-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Fri Feb 28 12:34:28 2020
-- Host        : spilds.rfx.local running 64-bit Ubuntu 14.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/mdsplus/devel/anacleto/projects/rfx_nioadc/edit/red_pitaya/rfx_nioadc_freq_0.1.srcs/sources_1/bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_data_fifo_0/red_pitaya_ps_1_data_fifo_0_sim_netlist.vhdl
-- Design      : red_pitaya_ps_1_data_fifo_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_axi_read_fsm is
  port (
    s_axi4_arready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rlast : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gaxi_full_sm.arlen_cntr_reg[2]\ : out STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[6]\ : out STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi4_arlen_6_sp_1 : in STD_LOGIC;
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_arlen_2_sp_1 : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[2]_0\ : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[3]\ : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[6]_0\ : in STD_LOGIC;
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_axi_read_fsm : entity is "axi_read_fsm";
end red_pitaya_ps_1_data_fifo_0_axi_read_fsm;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_axi_read_fsm is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gaxi_full_sm.allowed_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.allowed_reg_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[1]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[5]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \^gaxi_full_sm.arlen_cntr_reg[2]\ : STD_LOGIC;
  signal \^gaxi_full_sm.arlen_cntr_reg[6]\ : STD_LOGIC;
  signal \gaxi_full_sm.arready_int_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arready_int_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arready_int_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arready_int_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arready_int_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arready_int_i_7_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arready_int_reg_rep__0_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of \gaxi_full_sm.arready_int_reg_rep__0_n_0\ : signal is "10";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of \gaxi_full_sm.arready_int_reg_rep__0_n_0\ : signal is "found";
  signal \gaxi_full_sm.arready_int_reg_rep__1_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \gaxi_full_sm.arready_int_reg_rep__1_n_0\ : signal is "10";
  attribute RTL_MAX_FANOUT of \gaxi_full_sm.arready_int_reg_rep__1_n_0\ : signal is "found";
  signal \gaxi_full_sm.arready_int_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arready_int_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arready_int_rep_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.outstanding_read_r_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_valid_r1_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_valid_r_i_1_n_0\ : STD_LOGIC;
  signal outstanding_read_r : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal present_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_valid_c : STD_LOGIC;
  signal r_valid_r1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of r_valid_r1 : signal is std.standard.true;
  signal s_axi4_arlen_2_sn_1 : STD_LOGIC;
  signal s_axi4_arlen_6_sn_1 : STD_LOGIC;
  signal \^s_axi4_arready\ : STD_LOGIC;
  attribute MAX_FANOUT of s_axi4_arready : signal is "10";
  attribute RTL_MAX_FANOUT of s_axi4_arready : signal is "found";
  signal \^s_axi4_rlast\ : STD_LOGIC;
  signal \^s_axi4_rvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[1]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[4]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[7]_i_5\ : label is "soft_lutpair40";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gaxi_full_sm.arready_int_reg\ : label is "gaxi_full_sm.arready_int_reg";
  attribute RTL_MAX_FANOUT of \gaxi_full_sm.arready_int_reg\ : label is "found";
  attribute IS_FANOUT_CONSTRAINED : integer;
  attribute IS_FANOUT_CONSTRAINED of \gaxi_full_sm.arready_int_reg_rep\ : label is 1;
  attribute ORIG_CELL_NAME of \gaxi_full_sm.arready_int_reg_rep\ : label is "gaxi_full_sm.arready_int_reg";
  attribute IS_FANOUT_CONSTRAINED of \gaxi_full_sm.arready_int_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \gaxi_full_sm.arready_int_reg_rep__0\ : label is "gaxi_full_sm.arready_int_reg";
  attribute RTL_MAX_FANOUT of \gaxi_full_sm.arready_int_reg_rep__0\ : label is "found";
  attribute IS_FANOUT_CONSTRAINED of \gaxi_full_sm.arready_int_reg_rep__1\ : label is 1;
  attribute ORIG_CELL_NAME of \gaxi_full_sm.arready_int_reg_rep__1\ : label is "gaxi_full_sm.arready_int_reg";
  attribute RTL_MAX_FANOUT of \gaxi_full_sm.arready_int_reg_rep__1\ : label is "found";
  attribute DONT_TOUCH of \gaxi_full_sm.r_valid_r1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gaxi_full_sm.r_valid_r1_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaxi_full_sm.r_valid_r1_reg\ : label is "no";
  attribute SOFT_HLUTNM of \gaxi_full_sm.r_valid_r_i_1\ : label is "soft_lutpair41";
begin
  E(1) <= \^s_axi4_arready\;
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  \gaxi_full_sm.arlen_cntr_reg[2]\ <= \^gaxi_full_sm.arlen_cntr_reg[2]\;
  \gaxi_full_sm.arlen_cntr_reg[6]\ <= \^gaxi_full_sm.arlen_cntr_reg[6]\;
  \out\ <= r_valid_r1;
  s_axi4_arlen_2_sn_1 <= s_axi4_arlen_2_sp_1;
  s_axi4_arlen_6_sn_1 <= s_axi4_arlen_6_sp_1;
  s_axi4_arready <= \^s_axi4_arready\;
  s_axi4_rlast <= \^s_axi4_rlast\;
  s_axi4_rvalid <= \^s_axi4_rvalid\;
IP2Bus_RdAck_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
\gaxi_full_sm.allowed_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0080"
    )
        port map (
      I0 => \^s_axi4_rlast\,
      I1 => \^s_axi4_rvalid\,
      I2 => s_axi4_rready,
      I3 => \gaxi_full_sm.arready_int_reg_rep__0_n_0\,
      I4 => \gaxi_full_sm.allowed_reg_n_0\,
      O => \gaxi_full_sm.allowed_i_1_n_0\
    );
\gaxi_full_sm.allowed_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.allowed_i_1_n_0\,
      Q => \gaxi_full_sm.allowed_reg_n_0\,
      S => \^sr\(0)
    );
\gaxi_full_sm.arlen_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF308A308A"
    )
        port map (
      I0 => s_axi4_arlen_6_sn_1,
      I1 => \gaxi_full_sm.r_valid_r1_i_1_n_0\,
      I2 => present_state(0),
      I3 => s_axi4_arlen(0),
      I4 => Q(0),
      I5 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      O => D(0)
    );
\gaxi_full_sm.arlen_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D782828282D782"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => s_axi4_arlen_2_sn_1,
      I4 => s_axi4_arlen(1),
      I5 => \gaxi_full_sm.arlen_cntr[1]_i_3_n_0\,
      O => D(1)
    );
\gaxi_full_sm.arlen_cntr[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => s_axi4_arlen(0),
      I1 => present_state(0),
      I2 => s_axi4_rready,
      I3 => \^s_axi4_rvalid\,
      O => \gaxi_full_sm.arlen_cntr[1]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0D00D"
    )
        port map (
      I0 => \gaxi_full_sm.arready_int_reg_rep__0_n_0\,
      I1 => present_state(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \gaxi_full_sm.arlen_cntr[2]_i_2_n_0\,
      O => D(2)
    );
\gaxi_full_sm.arlen_cntr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A9A9A9A8"
    )
        port map (
      I0 => s_axi4_arlen(2),
      I1 => s_axi4_arlen(1),
      I2 => \gaxi_full_sm.arlen_cntr[1]_i_3_n_0\,
      I3 => s_axi4_arlen(3),
      I4 => \^gaxi_full_sm.arlen_cntr_reg[2]\,
      I5 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      O => \gaxi_full_sm.arlen_cntr[2]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888882"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \gaxi_full_sm.arlen_cntr[3]_i_2_n_0\,
      O => D(3)
    );
\gaxi_full_sm.arlen_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA9AAA8"
    )
        port map (
      I0 => s_axi4_arlen(3),
      I1 => s_axi4_arlen(1),
      I2 => s_axi4_arlen(2),
      I3 => \gaxi_full_sm.arlen_cntr[1]_i_3_n_0\,
      I4 => \^gaxi_full_sm.arlen_cntr_reg[2]\,
      I5 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      O => \gaxi_full_sm.arlen_cntr[3]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D78282FFD7828282"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      I1 => Q(4),
      I2 => \gaxi_full_sm.arlen_cntr_reg[2]_0\,
      I3 => \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\,
      I4 => s_axi4_arlen(4),
      I5 => \gaxi_full_sm.arlen_cntr[4]_i_4_n_0\,
      O => D(4)
    );
\gaxi_full_sm.arlen_cntr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => s_axi4_arlen(3),
      I1 => s_axi4_arlen(1),
      I2 => s_axi4_arlen(2),
      I3 => \gaxi_full_sm.r_valid_r1_i_1_n_0\,
      I4 => present_state(0),
      I5 => s_axi4_arlen(0),
      O => \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => s_axi4_arlen(5),
      I1 => s_axi4_arlen(6),
      I2 => s_axi4_arlen(7),
      I3 => \gaxi_full_sm.arready_int_reg_rep__1_n_0\,
      I4 => present_state(1),
      O => \gaxi_full_sm.arlen_cntr[4]_i_4_n_0\
    );
\gaxi_full_sm.arlen_cntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD00D"
    )
        port map (
      I0 => \gaxi_full_sm.arready_int_reg_rep__0_n_0\,
      I1 => present_state(1),
      I2 => Q(5),
      I3 => \gaxi_full_sm.arlen_cntr_reg[3]\,
      I4 => \gaxi_full_sm.arlen_cntr[5]_i_3_n_0\,
      O => D(5)
    );
\gaxi_full_sm.arlen_cntr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C9C9C9C8"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\,
      I1 => s_axi4_arlen(5),
      I2 => s_axi4_arlen(4),
      I3 => s_axi4_arlen(7),
      I4 => s_axi4_arlen(6),
      I5 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      O => \gaxi_full_sm.arlen_cntr[5]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D78282D7D7828282"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      I1 => Q(6),
      I2 => \^gaxi_full_sm.arlen_cntr_reg[6]\,
      I3 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I4 => s_axi4_arlen(6),
      I5 => s_axi4_arlen(7),
      O => D(6)
    );
\gaxi_full_sm.arlen_cntr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \^gaxi_full_sm.arlen_cntr_reg[6]\
    );
\gaxi_full_sm.arlen_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E444E4FFFFFFFF"
    )
        port map (
      I0 => present_state(1),
      I1 => \gaxi_full_sm.arready_int_reg_rep__0_n_0\,
      I2 => present_state(0),
      I3 => \^s_axi4_rvalid\,
      I4 => s_axi4_rready,
      I5 => \gaxi_full_sm.r_last_r_i_2_n_0\,
      O => \gaxi_full_sm.arlen_cntr_reg[0]\(0)
    );
\gaxi_full_sm.arlen_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFA8A8A8A8"
    )
        port map (
      I0 => s_axi4_arlen(7),
      I1 => s_axi4_arlen(6),
      I2 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I3 => \gaxi_full_sm.arlen_cntr_reg[6]_0\,
      I4 => Q(7),
      I5 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      O => D(7)
    );
\gaxi_full_sm.arlen_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[1]_i_3_n_0\,
      I1 => s_axi4_arlen(2),
      I2 => s_axi4_arlen(1),
      I3 => s_axi4_arlen(3),
      I4 => s_axi4_arlen(5),
      I5 => s_axi4_arlen(4),
      O => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => present_state(1),
      I1 => \gaxi_full_sm.arready_int_reg_rep__1_n_0\,
      O => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\
    );
\gaxi_full_sm.arready_int_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gaxi_full_sm.arready_int_i_2_n_0\,
      I1 => \gaxi_full_sm.arready_int_i_3_n_0\,
      I2 => \gaxi_full_sm.arready_int_i_4_n_0\,
      I3 => \gaxi_full_sm.arready_int_i_5_n_0\,
      I4 => \gaxi_full_sm.arready_int_i_6_n_0\,
      I5 => \gaxi_full_sm.arready_int_i_7_n_0\,
      O => p_13_out
    );
\gaxi_full_sm.arready_int_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \gaxi_full_sm.allowed_reg_n_0\,
      I1 => s_axi4_araddr(31),
      I2 => s_axi4_araddr(30),
      I3 => s_axi4_araddr(29),
      I4 => \gaxi_full_sm.arready_int_reg_rep__1_n_0\,
      I5 => s_axi_aresetn,
      O => \gaxi_full_sm.arready_int_i_2_n_0\
    );
\gaxi_full_sm.arready_int_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => s_axi4_araddr(19),
      I1 => s_axi4_araddr(20),
      I2 => s_axi4_araddr(18),
      I3 => s_axi4_araddr(17),
      I4 => s_axi4_araddr(21),
      I5 => s_axi4_araddr(22),
      O => \gaxi_full_sm.arready_int_i_3_n_0\
    );
\gaxi_full_sm.arready_int_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi4_araddr(1),
      I1 => s_axi4_araddr(2),
      I2 => s_axi4_arvalid,
      I3 => s_axi4_araddr(0),
      I4 => s_axi4_araddr(4),
      I5 => s_axi4_araddr(3),
      O => \gaxi_full_sm.arready_int_i_4_n_0\
    );
\gaxi_full_sm.arready_int_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi4_araddr(25),
      I1 => s_axi4_araddr(26),
      I2 => s_axi4_araddr(23),
      I3 => s_axi4_araddr(24),
      I4 => s_axi4_araddr(28),
      I5 => s_axi4_araddr(27),
      O => \gaxi_full_sm.arready_int_i_5_n_0\
    );
\gaxi_full_sm.arready_int_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi4_araddr(7),
      I1 => s_axi4_araddr(8),
      I2 => s_axi4_araddr(5),
      I3 => s_axi4_araddr(6),
      I4 => s_axi4_araddr(10),
      I5 => s_axi4_araddr(9),
      O => \gaxi_full_sm.arready_int_i_6_n_0\
    );
\gaxi_full_sm.arready_int_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => s_axi4_araddr(13),
      I1 => s_axi4_araddr(14),
      I2 => s_axi4_araddr(12),
      I3 => s_axi4_araddr(11),
      I4 => s_axi4_araddr(15),
      I5 => s_axi4_araddr(16),
      O => \gaxi_full_sm.arready_int_i_7_n_0\
    );
\gaxi_full_sm.arready_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_13_out,
      Q => \^s_axi4_arready\,
      R => '0'
    );
\gaxi_full_sm.arready_int_reg_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.arready_int_rep_i_1_n_0\,
      Q => \^e\(0),
      R => '0'
    );
\gaxi_full_sm.arready_int_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.arready_int_rep_i_1__0_n_0\,
      Q => \gaxi_full_sm.arready_int_reg_rep__0_n_0\,
      R => '0'
    );
\gaxi_full_sm.arready_int_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.arready_int_rep_i_1__1_n_0\,
      Q => \gaxi_full_sm.arready_int_reg_rep__1_n_0\,
      R => '0'
    );
\gaxi_full_sm.arready_int_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gaxi_full_sm.arready_int_i_2_n_0\,
      I1 => \gaxi_full_sm.arready_int_i_3_n_0\,
      I2 => \gaxi_full_sm.arready_int_i_4_n_0\,
      I3 => \gaxi_full_sm.arready_int_i_5_n_0\,
      I4 => \gaxi_full_sm.arready_int_i_6_n_0\,
      I5 => \gaxi_full_sm.arready_int_i_7_n_0\,
      O => \gaxi_full_sm.arready_int_rep_i_1_n_0\
    );
\gaxi_full_sm.arready_int_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gaxi_full_sm.arready_int_i_2_n_0\,
      I1 => \gaxi_full_sm.arready_int_i_3_n_0\,
      I2 => \gaxi_full_sm.arready_int_i_4_n_0\,
      I3 => \gaxi_full_sm.arready_int_i_5_n_0\,
      I4 => \gaxi_full_sm.arready_int_i_6_n_0\,
      I5 => \gaxi_full_sm.arready_int_i_7_n_0\,
      O => \gaxi_full_sm.arready_int_rep_i_1__0_n_0\
    );
\gaxi_full_sm.arready_int_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gaxi_full_sm.arready_int_i_2_n_0\,
      I1 => \gaxi_full_sm.arready_int_i_3_n_0\,
      I2 => \gaxi_full_sm.arready_int_i_4_n_0\,
      I3 => \gaxi_full_sm.arready_int_i_5_n_0\,
      I4 => \gaxi_full_sm.arready_int_i_6_n_0\,
      I5 => \gaxi_full_sm.arready_int_i_7_n_0\,
      O => \gaxi_full_sm.arready_int_rep_i_1__1_n_0\
    );
\gaxi_full_sm.outstanding_read_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002200F00000"
    )
        port map (
      I0 => \gaxi_full_sm.arready_int_reg_rep__0_n_0\,
      I1 => \gaxi_full_sm.present_state[0]_i_2__0_n_0\,
      I2 => outstanding_read_r,
      I3 => \gaxi_full_sm.r_valid_r1_i_1_n_0\,
      I4 => present_state(1),
      I5 => present_state(0),
      O => \gaxi_full_sm.outstanding_read_r_i_1_n_0\
    );
\gaxi_full_sm.outstanding_read_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.outstanding_read_r_i_1_n_0\,
      Q => outstanding_read_r,
      R => \^sr\(0)
    );
\gaxi_full_sm.present_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8CC0000C8C8"
    )
        port map (
      I0 => \gaxi_full_sm.present_state[0]_i_2__0_n_0\,
      I1 => \gaxi_full_sm.arready_int_reg_rep__1_n_0\,
      I2 => s_axi4_rready,
      I3 => \^s_axi4_rvalid\,
      I4 => present_state(1),
      I5 => present_state(0),
      O => \gaxi_full_sm.present_state[0]_i_1__0_n_0\
    );
\gaxi_full_sm.present_state[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_arlen(2),
      I1 => s_axi4_arlen(1),
      I2 => s_axi4_arlen(3),
      I3 => \^gaxi_full_sm.arlen_cntr_reg[2]\,
      I4 => s_axi4_arlen(0),
      O => \gaxi_full_sm.present_state[0]_i_2__0_n_0\
    );
\gaxi_full_sm.present_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBABAAABABABAAA"
    )
        port map (
      I0 => \gaxi_full_sm.present_state[1]_i_2__0_n_0\,
      I1 => s_axi4_rready,
      I2 => \^s_axi4_rvalid\,
      I3 => present_state(0),
      I4 => present_state(1),
      I5 => \gaxi_full_sm.r_last_r_i_2_n_0\,
      O => \gaxi_full_sm.present_state[1]_i_1__0_n_0\
    );
\gaxi_full_sm.present_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50FF500050115000"
    )
        port map (
      I0 => present_state(0),
      I1 => s_axi4_rready,
      I2 => outstanding_read_r,
      I3 => present_state(1),
      I4 => \gaxi_full_sm.arready_int_reg_rep__1_n_0\,
      I5 => \gaxi_full_sm.present_state[0]_i_2__0_n_0\,
      O => \gaxi_full_sm.present_state[1]_i_2__0_n_0\
    );
\gaxi_full_sm.present_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.present_state[0]_i_1__0_n_0\,
      Q => present_state(0),
      R => \^sr\(0)
    );
\gaxi_full_sm.present_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.present_state[1]_i_1__0_n_0\,
      Q => present_state(1),
      R => \^sr\(0)
    );
\gaxi_full_sm.r_last_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF400000"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_i_2_n_0\,
      I1 => present_state(0),
      I2 => present_state(1),
      I3 => \gaxi_full_sm.r_last_r_i_3_n_0\,
      I4 => \gaxi_full_sm.r_valid_r1_i_1_n_0\,
      I5 => \^s_axi4_rlast\,
      O => \gaxi_full_sm.r_last_r_i_1_n_0\
    );
\gaxi_full_sm.r_last_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => Q(7),
      I1 => \^gaxi_full_sm.arlen_cntr_reg[6]\,
      I2 => Q(6),
      I3 => s_axi4_rready,
      O => \gaxi_full_sm.r_last_r_i_2_n_0\
    );
\gaxi_full_sm.r_last_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040404040FF"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_i_4_n_0\,
      I1 => \gaxi_full_sm.r_valid_r1_i_1_n_0\,
      I2 => outstanding_read_r,
      I3 => \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\,
      I4 => \^gaxi_full_sm.arlen_cntr_reg[2]\,
      I5 => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      O => \gaxi_full_sm.r_last_r_i_3_n_0\
    );
\gaxi_full_sm.r_last_r_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => present_state(0),
      I1 => present_state(1),
      O => \gaxi_full_sm.r_last_r_i_4_n_0\
    );
\gaxi_full_sm.r_last_r_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_arlen(5),
      I1 => s_axi4_arlen(4),
      I2 => s_axi4_arlen(7),
      I3 => s_axi4_arlen(6),
      O => \^gaxi_full_sm.arlen_cntr_reg[2]\
    );
\gaxi_full_sm.r_last_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.r_last_r_i_1_n_0\,
      Q => \^s_axi4_rlast\,
      R => \^sr\(0)
    );
\gaxi_full_sm.r_valid_r1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => \^s_axi4_rvalid\,
      O => \gaxi_full_sm.r_valid_r1_i_1_n_0\
    );
\gaxi_full_sm.r_valid_r1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CFC800C8FFC800"
    )
        port map (
      I0 => outstanding_read_r,
      I1 => \gaxi_full_sm.r_valid_r1_i_1_n_0\,
      I2 => present_state(0),
      I3 => present_state(1),
      I4 => \gaxi_full_sm.arready_int_reg_rep__0_n_0\,
      I5 => \gaxi_full_sm.present_state[0]_i_2__0_n_0\,
      O => r_valid_c
    );
\gaxi_full_sm.r_valid_r1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gaxi_full_sm.r_valid_r1_i_1_n_0\,
      D => r_valid_c,
      Q => r_valid_r1,
      R => \^sr\(0)
    );
\gaxi_full_sm.r_valid_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => r_valid_c,
      I1 => s_axi4_rready,
      I2 => \^s_axi4_rvalid\,
      O => \gaxi_full_sm.r_valid_r_i_1_n_0\
    );
\gaxi_full_sm.r_valid_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.r_valid_r_i_1_n_0\,
      Q => \^s_axi4_rvalid\,
      R => \^sr\(0)
    );
\sig_register_array[0][1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => r_valid_r1,
      I2 => sig_rx_channel_reset_reg,
      O => \sig_register_array_reg[0][1]\
    );
\sig_register_array[0][2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r_valid_r1,
      I1 => s_axi4_rready,
      O => \sig_register_array_reg[0][2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_axi_write_fsm is
  port (
    s_axi4_awready : out STD_LOGIC;
    s_axi4_wready : out STD_LOGIC;
    \gaxi_full_sm.w_ready_r_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I40 : out STD_LOGIC;
    bvalid_c : out STD_LOGIC;
    \bvalid_count_r_reg[0]\ : out STD_LOGIC;
    \bvalid_count_r_reg[0]_0\ : out STD_LOGIC;
    \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]\ : out STD_LOGIC;
    \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_bready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gaxif_wlast_gen.awlen_cntr_r_reg[2]\ : in STD_LOGIC;
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gaxif_wlast_gen.awlen_cntr_r_reg[5]\ : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[0]\ : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[1]\ : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[2]_0\ : in STD_LOGIC;
    \bvalid_count_r_reg[2]\ : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[3]\ : in STD_LOGIC;
    \bvalid_count_r_reg[2]_0\ : in STD_LOGIC;
    \bvalid_count_r_reg[1]\ : in STD_LOGIC;
    \bvalid_count_r_reg[0]_1\ : in STD_LOGIC;
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    \gaxi_bvalid_id_r.bvalid_r_reg\ : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_axi_write_fsm : entity is "axi_write_fsm";
end red_pitaya_ps_1_data_fifo_0_axi_write_fsm;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_axi_write_fsm is
  signal aw_ready_c : STD_LOGIC;
  signal \^bvalid_c\ : STD_LOGIC;
  signal \^bvalid_count_r_reg[0]\ : STD_LOGIC;
  signal \gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_10_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_11_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_12_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_7_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_8_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_9_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^gaxi_full_sm.w_ready_r_reg_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal present_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi4_awready\ : STD_LOGIC;
  signal w_ready_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gaxi_full_sm.aw_ready_r_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gaxi_full_sm.aw_ready_r_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gaxi_full_sm.present_state[0]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[7]_i_3\ : label is "soft_lutpair44";
begin
  bvalid_c <= \^bvalid_c\;
  \bvalid_count_r_reg[0]\ <= \^bvalid_count_r_reg[0]\;
  \gaxi_full_sm.w_ready_r_reg_0\ <= \^gaxi_full_sm.w_ready_r_reg_0\;
  s_axi4_awready <= \^s_axi4_awready\;
\bvalid_count_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33336664CCCC6664"
    )
        port map (
      I0 => \^bvalid_count_r_reg[0]\,
      I1 => \bvalid_count_r_reg[0]_1\,
      I2 => \bvalid_count_r_reg[1]\,
      I3 => \bvalid_count_r_reg[2]_0\,
      I4 => \gaxi_bvalid_id_r.bvalid_r_reg\,
      I5 => \^bvalid_c\,
      O => \bvalid_count_r_reg[0]_0\
    );
\bvalid_count_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF9FFFFFFFF"
    )
        port map (
      I0 => present_state(0),
      I1 => present_state(1),
      I2 => \gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0\,
      I3 => Q(6),
      I4 => Q(7),
      I5 => s_axi4_wvalid,
      O => \^bvalid_count_r_reg[0]\
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      O => I40
    );
\gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^bvalid_c\,
      I1 => ADDRD(0),
      O => \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]\
    );
\gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^bvalid_c\,
      I2 => ADDRD(1),
      O => \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]\
    );
\gaxi_bvalid_id_r.bvalid_d1_c_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
        port map (
      I0 => present_state(1),
      I1 => present_state(0),
      I2 => \gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0\,
      I3 => Q(6),
      I4 => Q(7),
      I5 => s_axi4_wvalid,
      O => \^bvalid_c\
    );
\gaxi_bvalid_id_r.bvalid_d1_c_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C202C202FE3EC202"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I1 => present_state(1),
      I2 => present_state(0),
      I3 => s_axi4_bready,
      I4 => \^gaxi_full_sm.w_ready_r_reg_0\,
      I5 => \gaxi_full_sm.aw_ready_r_i_4_n_0\,
      O => aw_ready_c
    );
\gaxi_full_sm.aw_ready_r_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => s_axi4_awaddr(31),
      I1 => \^s_axi4_awready\,
      I2 => s_axi4_awaddr(29),
      I3 => s_axi4_awaddr(30),
      I4 => s_axi4_awvalid,
      I5 => s_axi4_awaddr(0),
      O => \gaxi_full_sm.aw_ready_r_i_10_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(26),
      I1 => s_axi4_awaddr(25),
      I2 => s_axi4_awaddr(28),
      I3 => s_axi4_awaddr(27),
      O => \gaxi_full_sm.aw_ready_r_i_11_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => s_axi4_awaddr(18),
      I1 => s_axi4_awaddr(17),
      I2 => s_axi4_awaddr(20),
      I3 => s_axi4_awaddr(19),
      O => \gaxi_full_sm.aw_ready_r_i_12_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_5_n_0\,
      I1 => \gaxi_full_sm.aw_ready_r_i_6_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_7_n_0\,
      I3 => \gaxi_full_sm.aw_ready_r_i_8_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_2_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \bvalid_count_r_reg[2]_0\,
      I1 => \bvalid_count_r_reg[1]\,
      I2 => \bvalid_count_r_reg[0]_1\,
      O => \^gaxi_full_sm.w_ready_r_reg_0\
    );
\gaxi_full_sm.aw_ready_r_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => s_axi4_wvalid,
      I1 => Q(7),
      I2 => Q(6),
      I3 => \gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_4_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(7),
      I1 => s_axi4_awaddr(8),
      I2 => s_axi4_awaddr(5),
      I3 => s_axi4_awaddr(6),
      I4 => \gaxi_full_sm.aw_ready_r_i_9_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_5_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_10_n_0\,
      I1 => s_axi4_awaddr(3),
      I2 => s_axi4_awaddr(4),
      I3 => s_axi4_awaddr(1),
      I4 => s_axi4_awaddr(2),
      O => \gaxi_full_sm.aw_ready_r_i_6_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => s_axi4_awaddr(23),
      I1 => s_axi4_awaddr(24),
      I2 => s_axi4_awaddr(21),
      I3 => s_axi4_awaddr(22),
      I4 => \gaxi_full_sm.aw_ready_r_i_11_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_7_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => s_axi4_awaddr(15),
      I1 => s_axi4_awaddr(16),
      I2 => s_axi4_awaddr(13),
      I3 => s_axi4_awaddr(14),
      I4 => \gaxi_full_sm.aw_ready_r_i_12_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_8_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(10),
      I1 => s_axi4_awaddr(9),
      I2 => s_axi4_awaddr(12),
      I3 => s_axi4_awaddr(11),
      O => \gaxi_full_sm.aw_ready_r_i_9_n_0\
    );
\gaxi_full_sm.aw_ready_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => aw_ready_c,
      Q => \^s_axi4_awready\,
      R => SR(0)
    );
\gaxi_full_sm.present_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F444444"
    )
        port map (
      I0 => \gaxi_full_sm.present_state[0]_i_2_n_0\,
      I1 => s_axi4_wvalid,
      I2 => s_axi4_bready,
      I3 => present_state(1),
      I4 => present_state(0),
      I5 => \gaxi_full_sm.present_state[0]_i_3_n_0\,
      O => \gaxi_full_sm.present_state[0]_i_1_n_0\
    );
\gaxi_full_sm.present_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_8_n_0\,
      I1 => \gaxi_full_sm.aw_ready_r_i_7_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_6_n_0\,
      I3 => \gaxi_full_sm.aw_ready_r_i_5_n_0\,
      I4 => present_state(1),
      O => \gaxi_full_sm.present_state[0]_i_2_n_0\
    );
\gaxi_full_sm.present_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFFFEF000000"
    )
        port map (
      I0 => Q(7),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => \^gaxi_full_sm.w_ready_r_reg_0\,
      I3 => s_axi4_wvalid,
      I4 => present_state(1),
      I5 => present_state(0),
      O => \gaxi_full_sm.present_state[0]_i_3_n_0\
    );
\gaxi_full_sm.present_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F003311"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I1 => s_axi4_wvalid,
      I2 => s_axi4_bready,
      I3 => present_state(1),
      I4 => present_state(0),
      I5 => \gaxi_full_sm.present_state[1]_i_2_n_0\,
      O => \gaxi_full_sm.present_state[1]_i_1_n_0\
    );
\gaxi_full_sm.present_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020300"
    )
        port map (
      I0 => s_axi4_wvalid,
      I1 => Q(7),
      I2 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I3 => present_state(1),
      I4 => present_state(0),
      I5 => \^gaxi_full_sm.w_ready_r_reg_0\,
      O => \gaxi_full_sm.present_state[1]_i_2_n_0\
    );
\gaxi_full_sm.present_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.present_state[0]_i_1_n_0\,
      Q => present_state(0),
      R => SR(0)
    );
\gaxi_full_sm.present_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_full_sm.present_state[1]_i_1_n_0\,
      Q => present_state(1),
      R => SR(0)
    );
\gaxi_full_sm.w_ready_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BAAA33"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_4_n_0\,
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => \^gaxi_full_sm.w_ready_r_reg_0\,
      I3 => present_state(1),
      I4 => present_state(0),
      O => w_ready_c
    );
\gaxi_full_sm.w_ready_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => w_ready_c,
      Q => s_axi4_wready,
      R => SR(0)
    );
\gaxif_wlast_gen.awlen_cntr_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00030000FFFFFFEC"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg[2]\,
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => present_state(0),
      I3 => present_state(1),
      I4 => s_axi4_awlen(0),
      I5 => Q(0),
      O => D(0)
    );
\gaxif_wlast_gen.awlen_cntr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAFFEAEAEAEE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r[1]_i_2_n_0\,
      I1 => s_axi4_awlen(1),
      I2 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \gaxi_full_sm.present_state[0]_i_2_n_0\,
      O => D(1)
    );
\gaxif_wlast_gen.awlen_cntr_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000000000FE00"
    )
        port map (
      I0 => Q(3),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg[5]\,
      I2 => Q(2),
      I3 => present_state(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \gaxif_wlast_gen.awlen_cntr_r[1]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAFFEAEAEAEE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r[2]_i_2_n_0\,
      I1 => s_axi4_awlen(2),
      I2 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\,
      I3 => Q(2),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[0]\,
      I5 => \gaxi_full_sm.present_state[0]_i_2_n_0\,
      O => D(2)
    );
\gaxif_wlast_gen.awlen_cntr_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F00000E0"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg[5]\,
      I1 => Q(3),
      I2 => present_state(0),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \gaxif_wlast_gen.awlen_cntr_r[2]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAFFEAEAEAEE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r[3]_i_2_n_0\,
      I1 => s_axi4_awlen(3),
      I2 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\,
      I3 => Q(3),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[1]\,
      I5 => \gaxi_full_sm.present_state[0]_i_2_n_0\,
      O => D(3)
    );
\gaxif_wlast_gen.awlen_cntr_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0C0C0C008"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg[5]\,
      I1 => present_state(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \gaxif_wlast_gen.awlen_cntr_r[3]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAFFEAEAEAEA"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0\,
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\,
      I2 => s_axi4_awlen(4),
      I3 => Q(4),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[2]_0\,
      I5 => \gaxi_full_sm.present_state[0]_i_2_n_0\,
      O => D(4)
    );
\gaxif_wlast_gen.awlen_cntr_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0000FFAA0000A8"
    )
        port map (
      I0 => present_state(0),
      I1 => Q(5),
      I2 => \bvalid_count_r_reg[2]\,
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg[2]_0\,
      I4 => Q(4),
      I5 => s_axi4_awlen(4),
      O => \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAFFEAEAEAEA"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0\,
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\,
      I2 => s_axi4_awlen(5),
      I3 => Q(5),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[3]\,
      I5 => \gaxi_full_sm.present_state[0]_i_2_n_0\,
      O => D(5)
    );
\gaxif_wlast_gen.awlen_cntr_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A00FA008"
    )
        port map (
      I0 => present_state(0),
      I1 => \bvalid_count_r_reg[2]\,
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg[3]\,
      I3 => Q(5),
      I4 => s_axi4_awlen(5),
      O => \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAFFEAEAEAEE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r[6]_i_2_n_0\,
      I1 => s_axi4_awlen(6),
      I2 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\,
      I3 => Q(6),
      I4 => \gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0\,
      I5 => \gaxi_full_sm.present_state[0]_i_2_n_0\,
      O => D(6)
    );
\gaxif_wlast_gen.awlen_cntr_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9989999900000000"
    )
        port map (
      I0 => \gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0\,
      I1 => Q(6),
      I2 => \^gaxi_full_sm.w_ready_r_reg_0\,
      I3 => Q(7),
      I4 => s_axi4_wvalid,
      I5 => present_state(0),
      O => \gaxif_wlast_gen.awlen_cntr_r[6]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F0FFF0FFF0F1F0"
    )
        port map (
      I0 => Q(7),
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I2 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\,
      I3 => s_axi4_wvalid,
      I4 => present_state(0),
      I5 => present_state(1),
      O => E(0)
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAFFEAEAEAEA"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_5_n_0\,
      I1 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\,
      I2 => s_axi4_awlen(7),
      I3 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I4 => Q(7),
      I5 => \gaxi_full_sm.present_state[0]_i_2_n_0\,
      O => D(7)
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gaxi_bvalid_id_r.bvalid_d1_c_i_2_n_0\,
      I1 => Q(6),
      O => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => present_state(1),
      I1 => present_state(0),
      I2 => \gaxi_full_sm.aw_ready_r_i_8_n_0\,
      I3 => \gaxi_full_sm.aw_ready_r_i_7_n_0\,
      I4 => \gaxi_full_sm.aw_ready_r_i_6_n_0\,
      I5 => \gaxi_full_sm.aw_ready_r_i_5_n_0\,
      O => \gaxif_wlast_gen.awlen_cntr_r[7]_i_4_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0000FFAA00002A"
    )
        port map (
      I0 => present_state(0),
      I1 => \^gaxi_full_sm.w_ready_r_reg_0\,
      I2 => s_axi4_wvalid,
      I3 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I4 => Q(7),
      I5 => s_axi4_awlen(7),
      O => \gaxif_wlast_gen.awlen_cntr_r[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_pselect_f is
  port (
    ce_expnd_i_12 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_pselect_f : entity is "pselect_f";
end red_pitaya_ps_1_data_fifo_0_pselect_f;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_pselect_f is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized0\ is
  port (
    ce_expnd_i_11 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized0\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized0\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(1),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      O => ce_expnd_i_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized1\ is
  port (
    ce_expnd_i_10 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized1\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized1\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized1\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized10\ is
  port (
    ce_expnd_i_1 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized10\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized10\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized10\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(3),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized11\ is
  port (
    ce_expnd_i_0 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized11\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized11\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized11\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(1),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized3\ is
  port (
    ce_expnd_i_8 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized3\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized3\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized3\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized4\ is
  port (
    ce_expnd_i_7 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized4\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized4\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized4\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized5\ is
  port (
    ce_expnd_i_6 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized5\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized5\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized5\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => \bus2ip_addr_i_reg[5]\(1),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized6\ is
  port (
    ce_expnd_i_5 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized6\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized6\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized6\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized7\ is
  port (
    ce_expnd_i_4 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized7\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized7\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized7\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(3),
      O => ce_expnd_i_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized8\ is
  port (
    ce_expnd_i_3 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized8\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized8\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized8\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      O => ce_expnd_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized9\ is
  port (
    ce_expnd_i_2 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized9\ : entity is "pselect_f";
end \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized9\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized9\ is
begin
CS: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_mux__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_8_out_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_55\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_56\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_57\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_58\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_60\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_mux__parameterized0\ is
  signal \goreg_bm.dout_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[10]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[13]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[13]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[14]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[14]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[17]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[17]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[18]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[18]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[19]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[19]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[21]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[21]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[22]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[22]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[25]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[25]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[26]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[26]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[27]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[27]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[29]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[29]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[30]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[30]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[32]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[32]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[33]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[33]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[34]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[34]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[35]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[35]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[36]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[36]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[37]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[37]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[38]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[38]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[39]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[39]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[40]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[40]_i_4_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\goreg_bm.dout_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      O => \goreg_bm.dout_i[10]_i_2_n_0\
    );
\goreg_bm.dout_i[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      O => \goreg_bm.dout_i[10]_i_3_n_0\
    );
\goreg_bm.dout_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      O => \goreg_bm.dout_i[11]_i_2_n_0\
    );
\goreg_bm.dout_i[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      O => \goreg_bm.dout_i[11]_i_3_n_0\
    );
\goreg_bm.dout_i[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      O => \goreg_bm.dout_i[12]_i_2_n_0\
    );
\goreg_bm.dout_i[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      O => \goreg_bm.dout_i[12]_i_3_n_0\
    );
\goreg_bm.dout_i[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      O => \goreg_bm.dout_i[13]_i_2_n_0\
    );
\goreg_bm.dout_i[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      O => \goreg_bm.dout_i[13]_i_3_n_0\
    );
\goreg_bm.dout_i[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      O => \goreg_bm.dout_i[14]_i_2_n_0\
    );
\goreg_bm.dout_i[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(0),
      O => \goreg_bm.dout_i[14]_i_3_n_0\
    );
\goreg_bm.dout_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(1),
      O => \goreg_bm.dout_i[15]_i_2_n_0\
    );
\goreg_bm.dout_i[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(1),
      O => \goreg_bm.dout_i[15]_i_3_n_0\
    );
\goreg_bm.dout_i[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(2),
      O => \goreg_bm.dout_i[16]_i_2_n_0\
    );
\goreg_bm.dout_i[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(2),
      O => \goreg_bm.dout_i[16]_i_3_n_0\
    );
\goreg_bm.dout_i[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(3),
      O => \goreg_bm.dout_i[17]_i_2_n_0\
    );
\goreg_bm.dout_i[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(3),
      O => \goreg_bm.dout_i[17]_i_3_n_0\
    );
\goreg_bm.dout_i[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(4),
      O => \goreg_bm.dout_i[18]_i_2_n_0\
    );
\goreg_bm.dout_i[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(4),
      O => \goreg_bm.dout_i[18]_i_3_n_0\
    );
\goreg_bm.dout_i[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(5),
      O => \goreg_bm.dout_i[19]_i_2_n_0\
    );
\goreg_bm.dout_i[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(5),
      O => \goreg_bm.dout_i[19]_i_3_n_0\
    );
\goreg_bm.dout_i[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(6),
      O => \goreg_bm.dout_i[20]_i_2_n_0\
    );
\goreg_bm.dout_i[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(6),
      O => \goreg_bm.dout_i[20]_i_3_n_0\
    );
\goreg_bm.dout_i[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(7),
      O => \goreg_bm.dout_i[21]_i_2_n_0\
    );
\goreg_bm.dout_i[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(7),
      O => \goreg_bm.dout_i[21]_i_3_n_0\
    );
\goreg_bm.dout_i[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(0),
      O => \goreg_bm.dout_i[22]_i_2_n_0\
    );
\goreg_bm.dout_i[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(0),
      O => \goreg_bm.dout_i[22]_i_3_n_0\
    );
\goreg_bm.dout_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(0),
      O => \goreg_bm.dout_i[23]_i_2_n_0\
    );
\goreg_bm.dout_i[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(0),
      O => \goreg_bm.dout_i[23]_i_3_n_0\
    );
\goreg_bm.dout_i[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(1),
      O => \goreg_bm.dout_i[24]_i_2_n_0\
    );
\goreg_bm.dout_i[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(1),
      O => \goreg_bm.dout_i[24]_i_3_n_0\
    );
\goreg_bm.dout_i[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(2),
      O => \goreg_bm.dout_i[25]_i_2_n_0\
    );
\goreg_bm.dout_i[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(2),
      O => \goreg_bm.dout_i[25]_i_3_n_0\
    );
\goreg_bm.dout_i[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(3),
      O => \goreg_bm.dout_i[26]_i_2_n_0\
    );
\goreg_bm.dout_i[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(3),
      O => \goreg_bm.dout_i[26]_i_3_n_0\
    );
\goreg_bm.dout_i[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(4),
      O => \goreg_bm.dout_i[27]_i_2_n_0\
    );
\goreg_bm.dout_i[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(4),
      O => \goreg_bm.dout_i[27]_i_3_n_0\
    );
\goreg_bm.dout_i[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(5),
      O => \goreg_bm.dout_i[28]_i_2_n_0\
    );
\goreg_bm.dout_i[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(5),
      O => \goreg_bm.dout_i[28]_i_3_n_0\
    );
\goreg_bm.dout_i[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(6),
      O => \goreg_bm.dout_i[29]_i_2_n_0\
    );
\goreg_bm.dout_i[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(6),
      O => \goreg_bm.dout_i[29]_i_3_n_0\
    );
\goreg_bm.dout_i[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(7),
      O => \goreg_bm.dout_i[30]_i_2_n_0\
    );
\goreg_bm.dout_i[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(7),
      O => \goreg_bm.dout_i[30]_i_3_n_0\
    );
\goreg_bm.dout_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(0),
      O => \goreg_bm.dout_i[31]_i_2_n_0\
    );
\goreg_bm.dout_i[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(0),
      O => \goreg_bm.dout_i[31]_i_3_n_0\
    );
\goreg_bm.dout_i[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(0),
      O => \goreg_bm.dout_i[32]_i_2_n_0\
    );
\goreg_bm.dout_i[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(0),
      O => \goreg_bm.dout_i[32]_i_3_n_0\
    );
\goreg_bm.dout_i[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(1),
      O => \goreg_bm.dout_i[33]_i_2_n_0\
    );
\goreg_bm.dout_i[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(1),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(1),
      O => \goreg_bm.dout_i[33]_i_3_n_0\
    );
\goreg_bm.dout_i[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(2),
      O => \goreg_bm.dout_i[34]_i_2_n_0\
    );
\goreg_bm.dout_i[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(2),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(2),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(2),
      O => \goreg_bm.dout_i[34]_i_3_n_0\
    );
\goreg_bm.dout_i[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(3),
      O => \goreg_bm.dout_i[35]_i_2_n_0\
    );
\goreg_bm.dout_i[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(3),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(3),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(3),
      O => \goreg_bm.dout_i[35]_i_3_n_0\
    );
\goreg_bm.dout_i[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(4),
      O => \goreg_bm.dout_i[36]_i_2_n_0\
    );
\goreg_bm.dout_i[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(4),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(4),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(4),
      O => \goreg_bm.dout_i[36]_i_3_n_0\
    );
\goreg_bm.dout_i[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(5),
      O => \goreg_bm.dout_i[37]_i_2_n_0\
    );
\goreg_bm.dout_i[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(5),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(5),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(5),
      O => \goreg_bm.dout_i[37]_i_3_n_0\
    );
\goreg_bm.dout_i[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(6),
      O => \goreg_bm.dout_i[38]_i_2_n_0\
    );
\goreg_bm.dout_i[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(6),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(6),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(6),
      O => \goreg_bm.dout_i[38]_i_3_n_0\
    );
\goreg_bm.dout_i[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(7),
      O => \goreg_bm.dout_i[39]_i_2_n_0\
    );
\goreg_bm.dout_i[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(7),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(7),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(7),
      O => \goreg_bm.dout_i[39]_i_3_n_0\
    );
\goreg_bm.dout_i[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_55\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_56\(0),
      O => \goreg_bm.dout_i[40]_i_3_n_0\
    );
\goreg_bm.dout_i[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_57\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_58\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_59\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_60\(0),
      O => \goreg_bm.dout_i[40]_i_4_n_0\
    );
\goreg_bm.dout_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      O => \goreg_bm.dout_i[9]_i_2_n_0\
    );
\goreg_bm.dout_i[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I2 => sel_pipe(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      O => \goreg_bm.dout_i[9]_i_3_n_0\
    );
\goreg_bm.dout_i_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[10]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[10]_i_3_n_0\,
      O => D(1),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[11]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[11]_i_3_n_0\,
      O => D(2),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[12]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[12]_i_3_n_0\,
      O => D(3),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[13]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[13]_i_3_n_0\,
      O => D(4),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[14]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[14]_i_3_n_0\,
      O => D(5),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[15]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[15]_i_3_n_0\,
      O => D(6),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[16]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[16]_i_3_n_0\,
      O => D(7),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[17]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[17]_i_3_n_0\,
      O => D(8),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[18]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[18]_i_3_n_0\,
      O => D(9),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[19]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[19]_i_3_n_0\,
      O => D(10),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[20]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[20]_i_3_n_0\,
      O => D(11),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[21]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[21]_i_3_n_0\,
      O => D(12),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[22]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[22]_i_3_n_0\,
      O => D(13),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[23]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[23]_i_3_n_0\,
      O => D(14),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[24]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[24]_i_3_n_0\,
      O => D(15),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[25]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[25]_i_3_n_0\,
      O => D(16),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[26]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[26]_i_3_n_0\,
      O => D(17),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[27]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[27]_i_3_n_0\,
      O => D(18),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[28]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[28]_i_3_n_0\,
      O => D(19),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[29]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[29]_i_3_n_0\,
      O => D(20),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[30]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[30]_i_3_n_0\,
      O => D(21),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[31]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[31]_i_3_n_0\,
      O => D(22),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[32]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[32]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[32]_i_3_n_0\,
      O => D(23),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[33]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[33]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[33]_i_3_n_0\,
      O => D(24),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[34]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[34]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[34]_i_3_n_0\,
      O => D(25),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[35]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[35]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[35]_i_3_n_0\,
      O => D(26),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[36]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[36]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[36]_i_3_n_0\,
      O => D(27),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[37]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[37]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[37]_i_3_n_0\,
      O => D(28),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[38]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[38]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[38]_i_3_n_0\,
      O => D(29),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[39]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[39]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[39]_i_3_n_0\,
      O => D(30),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[40]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[40]_i_3_n_0\,
      I1 => \goreg_bm.dout_i[40]_i_4_n_0\,
      O => D(31),
      S => sel_pipe(2)
    );
\goreg_bm.dout_i_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \goreg_bm.dout_i[9]_i_2_n_0\,
      I1 => \goreg_bm.dout_i[9]_i_3_n_0\,
      O => D(0),
      S => sel_pipe(2)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ADDRBWRADDR(0),
      I1 => p_8_out_1,
      I2 => Q(1),
      I3 => Q(0),
      I4 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ADDRBWRADDR(1),
      I1 => p_8_out_1,
      I2 => Q(1),
      I3 => Q(0),
      I4 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ADDRBWRADDR(2),
      I1 => p_8_out_1,
      I2 => Q(1),
      I3 => Q(0),
      I4 => sel_pipe(2),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\,
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => ADDRARDADDR(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => ADDRBWRADDR(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => axi_str_rxd_tlast,
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => D(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_76 : in STD_LOGIC;
    ENB_I_77 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 4) => axi_str_rxd_tdata(3 downto 0),
      DIADI(3 downto 0) => B"1111",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(4),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 4) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\,
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\,
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[13]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_76,
      ENBWREN => ENB_I_77,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_78 : in STD_LOGIC;
    ENB_I_79 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 4) => axi_str_rxd_tdata(3 downto 0),
      DIADI(3 downto 0) => B"1111",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(4),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 4) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\,
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\,
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[13]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_78,
      ENBWREN => ENB_I_79,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(1),
      WEA(2 downto 1) => ram_full_fb_i_reg(1 downto 0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_80 : in STD_LOGIC;
    ENB_I_81 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[22]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_80,
      ENBWREN => ENB_I_81,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_82 : in STD_LOGIC;
    ENB_I_83 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[22]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_82,
      ENBWREN => ENB_I_83,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_84 : in STD_LOGIC;
    ENB_I_85 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[22]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_84,
      ENBWREN => ENB_I_85,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(1),
      WEA(2 downto 1) => ram_full_fb_i_reg(1 downto 0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_86 : in STD_LOGIC;
    ENB_I_87 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[22]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_86,
      ENBWREN => ENB_I_87,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_88 : in STD_LOGIC;
    ENB_I_89 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[22]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_88,
      ENBWREN => ENB_I_89,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_90 : in STD_LOGIC;
    ENB_I_91 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[22]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_90,
      ENBWREN => ENB_I_91,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_92 : in STD_LOGIC;
    ENB_I_93 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized18\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized18\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[22]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_92,
      ENBWREN => ENB_I_93,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_94 : in STD_LOGIC;
    ENB_I_95 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized19\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized19\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[22]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_94,
      ENBWREN => ENB_I_95,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_96 : in STD_LOGIC;
    ENB_I_97 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized20\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized20\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[31]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_96,
      ENBWREN => ENB_I_97,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_98 : in STD_LOGIC;
    ENB_I_99 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized21\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized21\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[31]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_98,
      ENBWREN => ENB_I_99,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(1),
      WEA(2 downto 1) => ram_full_fb_i_reg(1 downto 0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_100 : in STD_LOGIC;
    ENB_I_101 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized22\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized22\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[31]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_100,
      ENBWREN => ENB_I_101,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_102 : in STD_LOGIC;
    ENB_I_103 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized23\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized23\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[31]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_102,
      ENBWREN => ENB_I_103,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_104 : in STD_LOGIC;
    ENB_I_105 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized24\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized24\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[31]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_104,
      ENBWREN => ENB_I_105,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(1),
      WEA(2 downto 1) => ram_full_fb_i_reg(1 downto 0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_106 : in STD_LOGIC;
    ENB_I_107 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized25\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized25\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[31]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_106,
      ENBWREN => ENB_I_107,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_108 : in STD_LOGIC;
    ENB_I_109 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized26\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized26\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[31]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_108,
      ENBWREN => ENB_I_109,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_110 : in STD_LOGIC;
    ENB_I_111 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized27\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized27\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[31]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_110,
      ENBWREN => ENB_I_111,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_112 : in STD_LOGIC;
    ENB_I_113 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized28\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized28\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[40]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_112,
      ENBWREN => ENB_I_113,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_114 : in STD_LOGIC;
    ENB_I_115 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized29\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized29\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[40]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_114,
      ENBWREN => ENB_I_115,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_116 : in STD_LOGIC;
    ENB_I_117 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized30\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized30\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[40]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_116,
      ENBWREN => ENB_I_117,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_118 : in STD_LOGIC;
    ENB_I_119 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized31\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized31\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[40]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_118,
      ENBWREN => ENB_I_119,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(1),
      WEA(2 downto 1) => WEA(1 downto 0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized32\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_120 : in STD_LOGIC;
    ENB_I_121 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized32\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized32\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized32\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[40]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_120,
      ENBWREN => ENB_I_121,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized33\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_122 : in STD_LOGIC;
    ENB_I_123 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized33\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized33\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized33\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[40]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_122,
      ENBWREN => ENB_I_123,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized34\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_124 : in STD_LOGIC;
    ENB_I_125 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized34\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized34\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized34\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[40]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_124,
      ENBWREN => ENB_I_125,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(1),
      WEA(2 downto 1) => ram_full_fb_i_reg(1 downto 0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized35\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_126 : in STD_LOGIC;
    ENB_I_127 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized35\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized35\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized35\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[40]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_126,
      ENBWREN => ENB_I_127,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_64 : in STD_LOGIC;
    ENB_I_65 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 4) => axi_str_rxd_tdata(3 downto 0),
      DIADI(3 downto 0) => B"1111",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(4),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 4) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\,
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\,
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[13]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_64,
      ENBWREN => ENB_I_65,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(1),
      WEA(2 downto 1) => ram_full_fb_i_reg(1 downto 0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_66 : in STD_LOGIC;
    ENB_I_67 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 4) => axi_str_rxd_tdata(3 downto 0),
      DIADI(3 downto 0) => B"1111",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(4),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 4) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\,
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\,
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[13]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_66,
      ENBWREN => ENB_I_67,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_68 : in STD_LOGIC;
    ENB_I_69 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 4) => axi_str_rxd_tdata(3 downto 0),
      DIADI(3 downto 0) => B"1111",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(4),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 4) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\,
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\,
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[13]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_68,
      ENBWREN => ENB_I_69,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_70 : in STD_LOGIC;
    ENB_I_71 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 4) => axi_str_rxd_tdata(3 downto 0),
      DIADI(3 downto 0) => B"1111",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(4),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 4) => DOBDO(3 downto 0),
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\,
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\,
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_70,
      ENBWREN => ENB_I_71,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_72 : in STD_LOGIC;
    ENB_I_73 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 4) => axi_str_rxd_tdata(3 downto 0),
      DIADI(3 downto 0) => B"1111",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(4),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 4) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\,
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\,
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[13]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_72,
      ENBWREN => ENB_I_73,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I_74 : in STD_LOGIC;
    ENB_I_75 : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 4) => axi_str_rxd_tdata(3 downto 0),
      DIADI(3 downto 0) => B"1111",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => axi_str_rxd_tdata(4),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 4) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_82\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83\,
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_84\,
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \goreg_bm.dout_i_reg[13]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_74,
      ENBWREN => ENB_I_75,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_B,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg(0),
      WEA(2) => ram_full_fb_i_reg(0),
      WEA(1) => ram_full_fb_i_reg(0),
      WEA(0) => ram_full_fb_i_reg(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_compare is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    empty_fwft_fb_o_i_reg : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_compare : entity is "compare";
end red_pitaya_ps_1_data_fifo_0_compare;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal carrynet_6 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_32(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => comp0,
      CO(2) => carrynet_6,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_32(7 downto 4)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C040C04FF040C04"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I3 => empty_fwft_fb_o_i_reg,
      I4 => comp1,
      I5 => ram_full_i_reg_0,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_compare_3 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_33 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_compare_3 : entity is "compare";
end red_pitaya_ps_1_data_fifo_0_compare_3;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_compare_3 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal carrynet_6 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_33(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => comp1,
      CO(2) => carrynet_6,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_33(7 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_compare_5 is
  port (
    comp0 : out STD_LOGIC;
    \gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gc0.count_d1_reg[5]\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC;
    \gc0.count_d1_reg[13]\ : in STD_LOGIC;
    \gc0.count_d1_reg[14]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_compare_5 : entity is "compare";
end red_pitaya_ps_1_data_fifo_0_compare_5;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_compare_5 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal carrynet_6 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gc0.count_d1_reg[7]\,
      S(2) => \gc0.count_d1_reg[5]\,
      S(1) => \gc0.count_d1_reg[3]\,
      S(0) => \gc0.count_d1_reg[1]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => comp0,
      CO(2) => carrynet_6,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gc0.count_d1_reg[14]\,
      S(2) => \gc0.count_d1_reg[13]\,
      S(1) => \gc0.count_d1_reg[11]\,
      S(0) => \gc0.count_d1_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_compare_6 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg_32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_compare_6 : entity is "compare";
end red_pitaya_ps_1_data_fifo_0_compare_6;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_compare_6 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal carrynet_6 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_32(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => comp1,
      CO(2) => carrynet_6,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_32(7 downto 4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FF80FFFFFF80"
    )
        port map (
      I0 => comp1,
      I1 => \gpregsm1.curr_fwft_state_reg[0]\,
      I2 => ram_full_i_reg,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I4 => \out\,
      I5 => comp0,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_compare__parameterized0\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_compare__parameterized0\ : entity is "compare";
end \red_pitaya_ps_1_data_fifo_0_compare__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2 downto 0) => v1_reg(6 downto 4)
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DCD0D0D0"
    )
        port map (
      I0 => comp0,
      I1 => ram_empty_fb_i_reg,
      I2 => \out\,
      I3 => comp1,
      I4 => rx_len_wr_en,
      I5 => sig_str_rst_reg,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_0\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_0\ : entity is "compare";
end \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2 downto 0) => v1_reg_0(6 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_1\ is
  port (
    comp0 : out STD_LOGIC;
    \gc1.count_d2_reg[1]\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]\ : in STD_LOGIC;
    \gc1.count_d2_reg[9]\ : in STD_LOGIC;
    \gc1.count_d2_reg[11]\ : in STD_LOGIC;
    \gc1.count_d2_reg[12]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_1\ : entity is "compare";
end \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_1\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gc1.count_d2_reg[7]\,
      S(2) => \gc1.count_d2_reg[5]\,
      S(1) => \gc1.count_d2_reg[3]\,
      S(0) => \gc1.count_d2_reg[1]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp0,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2) => \gc1.count_d2_reg[12]\,
      S(1) => \gc1.count_d2_reg[11]\,
      S(0) => \gc1.count_d2_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_2\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_2\ : entity is "compare";
end \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_2\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_compare__parameterized0_2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => comp1,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3),
      S(2 downto 0) => v1_reg(6 downto 4)
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FFF88FF00"
    )
        port map (
      I0 => comp1,
      I1 => \gpregsm1.curr_fwft_state_reg[0]\,
      I2 => comp0,
      I3 => SS(0),
      I4 => ram_full_fb_i_reg,
      I5 => \out\,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_dmem is
  port (
    \goreg_dm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_4\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_10\ : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[12]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_17\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_18\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_19\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_20\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_21\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_22\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_23\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_24\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_25\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_26\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_27\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_28\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_29\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_30\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_3\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[11]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_10\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_10\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_10\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_17\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_18\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_19\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_20\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_31\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_4\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[10]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_10\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_32\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_17\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_18\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_17\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_18\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_19\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_20\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_19\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_21\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_22\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_21\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__9\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__8\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__11\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__10\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__13\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__12\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__15\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__14\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__17\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__16\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__19\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__18\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__21\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__8\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__20\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__23\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__9\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__22\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__25\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__10\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__24\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__27\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__11\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__26\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[0]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]_rep__12\ : in STD_LOGIC;
    \gc1.count_d2_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gcc0.gc0.count_d1_reg[0]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]_rep__13\ : in STD_LOGIC;
    \gc1.count_d2_reg[0]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[1]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[2]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[4]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[8]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep__3\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep__3\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep__2\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep__2\ : in STD_LOGIC;
    \gc1.count_d2_reg[8]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_dmem : entity is "dmem";
end red_pitaya_ps_1_data_fifo_0_dmem;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_dmem is
  signal RAM_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1024_1087_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1024_1087_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1024_1087_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1024_1087_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1024_1087_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1024_1087_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1024_1087_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1024_1087_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1024_1087_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1024_1087_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1024_1087_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1024_1087_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1088_1151_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1088_1151_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1088_1151_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1088_1151_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1088_1151_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1088_1151_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1088_1151_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1088_1151_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1088_1151_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1088_1151_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1088_1151_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1088_1151_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1152_1215_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1152_1215_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1152_1215_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1152_1215_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1152_1215_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1152_1215_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1152_1215_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1152_1215_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1152_1215_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1152_1215_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1152_1215_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1216_1279_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1216_1279_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1216_1279_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1216_1279_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1216_1279_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1216_1279_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1216_1279_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1216_1279_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1216_1279_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1216_1279_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1216_1279_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1216_1279_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1280_1343_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1280_1343_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1280_1343_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1280_1343_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1280_1343_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1280_1343_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1280_1343_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1280_1343_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1280_1343_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1280_1343_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1280_1343_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1280_1343_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1344_1407_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1344_1407_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1344_1407_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1344_1407_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1344_1407_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1344_1407_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1344_1407_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1344_1407_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1344_1407_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1344_1407_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1344_1407_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1344_1407_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1408_1471_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1408_1471_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1408_1471_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1408_1471_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1408_1471_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1408_1471_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1408_1471_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1408_1471_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1408_1471_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1408_1471_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1408_1471_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1408_1471_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1472_1535_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1472_1535_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1472_1535_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1472_1535_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1472_1535_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1472_1535_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1472_1535_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1472_1535_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1472_1535_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1472_1535_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1472_1535_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1472_1535_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1536_1599_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1536_1599_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1536_1599_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1536_1599_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1536_1599_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1536_1599_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1536_1599_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1536_1599_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1536_1599_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1536_1599_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1536_1599_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1536_1599_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1600_1663_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1600_1663_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1600_1663_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1600_1663_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1600_1663_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1600_1663_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1600_1663_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1600_1663_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1600_1663_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1600_1663_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1600_1663_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1600_1663_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1664_1727_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1664_1727_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1664_1727_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1664_1727_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1664_1727_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1664_1727_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1664_1727_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1664_1727_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1664_1727_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1664_1727_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1664_1727_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1664_1727_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1728_1791_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1728_1791_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1728_1791_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1728_1791_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1728_1791_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1728_1791_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1728_1791_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1728_1791_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1728_1791_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1728_1791_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1728_1791_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1728_1791_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1792_1855_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1792_1855_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1792_1855_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1792_1855_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1792_1855_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1792_1855_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1792_1855_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1792_1855_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1792_1855_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1792_1855_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1792_1855_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1792_1855_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1856_1919_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1856_1919_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1856_1919_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1856_1919_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1856_1919_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1856_1919_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1856_1919_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1856_1919_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1856_1919_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1856_1919_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1856_1919_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1920_1983_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1920_1983_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1920_1983_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1920_1983_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1920_1983_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1920_1983_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1920_1983_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1920_1983_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1920_1983_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1920_1983_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1920_1983_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_1984_2047_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_1984_2047_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_1984_2047_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_1984_2047_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_1984_2047_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_1984_2047_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_1984_2047_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_1984_2047_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_1984_2047_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_1984_2047_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_1984_2047_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_1984_2047_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2048_2111_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2048_2111_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2048_2111_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2048_2111_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2048_2111_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2048_2111_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2048_2111_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2048_2111_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2048_2111_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2048_2111_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2048_2111_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2048_2111_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2112_2175_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2112_2175_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2112_2175_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2112_2175_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2112_2175_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2112_2175_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2112_2175_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2112_2175_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2112_2175_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2112_2175_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2112_2175_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2112_2175_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2176_2239_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2176_2239_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2176_2239_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2176_2239_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2176_2239_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2176_2239_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2176_2239_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2176_2239_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2176_2239_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2176_2239_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2176_2239_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2176_2239_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2240_2303_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2240_2303_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2240_2303_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2240_2303_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2240_2303_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2240_2303_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2240_2303_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2240_2303_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2240_2303_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2240_2303_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2240_2303_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2240_2303_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2304_2367_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2304_2367_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2304_2367_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2304_2367_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2304_2367_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2304_2367_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2304_2367_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2304_2367_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2304_2367_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2304_2367_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2304_2367_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2304_2367_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2368_2431_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2368_2431_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2368_2431_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2368_2431_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2368_2431_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2368_2431_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2368_2431_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2368_2431_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2368_2431_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2368_2431_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2368_2431_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2432_2495_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2432_2495_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2432_2495_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2432_2495_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2432_2495_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2432_2495_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2432_2495_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2432_2495_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2432_2495_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2432_2495_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2432_2495_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2432_2495_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2496_2559_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2496_2559_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2496_2559_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2496_2559_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2496_2559_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2496_2559_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2496_2559_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2496_2559_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2496_2559_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2496_2559_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2496_2559_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2496_2559_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2560_2623_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2560_2623_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2560_2623_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2560_2623_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2560_2623_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2560_2623_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2560_2623_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2560_2623_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2560_2623_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2560_2623_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2560_2623_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2560_2623_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2624_2687_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2624_2687_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2624_2687_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2624_2687_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2624_2687_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2624_2687_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2624_2687_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2624_2687_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2624_2687_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2624_2687_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2624_2687_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2624_2687_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2688_2751_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2688_2751_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2688_2751_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2688_2751_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2688_2751_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2688_2751_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2688_2751_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2688_2751_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2688_2751_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2688_2751_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2688_2751_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2688_2751_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2752_2815_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2752_2815_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2752_2815_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2752_2815_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2752_2815_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2752_2815_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2752_2815_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2752_2815_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2752_2815_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2752_2815_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2752_2815_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2752_2815_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2816_2879_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2816_2879_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2816_2879_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2816_2879_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2816_2879_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2816_2879_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2816_2879_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2816_2879_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2816_2879_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2816_2879_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2816_2879_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2816_2879_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2880_2943_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2880_2943_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2880_2943_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2880_2943_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2880_2943_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2880_2943_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2880_2943_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2880_2943_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2880_2943_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2880_2943_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2880_2943_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2880_2943_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_2944_3007_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_2944_3007_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_2944_3007_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_2944_3007_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_2944_3007_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_2944_3007_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_2944_3007_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_2944_3007_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_2944_3007_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_2944_3007_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_2944_3007_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_2944_3007_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3008_3071_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3008_3071_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3008_3071_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3008_3071_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3008_3071_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3008_3071_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3008_3071_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3008_3071_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3008_3071_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3008_3071_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3008_3071_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3008_3071_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3072_3135_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3072_3135_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3072_3135_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3072_3135_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3072_3135_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3072_3135_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3072_3135_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3072_3135_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3072_3135_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3072_3135_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3072_3135_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3072_3135_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3136_3199_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3136_3199_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3136_3199_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3136_3199_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3136_3199_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3136_3199_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3136_3199_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3136_3199_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3136_3199_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3136_3199_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3136_3199_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3136_3199_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3200_3263_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3200_3263_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3200_3263_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3200_3263_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3200_3263_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3200_3263_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3200_3263_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3200_3263_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3200_3263_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3200_3263_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3200_3263_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3200_3263_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3264_3327_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3264_3327_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3264_3327_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3264_3327_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3264_3327_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3264_3327_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3264_3327_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3264_3327_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3264_3327_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3264_3327_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3264_3327_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3328_3391_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3328_3391_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3328_3391_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3328_3391_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3328_3391_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3328_3391_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3328_3391_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3328_3391_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3328_3391_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3328_3391_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3328_3391_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3328_3391_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3392_3455_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3392_3455_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3392_3455_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3392_3455_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3392_3455_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3392_3455_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3392_3455_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3392_3455_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3392_3455_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3392_3455_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3392_3455_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3456_3519_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3456_3519_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3456_3519_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3456_3519_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3456_3519_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3456_3519_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3456_3519_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3456_3519_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3456_3519_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3456_3519_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3456_3519_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3520_3583_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3520_3583_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3520_3583_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3520_3583_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3520_3583_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3520_3583_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3520_3583_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3520_3583_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3520_3583_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3520_3583_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3520_3583_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3520_3583_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3584_3647_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3584_3647_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3584_3647_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3584_3647_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3584_3647_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3584_3647_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3584_3647_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3584_3647_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3584_3647_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3584_3647_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3584_3647_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3584_3647_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3648_3711_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3648_3711_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3648_3711_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3648_3711_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3648_3711_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3648_3711_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3648_3711_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3648_3711_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3648_3711_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3648_3711_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3648_3711_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3712_3775_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3712_3775_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3712_3775_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3712_3775_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3712_3775_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3712_3775_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3712_3775_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3712_3775_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3712_3775_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3712_3775_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3712_3775_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3712_3775_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3776_3839_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3776_3839_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3776_3839_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3776_3839_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3776_3839_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3776_3839_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3776_3839_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3776_3839_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3776_3839_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3776_3839_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3776_3839_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3776_3839_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3840_3903_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3840_3903_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3840_3903_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3840_3903_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3840_3903_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3840_3903_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3840_3903_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3840_3903_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3840_3903_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3840_3903_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3840_3903_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3840_3903_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3904_3967_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3904_3967_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3904_3967_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3904_3967_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3904_3967_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3904_3967_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3904_3967_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3904_3967_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3904_3967_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3904_3967_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3904_3967_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3904_3967_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_3968_4031_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_3968_4031_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_3968_4031_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_3968_4031_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_3968_4031_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_3968_4031_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_3968_4031_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_3968_4031_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_3968_4031_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_3968_4031_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_3968_4031_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_3968_4031_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4032_4095_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4032_4095_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4032_4095_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4032_4095_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4032_4095_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4032_4095_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4032_4095_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4032_4095_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4032_4095_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4032_4095_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4032_4095_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4032_4095_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4096_4159_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4096_4159_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4096_4159_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4096_4159_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4096_4159_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4096_4159_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4096_4159_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4096_4159_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4096_4159_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4096_4159_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4096_4159_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4096_4159_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4096_4159_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4096_4159_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4096_4159_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4096_4159_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4096_4159_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4096_4159_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4096_4159_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4096_4159_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4096_4159_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4096_4159_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4160_4223_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4160_4223_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4160_4223_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4160_4223_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4160_4223_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4160_4223_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4160_4223_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4160_4223_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4160_4223_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4160_4223_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4160_4223_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4160_4223_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4160_4223_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4160_4223_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4160_4223_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4160_4223_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4160_4223_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4160_4223_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4160_4223_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4160_4223_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4160_4223_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4160_4223_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4224_4287_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4224_4287_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4224_4287_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4224_4287_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4224_4287_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4224_4287_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4224_4287_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4224_4287_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4224_4287_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4224_4287_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4224_4287_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4224_4287_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4224_4287_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4224_4287_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4224_4287_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4224_4287_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4224_4287_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4224_4287_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4224_4287_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4224_4287_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4224_4287_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4224_4287_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4288_4351_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4288_4351_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4288_4351_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4288_4351_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4288_4351_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4288_4351_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4288_4351_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4288_4351_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4288_4351_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4288_4351_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4288_4351_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4288_4351_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4288_4351_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4288_4351_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4288_4351_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4288_4351_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4288_4351_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4288_4351_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4288_4351_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4288_4351_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4288_4351_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4288_4351_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4352_4415_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4352_4415_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4352_4415_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4352_4415_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4352_4415_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4352_4415_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4352_4415_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4352_4415_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4352_4415_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4352_4415_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4352_4415_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4352_4415_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4352_4415_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4352_4415_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4352_4415_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4352_4415_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4352_4415_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4352_4415_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4352_4415_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4352_4415_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4352_4415_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4352_4415_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4416_4479_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4416_4479_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4416_4479_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4416_4479_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4416_4479_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4416_4479_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4416_4479_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4416_4479_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4416_4479_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4416_4479_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4416_4479_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4416_4479_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4416_4479_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4416_4479_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4416_4479_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4416_4479_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4416_4479_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4416_4479_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4416_4479_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4416_4479_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4416_4479_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4416_4479_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4480_4543_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4480_4543_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4480_4543_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4480_4543_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4480_4543_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4480_4543_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4480_4543_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4480_4543_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4480_4543_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4480_4543_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4480_4543_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4480_4543_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4480_4543_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4480_4543_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4480_4543_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4480_4543_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4480_4543_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4480_4543_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4480_4543_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4480_4543_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4480_4543_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4480_4543_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4544_4607_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4544_4607_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4544_4607_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4544_4607_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4544_4607_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4544_4607_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4544_4607_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4544_4607_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4544_4607_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4544_4607_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4544_4607_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4544_4607_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4544_4607_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4544_4607_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4544_4607_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4544_4607_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4544_4607_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4544_4607_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4544_4607_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4544_4607_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4544_4607_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4544_4607_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4608_4671_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4608_4671_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4608_4671_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4608_4671_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4608_4671_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4608_4671_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4608_4671_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4608_4671_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4608_4671_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4608_4671_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4608_4671_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4608_4671_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4608_4671_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4608_4671_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4608_4671_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4608_4671_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4608_4671_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4608_4671_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4608_4671_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4608_4671_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4608_4671_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4608_4671_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4672_4735_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4672_4735_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4672_4735_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4672_4735_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4672_4735_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4672_4735_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4672_4735_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4672_4735_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4672_4735_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4672_4735_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4672_4735_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4672_4735_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4672_4735_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4672_4735_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4672_4735_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4672_4735_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4672_4735_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4672_4735_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4672_4735_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4672_4735_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4672_4735_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4672_4735_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4736_4799_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4736_4799_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4736_4799_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4736_4799_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4736_4799_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4736_4799_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4736_4799_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4736_4799_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4736_4799_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4736_4799_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4736_4799_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4736_4799_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4736_4799_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4736_4799_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4736_4799_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4736_4799_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4736_4799_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4736_4799_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4736_4799_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4736_4799_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4736_4799_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4736_4799_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4800_4863_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4800_4863_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4800_4863_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4800_4863_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4800_4863_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4800_4863_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4800_4863_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4800_4863_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4800_4863_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4800_4863_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4800_4863_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4800_4863_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4800_4863_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4800_4863_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4800_4863_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4800_4863_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4800_4863_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4800_4863_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4800_4863_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4800_4863_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4800_4863_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4800_4863_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4864_4927_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4864_4927_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4864_4927_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4864_4927_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4864_4927_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4864_4927_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4864_4927_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4864_4927_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4864_4927_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4864_4927_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4864_4927_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4864_4927_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4864_4927_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4864_4927_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4864_4927_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4864_4927_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4864_4927_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4864_4927_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4864_4927_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4864_4927_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4864_4927_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4864_4927_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4928_4991_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4928_4991_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4928_4991_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4928_4991_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4928_4991_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4928_4991_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4928_4991_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4928_4991_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4928_4991_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4928_4991_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4928_4991_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4928_4991_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4928_4991_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4928_4991_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4928_4991_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4928_4991_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4928_4991_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4928_4991_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4928_4991_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4928_4991_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4928_4991_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4928_4991_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_4992_5055_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_4992_5055_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_4992_5055_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_4992_5055_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_4992_5055_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_4992_5055_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_4992_5055_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_4992_5055_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_4992_5055_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_4992_5055_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_4992_5055_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_4992_5055_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_4992_5055_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_4992_5055_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_4992_5055_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_4992_5055_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_4992_5055_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_4992_5055_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_4992_5055_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_4992_5055_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_4992_5055_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_4992_5055_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5056_5119_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5056_5119_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5056_5119_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5056_5119_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5056_5119_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5056_5119_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5056_5119_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5056_5119_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5056_5119_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5056_5119_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5056_5119_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5056_5119_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5056_5119_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5056_5119_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5056_5119_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5056_5119_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5056_5119_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5056_5119_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5056_5119_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5056_5119_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5056_5119_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5056_5119_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5120_5183_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5120_5183_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5120_5183_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5120_5183_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5120_5183_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5120_5183_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5120_5183_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5120_5183_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5120_5183_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5120_5183_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5120_5183_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5120_5183_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5120_5183_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5120_5183_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5120_5183_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5120_5183_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5120_5183_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5120_5183_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5120_5183_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5120_5183_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5120_5183_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5120_5183_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5184_5247_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5184_5247_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5184_5247_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5184_5247_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5184_5247_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5184_5247_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5184_5247_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5184_5247_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5184_5247_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5184_5247_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5184_5247_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5184_5247_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5184_5247_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5184_5247_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5184_5247_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5184_5247_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5184_5247_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5184_5247_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5184_5247_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5184_5247_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5184_5247_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5184_5247_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5248_5311_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5248_5311_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5248_5311_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5248_5311_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5248_5311_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5248_5311_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5248_5311_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5248_5311_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5248_5311_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5248_5311_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5248_5311_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5248_5311_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5248_5311_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5248_5311_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5248_5311_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5248_5311_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5248_5311_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5248_5311_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5248_5311_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5248_5311_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5248_5311_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5248_5311_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5312_5375_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5312_5375_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5312_5375_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5312_5375_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5312_5375_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5312_5375_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5312_5375_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5312_5375_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5312_5375_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5312_5375_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5312_5375_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5312_5375_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5312_5375_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5312_5375_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5312_5375_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5312_5375_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5312_5375_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5312_5375_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5312_5375_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5312_5375_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5312_5375_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5312_5375_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5376_5439_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5376_5439_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5376_5439_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5376_5439_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5376_5439_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5376_5439_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5376_5439_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5376_5439_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5376_5439_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5376_5439_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5376_5439_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5376_5439_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5376_5439_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5376_5439_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5376_5439_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5376_5439_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5376_5439_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5376_5439_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5376_5439_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5376_5439_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5376_5439_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5376_5439_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5440_5503_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5440_5503_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5440_5503_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5440_5503_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5440_5503_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5440_5503_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5440_5503_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5440_5503_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5440_5503_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5440_5503_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5440_5503_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5440_5503_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5440_5503_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5440_5503_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5440_5503_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5440_5503_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5440_5503_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5440_5503_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5440_5503_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5440_5503_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5440_5503_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5440_5503_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5504_5567_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5504_5567_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5504_5567_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5504_5567_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5504_5567_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5504_5567_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5504_5567_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5504_5567_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5504_5567_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5504_5567_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5504_5567_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5504_5567_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5504_5567_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5504_5567_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5504_5567_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5504_5567_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5504_5567_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5504_5567_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5504_5567_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5504_5567_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5504_5567_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5504_5567_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5568_5631_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5568_5631_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5568_5631_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5568_5631_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5568_5631_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5568_5631_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5568_5631_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5568_5631_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5568_5631_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5568_5631_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5568_5631_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5568_5631_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5568_5631_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5568_5631_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5568_5631_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5568_5631_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5568_5631_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5568_5631_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5568_5631_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5568_5631_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5568_5631_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5568_5631_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5632_5695_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5632_5695_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5632_5695_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5632_5695_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5632_5695_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5632_5695_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5632_5695_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5632_5695_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5632_5695_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5632_5695_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5632_5695_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5632_5695_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5632_5695_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5632_5695_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5632_5695_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5632_5695_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5632_5695_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5632_5695_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5632_5695_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5632_5695_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5632_5695_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5632_5695_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5696_5759_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5696_5759_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5696_5759_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5696_5759_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5696_5759_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5696_5759_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5696_5759_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5696_5759_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5696_5759_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5696_5759_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5696_5759_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5696_5759_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5696_5759_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5696_5759_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5696_5759_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5696_5759_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5696_5759_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5696_5759_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5696_5759_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5696_5759_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5696_5759_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5696_5759_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5760_5823_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5760_5823_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5760_5823_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5760_5823_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5760_5823_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5760_5823_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5760_5823_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5760_5823_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5760_5823_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5760_5823_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5760_5823_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5760_5823_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5760_5823_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5760_5823_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5760_5823_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5760_5823_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5760_5823_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5760_5823_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5760_5823_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5760_5823_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5760_5823_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5760_5823_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5824_5887_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5824_5887_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5824_5887_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5824_5887_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5824_5887_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5824_5887_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5824_5887_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5824_5887_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5824_5887_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5824_5887_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5824_5887_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5824_5887_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5824_5887_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5824_5887_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5824_5887_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5824_5887_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5824_5887_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5824_5887_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5824_5887_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5824_5887_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5824_5887_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5824_5887_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5888_5951_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5888_5951_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5888_5951_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5888_5951_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5888_5951_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5888_5951_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5888_5951_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5888_5951_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5888_5951_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5888_5951_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5888_5951_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5888_5951_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5888_5951_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5888_5951_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5888_5951_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5888_5951_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5888_5951_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5888_5951_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5888_5951_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5888_5951_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5888_5951_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5888_5951_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_5952_6015_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_5952_6015_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_5952_6015_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_5952_6015_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_5952_6015_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_5952_6015_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_5952_6015_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_5952_6015_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_5952_6015_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_5952_6015_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_5952_6015_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_5952_6015_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_5952_6015_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_5952_6015_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_5952_6015_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_5952_6015_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_5952_6015_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_5952_6015_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_5952_6015_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_5952_6015_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_5952_6015_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_5952_6015_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6016_6079_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6016_6079_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6016_6079_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6016_6079_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6016_6079_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6016_6079_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6016_6079_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6016_6079_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6016_6079_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6016_6079_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6016_6079_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6016_6079_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6016_6079_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6016_6079_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6016_6079_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6016_6079_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6016_6079_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6016_6079_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6016_6079_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6016_6079_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6016_6079_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6016_6079_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6080_6143_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6080_6143_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6080_6143_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6080_6143_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6080_6143_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6080_6143_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6080_6143_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6080_6143_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6080_6143_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6080_6143_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6080_6143_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6080_6143_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6080_6143_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6080_6143_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6080_6143_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6080_6143_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6080_6143_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6080_6143_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6080_6143_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6080_6143_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6080_6143_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6080_6143_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6144_6207_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6144_6207_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6144_6207_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6144_6207_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6144_6207_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6144_6207_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6144_6207_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6144_6207_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6144_6207_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6144_6207_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6144_6207_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6144_6207_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6144_6207_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6144_6207_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6144_6207_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6144_6207_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6144_6207_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6144_6207_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6144_6207_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6144_6207_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6144_6207_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6144_6207_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6208_6271_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6208_6271_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6208_6271_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6208_6271_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6208_6271_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6208_6271_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6208_6271_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6208_6271_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6208_6271_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6208_6271_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6208_6271_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6208_6271_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6208_6271_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6208_6271_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6208_6271_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6208_6271_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6208_6271_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6208_6271_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6208_6271_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6208_6271_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6208_6271_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6208_6271_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6272_6335_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6272_6335_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6272_6335_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6272_6335_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6272_6335_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6272_6335_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6272_6335_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6272_6335_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6272_6335_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6272_6335_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6272_6335_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6272_6335_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6272_6335_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6272_6335_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6272_6335_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6272_6335_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6272_6335_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6272_6335_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6272_6335_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6272_6335_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6272_6335_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6272_6335_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6336_6399_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6336_6399_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6336_6399_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6336_6399_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6336_6399_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6336_6399_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6336_6399_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6336_6399_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6336_6399_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6336_6399_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6336_6399_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6336_6399_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6336_6399_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6336_6399_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6336_6399_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6336_6399_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6336_6399_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6336_6399_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6336_6399_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6336_6399_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6336_6399_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6336_6399_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6400_6463_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6400_6463_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6400_6463_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6400_6463_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6400_6463_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6400_6463_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6400_6463_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6400_6463_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6400_6463_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6400_6463_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6400_6463_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6400_6463_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6400_6463_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6400_6463_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6400_6463_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6400_6463_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6400_6463_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6400_6463_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6400_6463_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6400_6463_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6400_6463_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6400_6463_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6464_6527_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6464_6527_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6464_6527_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6464_6527_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6464_6527_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6464_6527_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6464_6527_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6464_6527_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6464_6527_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6464_6527_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6464_6527_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6464_6527_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6464_6527_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6464_6527_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6464_6527_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6464_6527_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6464_6527_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6464_6527_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6464_6527_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6464_6527_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6464_6527_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6464_6527_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6528_6591_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6528_6591_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6528_6591_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6528_6591_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6528_6591_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6528_6591_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6528_6591_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6528_6591_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6528_6591_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6528_6591_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6528_6591_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6528_6591_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6528_6591_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6528_6591_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6528_6591_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6528_6591_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6528_6591_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6528_6591_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6528_6591_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6528_6591_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6528_6591_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6528_6591_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6592_6655_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6592_6655_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6592_6655_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6592_6655_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6592_6655_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6592_6655_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6592_6655_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6592_6655_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6592_6655_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6592_6655_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6592_6655_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6592_6655_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6592_6655_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6592_6655_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6592_6655_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6592_6655_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6592_6655_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6592_6655_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6592_6655_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6592_6655_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6592_6655_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6592_6655_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6656_6719_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6656_6719_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6656_6719_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6656_6719_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6656_6719_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6656_6719_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6656_6719_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6656_6719_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6656_6719_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6656_6719_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6656_6719_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6656_6719_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6656_6719_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6656_6719_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6656_6719_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6656_6719_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6656_6719_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6656_6719_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6656_6719_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6656_6719_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6656_6719_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6656_6719_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6720_6783_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6720_6783_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6720_6783_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6720_6783_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6720_6783_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6720_6783_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6720_6783_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6720_6783_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6720_6783_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6720_6783_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6720_6783_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6720_6783_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6720_6783_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6720_6783_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6720_6783_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6720_6783_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6720_6783_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6720_6783_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6720_6783_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6720_6783_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6720_6783_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6720_6783_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6784_6847_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6784_6847_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6784_6847_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6784_6847_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6784_6847_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6784_6847_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6784_6847_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6784_6847_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6784_6847_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6784_6847_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6784_6847_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6784_6847_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6784_6847_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6784_6847_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6784_6847_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6784_6847_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6784_6847_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6784_6847_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6784_6847_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6784_6847_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6784_6847_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6784_6847_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6848_6911_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6848_6911_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6848_6911_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6848_6911_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6848_6911_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6848_6911_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6848_6911_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6848_6911_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6848_6911_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6848_6911_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6848_6911_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6848_6911_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6848_6911_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6848_6911_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6848_6911_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6848_6911_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6848_6911_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6848_6911_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6848_6911_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6848_6911_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6848_6911_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6848_6911_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6912_6975_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6912_6975_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6912_6975_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6912_6975_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6912_6975_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6912_6975_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6912_6975_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6912_6975_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6912_6975_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6912_6975_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6912_6975_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6912_6975_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6912_6975_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6912_6975_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6912_6975_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6912_6975_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6912_6975_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6912_6975_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6912_6975_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6912_6975_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6912_6975_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6912_6975_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_6976_7039_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_6976_7039_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_6976_7039_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_6976_7039_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_6976_7039_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_6976_7039_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_6976_7039_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_6976_7039_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_6976_7039_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_6976_7039_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_6976_7039_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_6976_7039_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_6976_7039_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_6976_7039_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_6976_7039_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_6976_7039_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_6976_7039_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_6976_7039_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_6976_7039_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_6976_7039_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_6976_7039_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_6976_7039_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7040_7103_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7040_7103_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7040_7103_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7040_7103_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7040_7103_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7040_7103_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7040_7103_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7040_7103_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7040_7103_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7040_7103_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7040_7103_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7040_7103_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7040_7103_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7040_7103_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7040_7103_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7040_7103_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7040_7103_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7040_7103_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7040_7103_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7040_7103_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7040_7103_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7040_7103_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7104_7167_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7104_7167_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7104_7167_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7104_7167_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7104_7167_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7104_7167_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7104_7167_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7104_7167_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7104_7167_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7104_7167_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7104_7167_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7104_7167_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7104_7167_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7104_7167_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7104_7167_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7104_7167_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7104_7167_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7104_7167_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7104_7167_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7104_7167_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7104_7167_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7104_7167_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7168_7231_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7168_7231_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7168_7231_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7168_7231_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7168_7231_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7168_7231_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7168_7231_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7168_7231_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7168_7231_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7168_7231_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7168_7231_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7168_7231_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7168_7231_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7168_7231_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7168_7231_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7168_7231_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7168_7231_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7168_7231_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7168_7231_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7168_7231_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7168_7231_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7168_7231_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7232_7295_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7232_7295_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7232_7295_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7232_7295_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7232_7295_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7232_7295_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7232_7295_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7232_7295_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7232_7295_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7232_7295_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7232_7295_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7232_7295_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7232_7295_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7232_7295_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7232_7295_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7232_7295_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7232_7295_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7232_7295_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7232_7295_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7232_7295_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7232_7295_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7232_7295_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7296_7359_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7296_7359_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7296_7359_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7296_7359_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7296_7359_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7296_7359_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7296_7359_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7296_7359_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7296_7359_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7296_7359_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7296_7359_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7296_7359_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7296_7359_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7296_7359_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7296_7359_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7296_7359_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7296_7359_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7296_7359_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7296_7359_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7296_7359_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7296_7359_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7296_7359_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7360_7423_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7360_7423_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7360_7423_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7360_7423_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7360_7423_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7360_7423_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7360_7423_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7360_7423_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7360_7423_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7360_7423_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7360_7423_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7360_7423_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7360_7423_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7360_7423_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7360_7423_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7360_7423_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7360_7423_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7360_7423_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7360_7423_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7360_7423_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7360_7423_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7360_7423_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7424_7487_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7424_7487_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7424_7487_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7424_7487_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7424_7487_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7424_7487_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7424_7487_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7424_7487_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7424_7487_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7424_7487_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7424_7487_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7424_7487_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7424_7487_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7424_7487_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7424_7487_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7424_7487_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7424_7487_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7424_7487_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7424_7487_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7424_7487_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7424_7487_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7424_7487_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7488_7551_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7488_7551_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7488_7551_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7488_7551_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7488_7551_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7488_7551_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7488_7551_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7488_7551_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7488_7551_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7488_7551_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7488_7551_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7488_7551_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7488_7551_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7488_7551_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7488_7551_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7488_7551_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7488_7551_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7488_7551_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7488_7551_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7488_7551_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7488_7551_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7488_7551_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7552_7615_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7552_7615_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7552_7615_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7552_7615_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7552_7615_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7552_7615_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7552_7615_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7552_7615_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7552_7615_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7552_7615_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7552_7615_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7552_7615_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7552_7615_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7552_7615_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7552_7615_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7552_7615_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7552_7615_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7552_7615_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7552_7615_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7552_7615_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7552_7615_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7552_7615_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7616_7679_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7616_7679_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7616_7679_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7616_7679_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7616_7679_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7616_7679_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7616_7679_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7616_7679_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7616_7679_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7616_7679_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7616_7679_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7616_7679_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7616_7679_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7616_7679_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7616_7679_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7616_7679_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7616_7679_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7616_7679_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7616_7679_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7616_7679_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7616_7679_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7616_7679_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7680_7743_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7680_7743_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7680_7743_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7680_7743_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7680_7743_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7680_7743_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7680_7743_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7680_7743_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7680_7743_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7680_7743_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7680_7743_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7680_7743_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7680_7743_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7680_7743_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7680_7743_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7680_7743_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7680_7743_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7680_7743_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7680_7743_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7680_7743_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7680_7743_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7680_7743_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7744_7807_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7744_7807_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7744_7807_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7744_7807_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7744_7807_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7744_7807_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7744_7807_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7744_7807_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7744_7807_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7744_7807_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7744_7807_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7744_7807_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7744_7807_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7744_7807_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7744_7807_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7744_7807_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7744_7807_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7744_7807_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7744_7807_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7744_7807_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7744_7807_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7744_7807_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7808_7871_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7808_7871_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7808_7871_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7808_7871_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7808_7871_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7808_7871_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7808_7871_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7808_7871_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7808_7871_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7808_7871_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7808_7871_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7808_7871_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7808_7871_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7808_7871_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7808_7871_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7808_7871_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7808_7871_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7808_7871_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7808_7871_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7808_7871_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7808_7871_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7808_7871_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7872_7935_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7872_7935_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7872_7935_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7872_7935_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7872_7935_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7872_7935_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7872_7935_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7872_7935_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7872_7935_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7872_7935_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7872_7935_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7872_7935_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7872_7935_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7872_7935_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7872_7935_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7872_7935_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7872_7935_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7872_7935_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7872_7935_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7872_7935_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7872_7935_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7872_7935_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_7936_7999_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_7936_7999_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_7936_7999_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_7936_7999_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_7936_7999_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_7936_7999_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_7936_7999_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_7936_7999_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_7936_7999_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_7936_7999_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_7936_7999_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_7936_7999_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_7936_7999_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_7936_7999_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_7936_7999_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_7936_7999_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_7936_7999_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_7936_7999_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_7936_7999_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_7936_7999_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_7936_7999_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_7936_7999_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_8000_8063_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_8000_8063_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_8000_8063_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_8000_8063_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_8000_8063_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_8000_8063_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_8000_8063_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_8000_8063_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_8000_8063_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_8000_8063_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_8000_8063_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_8000_8063_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_8000_8063_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_8000_8063_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_8000_8063_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_8000_8063_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_8000_8063_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_8000_8063_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_8000_8063_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_8000_8063_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_8000_8063_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_8000_8063_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_8064_8127_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_8064_8127_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_8064_8127_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_8064_8127_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_8064_8127_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_8064_8127_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_8064_8127_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_8064_8127_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_8064_8127_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_8064_8127_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_8064_8127_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_8064_8127_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_8064_8127_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_8064_8127_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_8064_8127_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_8064_8127_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_8064_8127_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_8064_8127_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_8064_8127_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_8064_8127_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_8064_8127_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_8064_8127_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_8128_8191_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_8128_8191_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_8128_8191_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_8128_8191_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_8128_8191_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_8128_8191_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_8128_8191_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_8128_8191_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_8128_8191_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_8128_8191_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_8128_8191_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_8128_8191_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_8128_8191_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_8128_8191_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_8128_8191_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_8128_8191_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_8128_8191_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_8128_8191_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_8128_8191_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_8128_8191_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_8128_8191_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_8128_8191_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_9_11_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_12_14_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_15_17_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_15_17_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_15_17_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_18_20_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_18_20_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_18_20_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_6_8_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_9_11_n_2 : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_28_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_29_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_30_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_31_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_32_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_33_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_34_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_35_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_36_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_37_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_38_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_39_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_40_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_41_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_42_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_43_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_44_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_45_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_46_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_47_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_48_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_49_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_50_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_51_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_52_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_53_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_54_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_55_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_56_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_57_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_58_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_59_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_16_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_17_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_18_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_19_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_20_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_21_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_22_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_23_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_24_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_25_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_26_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_27_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1024_1087_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1088_1151_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1152_1215_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1216_1279_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1280_1343_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1344_1407_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1408_1471_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1472_1535_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1536_1599_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1600_1663_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1664_1727_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1728_1791_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1792_1855_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1856_1919_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1920_1983_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_1984_2047_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2048_2111_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2112_2175_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2176_2239_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2240_2303_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2304_2367_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2368_2431_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2432_2495_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2496_2559_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2560_2623_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2624_2687_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2688_2751_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2752_2815_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2816_2879_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2880_2943_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_2944_3007_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3008_3071_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3072_3135_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3136_3199_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3200_3263_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3264_3327_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3328_3391_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3392_3455_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3456_3519_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3520_3583_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3584_3647_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3648_3711_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3712_3775_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3776_3839_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3840_3903_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3904_3967_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_3968_4031_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4032_4095_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4096_4159_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4096_4159_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4096_4159_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4096_4159_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4096_4159_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4096_4159_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4096_4159_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4096_4159_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4160_4223_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4160_4223_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4160_4223_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4160_4223_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4160_4223_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4160_4223_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4160_4223_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4160_4223_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4224_4287_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4224_4287_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4224_4287_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4224_4287_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4224_4287_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4224_4287_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4224_4287_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4224_4287_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4288_4351_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4288_4351_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4288_4351_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4288_4351_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4288_4351_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4288_4351_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4288_4351_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4288_4351_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4352_4415_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4352_4415_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4352_4415_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4352_4415_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4352_4415_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4352_4415_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4352_4415_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4352_4415_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4416_4479_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4416_4479_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4416_4479_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4416_4479_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4416_4479_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4416_4479_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4416_4479_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4416_4479_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4480_4543_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4480_4543_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4480_4543_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4480_4543_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4480_4543_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4480_4543_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4480_4543_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4480_4543_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4544_4607_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4544_4607_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4544_4607_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4544_4607_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4544_4607_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4544_4607_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4544_4607_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4544_4607_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4608_4671_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4608_4671_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4608_4671_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4608_4671_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4608_4671_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4608_4671_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4608_4671_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4608_4671_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4672_4735_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4672_4735_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4672_4735_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4672_4735_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4672_4735_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4672_4735_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4672_4735_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4672_4735_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4736_4799_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4736_4799_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4736_4799_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4736_4799_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4736_4799_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4736_4799_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4736_4799_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4736_4799_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4800_4863_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4800_4863_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4800_4863_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4800_4863_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4800_4863_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4800_4863_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4800_4863_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4800_4863_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4864_4927_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4864_4927_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4864_4927_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4864_4927_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4864_4927_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4864_4927_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4864_4927_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4864_4927_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4928_4991_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4928_4991_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4928_4991_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4928_4991_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4928_4991_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4928_4991_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4928_4991_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4928_4991_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4992_5055_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4992_5055_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4992_5055_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4992_5055_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4992_5055_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4992_5055_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4992_5055_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_4992_5055_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5056_5119_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5056_5119_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5056_5119_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5056_5119_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5056_5119_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5056_5119_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5056_5119_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5056_5119_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5120_5183_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5120_5183_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5120_5183_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5120_5183_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5120_5183_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5120_5183_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5120_5183_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5120_5183_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5184_5247_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5184_5247_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5184_5247_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5184_5247_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5184_5247_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5184_5247_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5184_5247_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5184_5247_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5248_5311_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5248_5311_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5248_5311_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5248_5311_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5248_5311_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5248_5311_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5248_5311_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5248_5311_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5312_5375_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5312_5375_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5312_5375_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5312_5375_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5312_5375_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5312_5375_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5312_5375_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5312_5375_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5376_5439_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5376_5439_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5376_5439_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5376_5439_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5376_5439_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5376_5439_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5376_5439_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5376_5439_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5440_5503_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5440_5503_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5440_5503_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5440_5503_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5440_5503_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5440_5503_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5440_5503_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5440_5503_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5504_5567_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5504_5567_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5504_5567_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5504_5567_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5504_5567_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5504_5567_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5504_5567_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5504_5567_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5568_5631_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5568_5631_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5568_5631_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5568_5631_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5568_5631_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5568_5631_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5568_5631_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5568_5631_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5632_5695_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5632_5695_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5632_5695_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5632_5695_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5632_5695_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5632_5695_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5632_5695_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5632_5695_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5696_5759_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5696_5759_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5696_5759_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5696_5759_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5696_5759_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5696_5759_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5696_5759_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5696_5759_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5760_5823_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5760_5823_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5760_5823_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5760_5823_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5760_5823_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5760_5823_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5760_5823_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5760_5823_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5824_5887_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5824_5887_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5824_5887_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5824_5887_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5824_5887_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5824_5887_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5824_5887_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5824_5887_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5888_5951_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5888_5951_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5888_5951_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5888_5951_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5888_5951_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5888_5951_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5888_5951_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5888_5951_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5952_6015_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5952_6015_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5952_6015_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5952_6015_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5952_6015_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5952_6015_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5952_6015_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_5952_6015_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6016_6079_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6016_6079_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6016_6079_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6016_6079_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6016_6079_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6016_6079_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6016_6079_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6016_6079_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6080_6143_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6080_6143_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6080_6143_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6080_6143_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6080_6143_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6080_6143_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6080_6143_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6080_6143_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6144_6207_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6144_6207_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6144_6207_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6144_6207_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6144_6207_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6144_6207_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6144_6207_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6144_6207_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6208_6271_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6208_6271_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6208_6271_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6208_6271_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6208_6271_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6208_6271_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6208_6271_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6208_6271_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6272_6335_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6272_6335_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6272_6335_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6272_6335_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6272_6335_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6272_6335_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6272_6335_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6272_6335_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6336_6399_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6336_6399_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6336_6399_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6336_6399_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6336_6399_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6336_6399_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6336_6399_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6336_6399_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6400_6463_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6400_6463_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6400_6463_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6400_6463_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6400_6463_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6400_6463_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6400_6463_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6400_6463_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6464_6527_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6464_6527_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6464_6527_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6464_6527_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6464_6527_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6464_6527_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6464_6527_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6464_6527_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6528_6591_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6528_6591_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6528_6591_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6528_6591_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6528_6591_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6528_6591_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6528_6591_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6528_6591_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6592_6655_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6592_6655_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6592_6655_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6592_6655_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6592_6655_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6592_6655_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6592_6655_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6592_6655_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6656_6719_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6656_6719_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6656_6719_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6656_6719_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6656_6719_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6656_6719_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6656_6719_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6656_6719_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6720_6783_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6720_6783_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6720_6783_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6720_6783_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6720_6783_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6720_6783_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6720_6783_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6720_6783_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6784_6847_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6784_6847_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6784_6847_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6784_6847_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6784_6847_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6784_6847_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6784_6847_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6784_6847_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6848_6911_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6848_6911_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6848_6911_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6848_6911_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6848_6911_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6848_6911_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6848_6911_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6848_6911_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6912_6975_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6912_6975_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6912_6975_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6912_6975_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6912_6975_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6912_6975_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6912_6975_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6912_6975_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6976_7039_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6976_7039_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6976_7039_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6976_7039_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6976_7039_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6976_7039_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6976_7039_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_6976_7039_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7040_7103_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7040_7103_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7040_7103_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7040_7103_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7040_7103_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7040_7103_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7040_7103_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7040_7103_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7104_7167_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7104_7167_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7104_7167_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7104_7167_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7104_7167_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7104_7167_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7104_7167_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7104_7167_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7168_7231_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7168_7231_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7168_7231_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7168_7231_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7168_7231_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7168_7231_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7168_7231_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7168_7231_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7232_7295_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7232_7295_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7232_7295_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7232_7295_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7232_7295_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7232_7295_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7232_7295_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7232_7295_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7296_7359_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7296_7359_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7296_7359_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7296_7359_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7296_7359_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7296_7359_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7296_7359_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7296_7359_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7360_7423_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7360_7423_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7360_7423_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7360_7423_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7360_7423_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7360_7423_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7360_7423_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7360_7423_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7424_7487_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7424_7487_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7424_7487_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7424_7487_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7424_7487_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7424_7487_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7424_7487_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7424_7487_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7488_7551_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7488_7551_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7488_7551_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7488_7551_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7488_7551_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7488_7551_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7488_7551_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7488_7551_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7552_7615_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7552_7615_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7552_7615_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7552_7615_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7552_7615_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7552_7615_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7552_7615_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7552_7615_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7616_7679_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7616_7679_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7616_7679_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7616_7679_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7616_7679_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7616_7679_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7616_7679_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7616_7679_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7680_7743_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7680_7743_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7680_7743_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7680_7743_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7680_7743_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7680_7743_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7680_7743_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7680_7743_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7744_7807_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7744_7807_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7744_7807_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7744_7807_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7744_7807_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7744_7807_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7744_7807_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7744_7807_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7808_7871_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7808_7871_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7808_7871_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7808_7871_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7808_7871_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7808_7871_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7808_7871_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7808_7871_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7872_7935_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7872_7935_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7872_7935_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7872_7935_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7872_7935_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7872_7935_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7872_7935_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7872_7935_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7936_7999_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7936_7999_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7936_7999_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7936_7999_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7936_7999_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7936_7999_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7936_7999_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_7936_7999_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8000_8063_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8000_8063_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8000_8063_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8000_8063_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8000_8063_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8000_8063_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8000_8063_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8000_8063_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8064_8127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8064_8127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8064_8127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8064_8127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8064_8127_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8064_8127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8064_8127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8064_8127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8128_8191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8128_8191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8128_8191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8128_8191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8128_8191_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8128_8191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8128_8191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_8128_8191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1024_1087_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1024_1087_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1024_1087_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1024_1087_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1024_1087_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1024_1087_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1024_1087_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1088_1151_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1088_1151_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1088_1151_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1088_1151_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1088_1151_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1088_1151_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1088_1151_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1152_1215_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1152_1215_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1152_1215_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1152_1215_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1152_1215_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1152_1215_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1152_1215_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1216_1279_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1216_1279_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1216_1279_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1216_1279_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1216_1279_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1216_1279_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1216_1279_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1280_1343_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1280_1343_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1280_1343_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1280_1343_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1280_1343_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1280_1343_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1280_1343_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1344_1407_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1344_1407_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1344_1407_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1344_1407_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1344_1407_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1344_1407_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1344_1407_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1408_1471_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1408_1471_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1408_1471_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1408_1471_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1408_1471_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1408_1471_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1408_1471_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1472_1535_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1472_1535_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1472_1535_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1472_1535_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1472_1535_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1472_1535_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1472_1535_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1536_1599_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1536_1599_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1536_1599_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1536_1599_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1536_1599_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1536_1599_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1536_1599_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1600_1663_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1600_1663_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1600_1663_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1600_1663_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1600_1663_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1600_1663_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1600_1663_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1664_1727_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1664_1727_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1664_1727_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1664_1727_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1664_1727_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1664_1727_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1664_1727_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1728_1791_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1728_1791_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1728_1791_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1728_1791_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1728_1791_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1728_1791_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1728_1791_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1792_1855_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1792_1855_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1792_1855_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1792_1855_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1792_1855_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1792_1855_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1792_1855_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1856_1919_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1856_1919_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1856_1919_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1856_1919_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1856_1919_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1856_1919_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1856_1919_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1920_1983_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1920_1983_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1920_1983_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1920_1983_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1920_1983_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1920_1983_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1920_1983_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1984_2047_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1984_2047_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1984_2047_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1984_2047_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1984_2047_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1984_2047_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_1984_2047_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2048_2111_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2048_2111_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2048_2111_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2048_2111_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2048_2111_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2048_2111_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2048_2111_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2112_2175_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2112_2175_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2112_2175_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2112_2175_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2112_2175_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2112_2175_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2112_2175_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2176_2239_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2176_2239_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2176_2239_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2176_2239_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2176_2239_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2176_2239_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2176_2239_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2240_2303_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2240_2303_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2240_2303_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2240_2303_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2240_2303_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2240_2303_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2240_2303_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2304_2367_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2304_2367_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2304_2367_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2304_2367_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2304_2367_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2304_2367_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2304_2367_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2368_2431_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2368_2431_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2368_2431_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2368_2431_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2368_2431_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2368_2431_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2368_2431_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2432_2495_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2432_2495_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2432_2495_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2432_2495_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2432_2495_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2432_2495_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2432_2495_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2496_2559_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2496_2559_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2496_2559_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2496_2559_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2496_2559_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2496_2559_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2496_2559_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2560_2623_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2560_2623_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2560_2623_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2560_2623_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2560_2623_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2560_2623_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2560_2623_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2624_2687_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2624_2687_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2624_2687_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2624_2687_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2624_2687_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2624_2687_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2624_2687_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2688_2751_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2688_2751_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2688_2751_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2688_2751_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2688_2751_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2688_2751_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2688_2751_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2752_2815_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2752_2815_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2752_2815_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2752_2815_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2752_2815_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2752_2815_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2752_2815_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2816_2879_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2816_2879_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2816_2879_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2816_2879_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2816_2879_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2816_2879_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2816_2879_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2880_2943_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2880_2943_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2880_2943_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2880_2943_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2880_2943_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2880_2943_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2880_2943_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2944_3007_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2944_3007_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2944_3007_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2944_3007_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2944_3007_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2944_3007_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_2944_3007_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3008_3071_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3008_3071_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3008_3071_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3008_3071_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3008_3071_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3008_3071_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3008_3071_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3072_3135_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3072_3135_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3072_3135_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3072_3135_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3072_3135_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3072_3135_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3072_3135_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3136_3199_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3136_3199_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3136_3199_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3136_3199_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3136_3199_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3136_3199_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3136_3199_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3200_3263_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3200_3263_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3200_3263_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3200_3263_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3200_3263_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3200_3263_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3200_3263_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3264_3327_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3264_3327_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3264_3327_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3264_3327_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3264_3327_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3264_3327_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3264_3327_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3328_3391_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3328_3391_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3328_3391_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3328_3391_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3328_3391_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3328_3391_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3328_3391_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3392_3455_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3392_3455_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3392_3455_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3392_3455_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3392_3455_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3392_3455_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3392_3455_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3456_3519_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3456_3519_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3456_3519_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3456_3519_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3456_3519_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3456_3519_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3456_3519_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3520_3583_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3520_3583_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3520_3583_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3520_3583_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3520_3583_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3520_3583_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3520_3583_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3584_3647_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3584_3647_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3584_3647_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3584_3647_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3584_3647_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3584_3647_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3584_3647_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3648_3711_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3648_3711_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3648_3711_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3648_3711_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3648_3711_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3648_3711_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3648_3711_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3712_3775_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3712_3775_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3712_3775_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3712_3775_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3712_3775_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3712_3775_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3712_3775_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3776_3839_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3776_3839_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3776_3839_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3776_3839_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3776_3839_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3776_3839_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3776_3839_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3840_3903_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3840_3903_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3840_3903_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3840_3903_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3840_3903_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3840_3903_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3840_3903_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3904_3967_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3904_3967_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3904_3967_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3904_3967_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3904_3967_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3904_3967_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3904_3967_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3968_4031_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3968_4031_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3968_4031_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3968_4031_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3968_4031_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3968_4031_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_3968_4031_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4032_4095_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4032_4095_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4032_4095_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4032_4095_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4032_4095_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4032_4095_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4032_4095_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4096_4159_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4096_4159_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4096_4159_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4096_4159_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4096_4159_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4096_4159_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4096_4159_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4160_4223_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4160_4223_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4160_4223_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4160_4223_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4160_4223_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4160_4223_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4160_4223_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4224_4287_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4224_4287_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4224_4287_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4224_4287_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4224_4287_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4224_4287_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4224_4287_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4288_4351_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4288_4351_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4288_4351_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4288_4351_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4288_4351_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4288_4351_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4288_4351_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4352_4415_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4352_4415_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4352_4415_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4352_4415_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4352_4415_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4352_4415_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4352_4415_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4416_4479_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4416_4479_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4416_4479_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4416_4479_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4416_4479_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4416_4479_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4416_4479_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4480_4543_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4480_4543_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4480_4543_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4480_4543_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4480_4543_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4480_4543_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4480_4543_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4544_4607_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4544_4607_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4544_4607_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4544_4607_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4544_4607_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4544_4607_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4544_4607_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4608_4671_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4608_4671_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4608_4671_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4608_4671_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4608_4671_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4608_4671_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4608_4671_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4672_4735_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4672_4735_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4672_4735_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4672_4735_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4672_4735_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4672_4735_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4672_4735_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4736_4799_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4736_4799_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4736_4799_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4736_4799_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4736_4799_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4736_4799_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4736_4799_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4800_4863_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4800_4863_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4800_4863_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4800_4863_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4800_4863_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4800_4863_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4800_4863_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4864_4927_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4864_4927_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4864_4927_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4864_4927_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4864_4927_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4864_4927_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4864_4927_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4928_4991_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4928_4991_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4928_4991_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4928_4991_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4928_4991_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4928_4991_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4928_4991_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4992_5055_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4992_5055_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4992_5055_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4992_5055_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4992_5055_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4992_5055_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_4992_5055_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5056_5119_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5056_5119_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5056_5119_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5056_5119_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5056_5119_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5056_5119_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5056_5119_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5120_5183_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5120_5183_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5120_5183_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5120_5183_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5120_5183_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5120_5183_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5120_5183_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5184_5247_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5184_5247_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5184_5247_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5184_5247_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5184_5247_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5184_5247_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5184_5247_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5248_5311_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5248_5311_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5248_5311_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5248_5311_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5248_5311_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5248_5311_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5248_5311_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5312_5375_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5312_5375_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5312_5375_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5312_5375_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5312_5375_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5312_5375_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5312_5375_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5376_5439_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5376_5439_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5376_5439_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5376_5439_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5376_5439_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5376_5439_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5376_5439_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5440_5503_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5440_5503_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5440_5503_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5440_5503_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5440_5503_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5440_5503_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5440_5503_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5504_5567_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5504_5567_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5504_5567_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5504_5567_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5504_5567_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5504_5567_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5504_5567_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5568_5631_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5568_5631_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5568_5631_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5568_5631_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5568_5631_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5568_5631_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5568_5631_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5632_5695_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5632_5695_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5632_5695_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5632_5695_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5632_5695_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5632_5695_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5632_5695_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5696_5759_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5696_5759_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5696_5759_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5696_5759_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5696_5759_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5696_5759_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5696_5759_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5760_5823_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5760_5823_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5760_5823_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5760_5823_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5760_5823_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5760_5823_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5760_5823_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5824_5887_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5824_5887_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5824_5887_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5824_5887_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5824_5887_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5824_5887_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5824_5887_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5888_5951_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5888_5951_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5888_5951_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5888_5951_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5888_5951_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5888_5951_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5888_5951_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5952_6015_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5952_6015_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5952_6015_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5952_6015_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5952_6015_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5952_6015_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_5952_6015_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6016_6079_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6016_6079_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6016_6079_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6016_6079_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6016_6079_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6016_6079_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6016_6079_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6080_6143_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6080_6143_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6080_6143_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6080_6143_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6080_6143_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6080_6143_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6080_6143_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6144_6207_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6144_6207_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6144_6207_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6144_6207_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6144_6207_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6144_6207_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6144_6207_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6208_6271_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6208_6271_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6208_6271_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6208_6271_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6208_6271_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6208_6271_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6208_6271_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6272_6335_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6272_6335_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6272_6335_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6272_6335_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6272_6335_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6272_6335_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6272_6335_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6336_6399_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6336_6399_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6336_6399_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6336_6399_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6336_6399_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6336_6399_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6336_6399_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6400_6463_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6400_6463_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6400_6463_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6400_6463_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6400_6463_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6400_6463_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6400_6463_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6464_6527_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6464_6527_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6464_6527_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6464_6527_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6464_6527_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6464_6527_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6464_6527_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6528_6591_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6528_6591_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6528_6591_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6528_6591_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6528_6591_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6528_6591_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6528_6591_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6592_6655_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6592_6655_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6592_6655_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6592_6655_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6592_6655_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6592_6655_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6592_6655_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6656_6719_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6656_6719_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6656_6719_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6656_6719_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6656_6719_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6656_6719_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6656_6719_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6720_6783_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6720_6783_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6720_6783_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6720_6783_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6720_6783_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6720_6783_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6720_6783_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6784_6847_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6784_6847_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6784_6847_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6784_6847_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6784_6847_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6784_6847_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6784_6847_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6848_6911_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6848_6911_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6848_6911_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6848_6911_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6848_6911_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6848_6911_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6848_6911_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6912_6975_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6912_6975_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6912_6975_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6912_6975_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6912_6975_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6912_6975_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6912_6975_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6976_7039_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6976_7039_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6976_7039_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6976_7039_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6976_7039_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6976_7039_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_6976_7039_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7040_7103_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7040_7103_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7040_7103_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7040_7103_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7040_7103_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7040_7103_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7040_7103_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7104_7167_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7104_7167_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7104_7167_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7104_7167_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7104_7167_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7104_7167_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7104_7167_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7168_7231_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7168_7231_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7168_7231_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7168_7231_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7168_7231_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7168_7231_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7168_7231_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7232_7295_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7232_7295_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7232_7295_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7232_7295_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7232_7295_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7232_7295_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7232_7295_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7296_7359_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7296_7359_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7296_7359_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7296_7359_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7296_7359_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7296_7359_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7296_7359_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7360_7423_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7360_7423_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7360_7423_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7360_7423_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7360_7423_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7360_7423_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7360_7423_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7424_7487_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7424_7487_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7424_7487_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7424_7487_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7424_7487_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7424_7487_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7424_7487_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7488_7551_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7488_7551_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7488_7551_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7488_7551_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7488_7551_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7488_7551_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7488_7551_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7552_7615_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7552_7615_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7552_7615_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7552_7615_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7552_7615_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7552_7615_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7552_7615_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7616_7679_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7616_7679_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7616_7679_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7616_7679_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7616_7679_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7616_7679_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7616_7679_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7680_7743_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7680_7743_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7680_7743_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7680_7743_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7680_7743_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7680_7743_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7680_7743_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7744_7807_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7744_7807_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7744_7807_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7744_7807_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7744_7807_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7744_7807_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7744_7807_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7808_7871_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7808_7871_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7808_7871_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7808_7871_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7808_7871_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7808_7871_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7808_7871_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7872_7935_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7872_7935_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7872_7935_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7872_7935_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7872_7935_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7872_7935_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7872_7935_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7936_7999_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7936_7999_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7936_7999_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7936_7999_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7936_7999_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7936_7999_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_7936_7999_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8000_8063_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8000_8063_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8000_8063_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8000_8063_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8000_8063_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8000_8063_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8000_8063_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8064_8127_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8064_8127_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8064_8127_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8064_8127_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8064_8127_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8064_8127_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8064_8127_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8128_8191_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8128_8191_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8128_8191_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8128_8191_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8128_8191_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8128_8191_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_8128_8191_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_9_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_12_14 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_15_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_18_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_9_11 : label is "";
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_0_63_0_2_n_0,
      DOB => RAM_reg_0_63_0_2_n_1,
      DOC => RAM_reg_0_63_0_2_n_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]\
    );
RAM_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_0_63_12_14_n_0,
      DOB => RAM_reg_0_63_12_14_n_1,
      DOC => RAM_reg_0_63_12_14_n_2,
      DOD => NLW_RAM_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]\
    );
RAM_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_0_63_15_17_n_0,
      DOB => RAM_reg_0_63_15_17_n_1,
      DOC => RAM_reg_0_63_15_17_n_2,
      DOD => NLW_RAM_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]\
    );
RAM_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_0_63_18_20_n_0,
      DOB => RAM_reg_0_63_18_20_n_1,
      DOC => RAM_reg_0_63_18_20_n_2,
      DOD => NLW_RAM_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]\
    );
RAM_reg_0_63_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_0_63_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]\
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_0_63_3_5_n_0,
      DOB => RAM_reg_0_63_3_5_n_1,
      DOC => RAM_reg_0_63_3_5_n_2,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]\
    );
RAM_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_0_63_6_8_n_0,
      DOB => RAM_reg_0_63_6_8_n_1,
      DOC => RAM_reg_0_63_6_8_n_2,
      DOD => NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]\
    );
RAM_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_0_63_9_11_n_0,
      DOB => RAM_reg_0_63_9_11_n_1,
      DOC => RAM_reg_0_63_9_11_n_2,
      DOD => NLW_RAM_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]\
    );
RAM_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1024_1087_0_2_n_0,
      DOB => RAM_reg_1024_1087_0_2_n_1,
      DOC => RAM_reg_1024_1087_0_2_n_2,
      DOD => NLW_RAM_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_5\
    );
RAM_reg_1024_1087_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1024_1087_12_14_n_0,
      DOB => RAM_reg_1024_1087_12_14_n_1,
      DOC => RAM_reg_1024_1087_12_14_n_2,
      DOD => NLW_RAM_reg_1024_1087_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_5\
    );
RAM_reg_1024_1087_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1024_1087_15_17_n_0,
      DOB => RAM_reg_1024_1087_15_17_n_1,
      DOC => RAM_reg_1024_1087_15_17_n_2,
      DOD => NLW_RAM_reg_1024_1087_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_5\
    );
RAM_reg_1024_1087_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1024_1087_18_20_n_0,
      DOB => RAM_reg_1024_1087_18_20_n_1,
      DOC => RAM_reg_1024_1087_18_20_n_2,
      DOD => NLW_RAM_reg_1024_1087_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_5\
    );
RAM_reg_1024_1087_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1024_1087_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1024_1087_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_5\
    );
RAM_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1024_1087_3_5_n_0,
      DOB => RAM_reg_1024_1087_3_5_n_1,
      DOC => RAM_reg_1024_1087_3_5_n_2,
      DOD => NLW_RAM_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_5\
    );
RAM_reg_1024_1087_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1024_1087_6_8_n_0,
      DOB => RAM_reg_1024_1087_6_8_n_1,
      DOC => RAM_reg_1024_1087_6_8_n_2,
      DOD => NLW_RAM_reg_1024_1087_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_5\
    );
RAM_reg_1024_1087_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1024_1087_9_11_n_0,
      DOB => RAM_reg_1024_1087_9_11_n_1,
      DOC => RAM_reg_1024_1087_9_11_n_2,
      DOD => NLW_RAM_reg_1024_1087_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_5\
    );
RAM_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1088_1151_0_2_n_0,
      DOB => RAM_reg_1088_1151_0_2_n_1,
      DOC => RAM_reg_1088_1151_0_2_n_2,
      DOD => NLW_RAM_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_6\
    );
RAM_reg_1088_1151_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1088_1151_12_14_n_0,
      DOB => RAM_reg_1088_1151_12_14_n_1,
      DOC => RAM_reg_1088_1151_12_14_n_2,
      DOD => NLW_RAM_reg_1088_1151_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_6\
    );
RAM_reg_1088_1151_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1088_1151_15_17_n_0,
      DOB => RAM_reg_1088_1151_15_17_n_1,
      DOC => RAM_reg_1088_1151_15_17_n_2,
      DOD => NLW_RAM_reg_1088_1151_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_6\
    );
RAM_reg_1088_1151_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1088_1151_18_20_n_0,
      DOB => RAM_reg_1088_1151_18_20_n_1,
      DOC => RAM_reg_1088_1151_18_20_n_2,
      DOD => NLW_RAM_reg_1088_1151_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_6\
    );
RAM_reg_1088_1151_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1088_1151_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1088_1151_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_6\
    );
RAM_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1088_1151_3_5_n_0,
      DOB => RAM_reg_1088_1151_3_5_n_1,
      DOC => RAM_reg_1088_1151_3_5_n_2,
      DOD => NLW_RAM_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_6\
    );
RAM_reg_1088_1151_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1088_1151_6_8_n_0,
      DOB => RAM_reg_1088_1151_6_8_n_1,
      DOC => RAM_reg_1088_1151_6_8_n_2,
      DOD => NLW_RAM_reg_1088_1151_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_6\
    );
RAM_reg_1088_1151_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1088_1151_9_11_n_0,
      DOB => RAM_reg_1088_1151_9_11_n_1,
      DOC => RAM_reg_1088_1151_9_11_n_2,
      DOD => NLW_RAM_reg_1088_1151_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_6\
    );
RAM_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1152_1215_0_2_n_0,
      DOB => RAM_reg_1152_1215_0_2_n_1,
      DOC => RAM_reg_1152_1215_0_2_n_2,
      DOD => NLW_RAM_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_7\
    );
RAM_reg_1152_1215_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1152_1215_12_14_n_0,
      DOB => RAM_reg_1152_1215_12_14_n_1,
      DOC => RAM_reg_1152_1215_12_14_n_2,
      DOD => NLW_RAM_reg_1152_1215_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_7\
    );
RAM_reg_1152_1215_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1152_1215_15_17_n_0,
      DOB => RAM_reg_1152_1215_15_17_n_1,
      DOC => RAM_reg_1152_1215_15_17_n_2,
      DOD => NLW_RAM_reg_1152_1215_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_7\
    );
RAM_reg_1152_1215_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1152_1215_18_20_n_0,
      DOB => RAM_reg_1152_1215_18_20_n_1,
      DOC => RAM_reg_1152_1215_18_20_n_2,
      DOD => NLW_RAM_reg_1152_1215_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_7\
    );
RAM_reg_1152_1215_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1152_1215_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1152_1215_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_7\
    );
RAM_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1152_1215_3_5_n_0,
      DOB => RAM_reg_1152_1215_3_5_n_1,
      DOC => RAM_reg_1152_1215_3_5_n_2,
      DOD => NLW_RAM_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_7\
    );
RAM_reg_1152_1215_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1152_1215_6_8_n_0,
      DOB => RAM_reg_1152_1215_6_8_n_1,
      DOC => RAM_reg_1152_1215_6_8_n_2,
      DOD => NLW_RAM_reg_1152_1215_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_7\
    );
RAM_reg_1152_1215_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1152_1215_9_11_n_0,
      DOB => RAM_reg_1152_1215_9_11_n_1,
      DOC => RAM_reg_1152_1215_9_11_n_2,
      DOD => NLW_RAM_reg_1152_1215_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_7\
    );
RAM_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1216_1279_0_2_n_0,
      DOB => RAM_reg_1216_1279_0_2_n_1,
      DOC => RAM_reg_1216_1279_0_2_n_2,
      DOD => NLW_RAM_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_1216_1279_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1216_1279_12_14_n_0,
      DOB => RAM_reg_1216_1279_12_14_n_1,
      DOC => RAM_reg_1216_1279_12_14_n_2,
      DOD => NLW_RAM_reg_1216_1279_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_1216_1279_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1216_1279_15_17_n_0,
      DOB => RAM_reg_1216_1279_15_17_n_1,
      DOC => RAM_reg_1216_1279_15_17_n_2,
      DOD => NLW_RAM_reg_1216_1279_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_1216_1279_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1216_1279_18_20_n_0,
      DOB => RAM_reg_1216_1279_18_20_n_1,
      DOC => RAM_reg_1216_1279_18_20_n_2,
      DOD => NLW_RAM_reg_1216_1279_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_1216_1279_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1216_1279_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1216_1279_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1216_1279_3_5_n_0,
      DOB => RAM_reg_1216_1279_3_5_n_1,
      DOC => RAM_reg_1216_1279_3_5_n_2,
      DOD => NLW_RAM_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_1216_1279_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1216_1279_6_8_n_0,
      DOB => RAM_reg_1216_1279_6_8_n_1,
      DOC => RAM_reg_1216_1279_6_8_n_2,
      DOD => NLW_RAM_reg_1216_1279_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_1216_1279_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1216_1279_9_11_n_0,
      DOB => RAM_reg_1216_1279_9_11_n_1,
      DOC => RAM_reg_1216_1279_9_11_n_2,
      DOD => NLW_RAM_reg_1216_1279_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1280_1343_0_2_n_0,
      DOB => RAM_reg_1280_1343_0_2_n_1,
      DOC => RAM_reg_1280_1343_0_2_n_2,
      DOD => NLW_RAM_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_8\
    );
RAM_reg_1280_1343_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1280_1343_12_14_n_0,
      DOB => RAM_reg_1280_1343_12_14_n_1,
      DOC => RAM_reg_1280_1343_12_14_n_2,
      DOD => NLW_RAM_reg_1280_1343_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_8\
    );
RAM_reg_1280_1343_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1280_1343_15_17_n_0,
      DOB => RAM_reg_1280_1343_15_17_n_1,
      DOC => RAM_reg_1280_1343_15_17_n_2,
      DOD => NLW_RAM_reg_1280_1343_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_8\
    );
RAM_reg_1280_1343_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1280_1343_18_20_n_0,
      DOB => RAM_reg_1280_1343_18_20_n_1,
      DOC => RAM_reg_1280_1343_18_20_n_2,
      DOD => NLW_RAM_reg_1280_1343_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_8\
    );
RAM_reg_1280_1343_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1280_1343_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1280_1343_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_8\
    );
RAM_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1280_1343_3_5_n_0,
      DOB => RAM_reg_1280_1343_3_5_n_1,
      DOC => RAM_reg_1280_1343_3_5_n_2,
      DOD => NLW_RAM_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_8\
    );
RAM_reg_1280_1343_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1280_1343_6_8_n_0,
      DOB => RAM_reg_1280_1343_6_8_n_1,
      DOC => RAM_reg_1280_1343_6_8_n_2,
      DOD => NLW_RAM_reg_1280_1343_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_8\
    );
RAM_reg_1280_1343_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1280_1343_9_11_n_0,
      DOB => RAM_reg_1280_1343_9_11_n_1,
      DOC => RAM_reg_1280_1343_9_11_n_2,
      DOD => NLW_RAM_reg_1280_1343_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_8\
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_128_191_0_2_n_0,
      DOB => RAM_reg_128_191_0_2_n_1,
      DOC => RAM_reg_128_191_0_2_n_2,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_128_191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_128_191_12_14_n_0,
      DOB => RAM_reg_128_191_12_14_n_1,
      DOC => RAM_reg_128_191_12_14_n_2,
      DOD => NLW_RAM_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_128_191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_128_191_15_17_n_0,
      DOB => RAM_reg_128_191_15_17_n_1,
      DOC => RAM_reg_128_191_15_17_n_2,
      DOD => NLW_RAM_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_128_191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_128_191_18_20_n_0,
      DOB => RAM_reg_128_191_18_20_n_1,
      DOC => RAM_reg_128_191_18_20_n_2,
      DOD => NLW_RAM_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_128_191_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_128_191_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_128_191_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_128_191_3_5_n_0,
      DOB => RAM_reg_128_191_3_5_n_1,
      DOC => RAM_reg_128_191_3_5_n_2,
      DOD => NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_128_191_6_8_n_0,
      DOB => RAM_reg_128_191_6_8_n_1,
      DOC => RAM_reg_128_191_6_8_n_2,
      DOD => NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_128_191_9_11_n_0,
      DOB => RAM_reg_128_191_9_11_n_1,
      DOC => RAM_reg_128_191_9_11_n_2,
      DOD => NLW_RAM_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1344_1407_0_2_n_0,
      DOB => RAM_reg_1344_1407_0_2_n_1,
      DOC => RAM_reg_1344_1407_0_2_n_2,
      DOD => NLW_RAM_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_1344_1407_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1344_1407_12_14_n_0,
      DOB => RAM_reg_1344_1407_12_14_n_1,
      DOC => RAM_reg_1344_1407_12_14_n_2,
      DOD => NLW_RAM_reg_1344_1407_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_1344_1407_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1344_1407_15_17_n_0,
      DOB => RAM_reg_1344_1407_15_17_n_1,
      DOC => RAM_reg_1344_1407_15_17_n_2,
      DOD => NLW_RAM_reg_1344_1407_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_1344_1407_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1344_1407_18_20_n_0,
      DOB => RAM_reg_1344_1407_18_20_n_1,
      DOC => RAM_reg_1344_1407_18_20_n_2,
      DOD => NLW_RAM_reg_1344_1407_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_1344_1407_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1344_1407_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1344_1407_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1344_1407_3_5_n_0,
      DOB => RAM_reg_1344_1407_3_5_n_1,
      DOC => RAM_reg_1344_1407_3_5_n_2,
      DOD => NLW_RAM_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_1344_1407_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1344_1407_6_8_n_0,
      DOB => RAM_reg_1344_1407_6_8_n_1,
      DOC => RAM_reg_1344_1407_6_8_n_2,
      DOD => NLW_RAM_reg_1344_1407_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_1344_1407_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1344_1407_9_11_n_0,
      DOB => RAM_reg_1344_1407_9_11_n_1,
      DOC => RAM_reg_1344_1407_9_11_n_2,
      DOD => NLW_RAM_reg_1344_1407_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1408_1471_0_2_n_0,
      DOB => RAM_reg_1408_1471_0_2_n_1,
      DOC => RAM_reg_1408_1471_0_2_n_2,
      DOD => NLW_RAM_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_1408_1471_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1408_1471_12_14_n_0,
      DOB => RAM_reg_1408_1471_12_14_n_1,
      DOC => RAM_reg_1408_1471_12_14_n_2,
      DOD => NLW_RAM_reg_1408_1471_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_1408_1471_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1408_1471_15_17_n_0,
      DOB => RAM_reg_1408_1471_15_17_n_1,
      DOC => RAM_reg_1408_1471_15_17_n_2,
      DOD => NLW_RAM_reg_1408_1471_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_1408_1471_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1408_1471_18_20_n_0,
      DOB => RAM_reg_1408_1471_18_20_n_1,
      DOC => RAM_reg_1408_1471_18_20_n_2,
      DOD => NLW_RAM_reg_1408_1471_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_1408_1471_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1408_1471_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1408_1471_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1408_1471_3_5_n_0,
      DOB => RAM_reg_1408_1471_3_5_n_1,
      DOC => RAM_reg_1408_1471_3_5_n_2,
      DOD => NLW_RAM_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_1408_1471_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1408_1471_6_8_n_0,
      DOB => RAM_reg_1408_1471_6_8_n_1,
      DOC => RAM_reg_1408_1471_6_8_n_2,
      DOD => NLW_RAM_reg_1408_1471_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_1408_1471_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1408_1471_9_11_n_0,
      DOB => RAM_reg_1408_1471_9_11_n_1,
      DOC => RAM_reg_1408_1471_9_11_n_2,
      DOD => NLW_RAM_reg_1408_1471_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1472_1535_0_2_n_0,
      DOB => RAM_reg_1472_1535_0_2_n_1,
      DOC => RAM_reg_1472_1535_0_2_n_2,
      DOD => NLW_RAM_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_1472_1535_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1472_1535_12_14_n_0,
      DOB => RAM_reg_1472_1535_12_14_n_1,
      DOC => RAM_reg_1472_1535_12_14_n_2,
      DOD => NLW_RAM_reg_1472_1535_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_1472_1535_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1472_1535_15_17_n_0,
      DOB => RAM_reg_1472_1535_15_17_n_1,
      DOC => RAM_reg_1472_1535_15_17_n_2,
      DOD => NLW_RAM_reg_1472_1535_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_1472_1535_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1472_1535_18_20_n_0,
      DOB => RAM_reg_1472_1535_18_20_n_1,
      DOC => RAM_reg_1472_1535_18_20_n_2,
      DOD => NLW_RAM_reg_1472_1535_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_1472_1535_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1472_1535_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1472_1535_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1472_1535_3_5_n_0,
      DOB => RAM_reg_1472_1535_3_5_n_1,
      DOC => RAM_reg_1472_1535_3_5_n_2,
      DOD => NLW_RAM_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_1472_1535_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1472_1535_6_8_n_0,
      DOB => RAM_reg_1472_1535_6_8_n_1,
      DOC => RAM_reg_1472_1535_6_8_n_2,
      DOD => NLW_RAM_reg_1472_1535_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_1472_1535_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1472_1535_9_11_n_0,
      DOB => RAM_reg_1472_1535_9_11_n_1,
      DOC => RAM_reg_1472_1535_9_11_n_2,
      DOD => NLW_RAM_reg_1472_1535_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1536_1599_0_2_n_0,
      DOB => RAM_reg_1536_1599_0_2_n_1,
      DOC => RAM_reg_1536_1599_0_2_n_2,
      DOD => NLW_RAM_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_9\
    );
RAM_reg_1536_1599_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1536_1599_12_14_n_0,
      DOB => RAM_reg_1536_1599_12_14_n_1,
      DOC => RAM_reg_1536_1599_12_14_n_2,
      DOD => NLW_RAM_reg_1536_1599_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_9\
    );
RAM_reg_1536_1599_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1536_1599_15_17_n_0,
      DOB => RAM_reg_1536_1599_15_17_n_1,
      DOC => RAM_reg_1536_1599_15_17_n_2,
      DOD => NLW_RAM_reg_1536_1599_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_9\
    );
RAM_reg_1536_1599_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1536_1599_18_20_n_0,
      DOB => RAM_reg_1536_1599_18_20_n_1,
      DOC => RAM_reg_1536_1599_18_20_n_2,
      DOD => NLW_RAM_reg_1536_1599_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_9\
    );
RAM_reg_1536_1599_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1536_1599_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1536_1599_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_9\
    );
RAM_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1536_1599_3_5_n_0,
      DOB => RAM_reg_1536_1599_3_5_n_1,
      DOC => RAM_reg_1536_1599_3_5_n_2,
      DOD => NLW_RAM_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_9\
    );
RAM_reg_1536_1599_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1536_1599_6_8_n_0,
      DOB => RAM_reg_1536_1599_6_8_n_1,
      DOC => RAM_reg_1536_1599_6_8_n_2,
      DOD => NLW_RAM_reg_1536_1599_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_9\
    );
RAM_reg_1536_1599_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1536_1599_9_11_n_0,
      DOB => RAM_reg_1536_1599_9_11_n_1,
      DOC => RAM_reg_1536_1599_9_11_n_2,
      DOD => NLW_RAM_reg_1536_1599_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_9\
    );
RAM_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1600_1663_0_2_n_0,
      DOB => RAM_reg_1600_1663_0_2_n_1,
      DOC => RAM_reg_1600_1663_0_2_n_2,
      DOD => NLW_RAM_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_1600_1663_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1600_1663_12_14_n_0,
      DOB => RAM_reg_1600_1663_12_14_n_1,
      DOC => RAM_reg_1600_1663_12_14_n_2,
      DOD => NLW_RAM_reg_1600_1663_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_1600_1663_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1600_1663_15_17_n_0,
      DOB => RAM_reg_1600_1663_15_17_n_1,
      DOC => RAM_reg_1600_1663_15_17_n_2,
      DOD => NLW_RAM_reg_1600_1663_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_1600_1663_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1600_1663_18_20_n_0,
      DOB => RAM_reg_1600_1663_18_20_n_1,
      DOC => RAM_reg_1600_1663_18_20_n_2,
      DOD => NLW_RAM_reg_1600_1663_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_1600_1663_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1600_1663_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1600_1663_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1600_1663_3_5_n_0,
      DOB => RAM_reg_1600_1663_3_5_n_1,
      DOC => RAM_reg_1600_1663_3_5_n_2,
      DOD => NLW_RAM_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_1600_1663_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1600_1663_6_8_n_0,
      DOB => RAM_reg_1600_1663_6_8_n_1,
      DOC => RAM_reg_1600_1663_6_8_n_2,
      DOD => NLW_RAM_reg_1600_1663_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_1600_1663_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1600_1663_9_11_n_0,
      DOB => RAM_reg_1600_1663_9_11_n_1,
      DOC => RAM_reg_1600_1663_9_11_n_2,
      DOD => NLW_RAM_reg_1600_1663_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1664_1727_0_2_n_0,
      DOB => RAM_reg_1664_1727_0_2_n_1,
      DOC => RAM_reg_1664_1727_0_2_n_2,
      DOD => NLW_RAM_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_1664_1727_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1664_1727_12_14_n_0,
      DOB => RAM_reg_1664_1727_12_14_n_1,
      DOC => RAM_reg_1664_1727_12_14_n_2,
      DOD => NLW_RAM_reg_1664_1727_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_1664_1727_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1664_1727_15_17_n_0,
      DOB => RAM_reg_1664_1727_15_17_n_1,
      DOC => RAM_reg_1664_1727_15_17_n_2,
      DOD => NLW_RAM_reg_1664_1727_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_1664_1727_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1664_1727_18_20_n_0,
      DOB => RAM_reg_1664_1727_18_20_n_1,
      DOC => RAM_reg_1664_1727_18_20_n_2,
      DOD => NLW_RAM_reg_1664_1727_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_1664_1727_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1664_1727_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1664_1727_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1664_1727_3_5_n_0,
      DOB => RAM_reg_1664_1727_3_5_n_1,
      DOC => RAM_reg_1664_1727_3_5_n_2,
      DOD => NLW_RAM_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_1664_1727_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1664_1727_6_8_n_0,
      DOB => RAM_reg_1664_1727_6_8_n_1,
      DOC => RAM_reg_1664_1727_6_8_n_2,
      DOD => NLW_RAM_reg_1664_1727_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_1664_1727_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1664_1727_9_11_n_0,
      DOB => RAM_reg_1664_1727_9_11_n_1,
      DOC => RAM_reg_1664_1727_9_11_n_2,
      DOD => NLW_RAM_reg_1664_1727_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1728_1791_0_2_n_0,
      DOB => RAM_reg_1728_1791_0_2_n_1,
      DOC => RAM_reg_1728_1791_0_2_n_2,
      DOD => NLW_RAM_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_2\
    );
RAM_reg_1728_1791_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1728_1791_12_14_n_0,
      DOB => RAM_reg_1728_1791_12_14_n_1,
      DOC => RAM_reg_1728_1791_12_14_n_2,
      DOD => NLW_RAM_reg_1728_1791_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_2\
    );
RAM_reg_1728_1791_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1728_1791_15_17_n_0,
      DOB => RAM_reg_1728_1791_15_17_n_1,
      DOC => RAM_reg_1728_1791_15_17_n_2,
      DOD => NLW_RAM_reg_1728_1791_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_2\
    );
RAM_reg_1728_1791_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1728_1791_18_20_n_0,
      DOB => RAM_reg_1728_1791_18_20_n_1,
      DOC => RAM_reg_1728_1791_18_20_n_2,
      DOD => NLW_RAM_reg_1728_1791_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_2\
    );
RAM_reg_1728_1791_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1728_1791_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1728_1791_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_2\
    );
RAM_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1728_1791_3_5_n_0,
      DOB => RAM_reg_1728_1791_3_5_n_1,
      DOC => RAM_reg_1728_1791_3_5_n_2,
      DOD => NLW_RAM_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_2\
    );
RAM_reg_1728_1791_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1728_1791_6_8_n_0,
      DOB => RAM_reg_1728_1791_6_8_n_1,
      DOC => RAM_reg_1728_1791_6_8_n_2,
      DOD => NLW_RAM_reg_1728_1791_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_2\
    );
RAM_reg_1728_1791_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1728_1791_9_11_n_0,
      DOB => RAM_reg_1728_1791_9_11_n_1,
      DOC => RAM_reg_1728_1791_9_11_n_2,
      DOD => NLW_RAM_reg_1728_1791_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_2\
    );
RAM_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1792_1855_0_2_n_0,
      DOB => RAM_reg_1792_1855_0_2_n_1,
      DOC => RAM_reg_1792_1855_0_2_n_2,
      DOD => NLW_RAM_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_1\
    );
RAM_reg_1792_1855_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1792_1855_12_14_n_0,
      DOB => RAM_reg_1792_1855_12_14_n_1,
      DOC => RAM_reg_1792_1855_12_14_n_2,
      DOD => NLW_RAM_reg_1792_1855_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_1\
    );
RAM_reg_1792_1855_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1792_1855_15_17_n_0,
      DOB => RAM_reg_1792_1855_15_17_n_1,
      DOC => RAM_reg_1792_1855_15_17_n_2,
      DOD => NLW_RAM_reg_1792_1855_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_1\
    );
RAM_reg_1792_1855_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1792_1855_18_20_n_0,
      DOB => RAM_reg_1792_1855_18_20_n_1,
      DOC => RAM_reg_1792_1855_18_20_n_2,
      DOD => NLW_RAM_reg_1792_1855_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_1\
    );
RAM_reg_1792_1855_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1792_1855_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1792_1855_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_1\
    );
RAM_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1792_1855_3_5_n_0,
      DOB => RAM_reg_1792_1855_3_5_n_1,
      DOC => RAM_reg_1792_1855_3_5_n_2,
      DOD => NLW_RAM_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_1\
    );
RAM_reg_1792_1855_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1792_1855_6_8_n_0,
      DOB => RAM_reg_1792_1855_6_8_n_1,
      DOC => RAM_reg_1792_1855_6_8_n_2,
      DOD => NLW_RAM_reg_1792_1855_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_1\
    );
RAM_reg_1792_1855_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1792_1855_9_11_n_0,
      DOB => RAM_reg_1792_1855_9_11_n_1,
      DOC => RAM_reg_1792_1855_9_11_n_2,
      DOD => NLW_RAM_reg_1792_1855_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_1\
    );
RAM_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1856_1919_0_2_n_0,
      DOB => RAM_reg_1856_1919_0_2_n_1,
      DOC => RAM_reg_1856_1919_0_2_n_2,
      DOD => NLW_RAM_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_3\
    );
RAM_reg_1856_1919_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1856_1919_12_14_n_0,
      DOB => RAM_reg_1856_1919_12_14_n_1,
      DOC => RAM_reg_1856_1919_12_14_n_2,
      DOD => NLW_RAM_reg_1856_1919_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_3\
    );
RAM_reg_1856_1919_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1856_1919_15_17_n_0,
      DOB => RAM_reg_1856_1919_15_17_n_1,
      DOC => RAM_reg_1856_1919_15_17_n_2,
      DOD => NLW_RAM_reg_1856_1919_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_3\
    );
RAM_reg_1856_1919_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1856_1919_18_20_n_0,
      DOB => RAM_reg_1856_1919_18_20_n_1,
      DOC => RAM_reg_1856_1919_18_20_n_2,
      DOD => NLW_RAM_reg_1856_1919_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_3\
    );
RAM_reg_1856_1919_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1856_1919_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1856_1919_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_3\
    );
RAM_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1856_1919_3_5_n_0,
      DOB => RAM_reg_1856_1919_3_5_n_1,
      DOC => RAM_reg_1856_1919_3_5_n_2,
      DOD => NLW_RAM_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_3\
    );
RAM_reg_1856_1919_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1856_1919_6_8_n_0,
      DOB => RAM_reg_1856_1919_6_8_n_1,
      DOC => RAM_reg_1856_1919_6_8_n_2,
      DOD => NLW_RAM_reg_1856_1919_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_3\
    );
RAM_reg_1856_1919_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1856_1919_9_11_n_0,
      DOB => RAM_reg_1856_1919_9_11_n_1,
      DOC => RAM_reg_1856_1919_9_11_n_2,
      DOD => NLW_RAM_reg_1856_1919_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_3\
    );
RAM_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1920_1983_0_2_n_0,
      DOB => RAM_reg_1920_1983_0_2_n_1,
      DOC => RAM_reg_1920_1983_0_2_n_2,
      DOD => NLW_RAM_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_4\
    );
RAM_reg_1920_1983_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1920_1983_12_14_n_0,
      DOB => RAM_reg_1920_1983_12_14_n_1,
      DOC => RAM_reg_1920_1983_12_14_n_2,
      DOD => NLW_RAM_reg_1920_1983_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_4\
    );
RAM_reg_1920_1983_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1920_1983_15_17_n_0,
      DOB => RAM_reg_1920_1983_15_17_n_1,
      DOC => RAM_reg_1920_1983_15_17_n_2,
      DOD => NLW_RAM_reg_1920_1983_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_4\
    );
RAM_reg_1920_1983_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1920_1983_18_20_n_0,
      DOB => RAM_reg_1920_1983_18_20_n_1,
      DOC => RAM_reg_1920_1983_18_20_n_2,
      DOD => NLW_RAM_reg_1920_1983_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_4\
    );
RAM_reg_1920_1983_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1920_1983_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1920_1983_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_4\
    );
RAM_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1920_1983_3_5_n_0,
      DOB => RAM_reg_1920_1983_3_5_n_1,
      DOC => RAM_reg_1920_1983_3_5_n_2,
      DOD => NLW_RAM_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_4\
    );
RAM_reg_1920_1983_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1920_1983_6_8_n_0,
      DOB => RAM_reg_1920_1983_6_8_n_1,
      DOC => RAM_reg_1920_1983_6_8_n_2,
      DOD => NLW_RAM_reg_1920_1983_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_4\
    );
RAM_reg_1920_1983_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1920_1983_9_11_n_0,
      DOB => RAM_reg_1920_1983_9_11_n_1,
      DOC => RAM_reg_1920_1983_9_11_n_2,
      DOD => NLW_RAM_reg_1920_1983_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_4\
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_192_255_0_2_n_0,
      DOB => RAM_reg_192_255_0_2_n_1,
      DOC => RAM_reg_192_255_0_2_n_2,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]\
    );
RAM_reg_192_255_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_192_255_12_14_n_0,
      DOB => RAM_reg_192_255_12_14_n_1,
      DOC => RAM_reg_192_255_12_14_n_2,
      DOD => NLW_RAM_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]\
    );
RAM_reg_192_255_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_192_255_15_17_n_0,
      DOB => RAM_reg_192_255_15_17_n_1,
      DOC => RAM_reg_192_255_15_17_n_2,
      DOD => NLW_RAM_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]\
    );
RAM_reg_192_255_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_192_255_18_20_n_0,
      DOB => RAM_reg_192_255_18_20_n_1,
      DOC => RAM_reg_192_255_18_20_n_2,
      DOD => NLW_RAM_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]\
    );
RAM_reg_192_255_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_192_255_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_192_255_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]\
    );
RAM_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_192_255_3_5_n_0,
      DOB => RAM_reg_192_255_3_5_n_1,
      DOC => RAM_reg_192_255_3_5_n_2,
      DOD => NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]\
    );
RAM_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_192_255_6_8_n_0,
      DOB => RAM_reg_192_255_6_8_n_1,
      DOC => RAM_reg_192_255_6_8_n_2,
      DOD => NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]\
    );
RAM_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_192_255_9_11_n_0,
      DOB => RAM_reg_192_255_9_11_n_1,
      DOC => RAM_reg_192_255_9_11_n_2,
      DOD => NLW_RAM_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]\
    );
RAM_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_1984_2047_0_2_n_0,
      DOB => RAM_reg_1984_2047_0_2_n_1,
      DOC => RAM_reg_1984_2047_0_2_n_2,
      DOD => NLW_RAM_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg\
    );
RAM_reg_1984_2047_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_1984_2047_12_14_n_0,
      DOB => RAM_reg_1984_2047_12_14_n_1,
      DOC => RAM_reg_1984_2047_12_14_n_2,
      DOD => NLW_RAM_reg_1984_2047_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg\
    );
RAM_reg_1984_2047_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_1984_2047_15_17_n_0,
      DOB => RAM_reg_1984_2047_15_17_n_1,
      DOC => RAM_reg_1984_2047_15_17_n_2,
      DOD => NLW_RAM_reg_1984_2047_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg\
    );
RAM_reg_1984_2047_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_1984_2047_18_20_n_0,
      DOB => RAM_reg_1984_2047_18_20_n_1,
      DOC => RAM_reg_1984_2047_18_20_n_2,
      DOD => NLW_RAM_reg_1984_2047_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg\
    );
RAM_reg_1984_2047_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_1984_2047_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_1984_2047_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg\
    );
RAM_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_1984_2047_3_5_n_0,
      DOB => RAM_reg_1984_2047_3_5_n_1,
      DOC => RAM_reg_1984_2047_3_5_n_2,
      DOD => NLW_RAM_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg\
    );
RAM_reg_1984_2047_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_1984_2047_6_8_n_0,
      DOB => RAM_reg_1984_2047_6_8_n_1,
      DOC => RAM_reg_1984_2047_6_8_n_2,
      DOD => NLW_RAM_reg_1984_2047_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg\
    );
RAM_reg_1984_2047_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_1984_2047_9_11_n_0,
      DOB => RAM_reg_1984_2047_9_11_n_1,
      DOC => RAM_reg_1984_2047_9_11_n_2,
      DOD => NLW_RAM_reg_1984_2047_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \grxd.rx_len_wr_en_reg\
    );
RAM_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2048_2111_0_2_n_0,
      DOB => RAM_reg_2048_2111_0_2_n_1,
      DOC => RAM_reg_2048_2111_0_2_n_2,
      DOD => NLW_RAM_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_10\
    );
RAM_reg_2048_2111_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2048_2111_12_14_n_0,
      DOB => RAM_reg_2048_2111_12_14_n_1,
      DOC => RAM_reg_2048_2111_12_14_n_2,
      DOD => NLW_RAM_reg_2048_2111_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_10\
    );
RAM_reg_2048_2111_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2048_2111_15_17_n_0,
      DOB => RAM_reg_2048_2111_15_17_n_1,
      DOC => RAM_reg_2048_2111_15_17_n_2,
      DOD => NLW_RAM_reg_2048_2111_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_10\
    );
RAM_reg_2048_2111_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2048_2111_18_20_n_0,
      DOB => RAM_reg_2048_2111_18_20_n_1,
      DOC => RAM_reg_2048_2111_18_20_n_2,
      DOD => NLW_RAM_reg_2048_2111_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_10\
    );
RAM_reg_2048_2111_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2048_2111_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2048_2111_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_10\
    );
RAM_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2048_2111_3_5_n_0,
      DOB => RAM_reg_2048_2111_3_5_n_1,
      DOC => RAM_reg_2048_2111_3_5_n_2,
      DOD => NLW_RAM_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_10\
    );
RAM_reg_2048_2111_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2048_2111_6_8_n_0,
      DOB => RAM_reg_2048_2111_6_8_n_1,
      DOC => RAM_reg_2048_2111_6_8_n_2,
      DOD => NLW_RAM_reg_2048_2111_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_10\
    );
RAM_reg_2048_2111_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2048_2111_9_11_n_0,
      DOB => RAM_reg_2048_2111_9_11_n_1,
      DOC => RAM_reg_2048_2111_9_11_n_2,
      DOD => NLW_RAM_reg_2048_2111_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_10\
    );
RAM_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2112_2175_0_2_n_0,
      DOB => RAM_reg_2112_2175_0_2_n_1,
      DOC => RAM_reg_2112_2175_0_2_n_2,
      DOD => NLW_RAM_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_11\
    );
RAM_reg_2112_2175_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2112_2175_12_14_n_0,
      DOB => RAM_reg_2112_2175_12_14_n_1,
      DOC => RAM_reg_2112_2175_12_14_n_2,
      DOD => NLW_RAM_reg_2112_2175_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_11\
    );
RAM_reg_2112_2175_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2112_2175_15_17_n_0,
      DOB => RAM_reg_2112_2175_15_17_n_1,
      DOC => RAM_reg_2112_2175_15_17_n_2,
      DOD => NLW_RAM_reg_2112_2175_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_11\
    );
RAM_reg_2112_2175_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2112_2175_18_20_n_0,
      DOB => RAM_reg_2112_2175_18_20_n_1,
      DOC => RAM_reg_2112_2175_18_20_n_2,
      DOD => NLW_RAM_reg_2112_2175_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_11\
    );
RAM_reg_2112_2175_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2112_2175_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2112_2175_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_11\
    );
RAM_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2112_2175_3_5_n_0,
      DOB => RAM_reg_2112_2175_3_5_n_1,
      DOC => RAM_reg_2112_2175_3_5_n_2,
      DOD => NLW_RAM_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_11\
    );
RAM_reg_2112_2175_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2112_2175_6_8_n_0,
      DOB => RAM_reg_2112_2175_6_8_n_1,
      DOC => RAM_reg_2112_2175_6_8_n_2,
      DOD => NLW_RAM_reg_2112_2175_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_11\
    );
RAM_reg_2112_2175_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2112_2175_9_11_n_0,
      DOB => RAM_reg_2112_2175_9_11_n_1,
      DOC => RAM_reg_2112_2175_9_11_n_2,
      DOD => NLW_RAM_reg_2112_2175_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_11\
    );
RAM_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2176_2239_0_2_n_0,
      DOB => RAM_reg_2176_2239_0_2_n_1,
      DOC => RAM_reg_2176_2239_0_2_n_2,
      DOD => NLW_RAM_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_12\
    );
RAM_reg_2176_2239_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2176_2239_12_14_n_0,
      DOB => RAM_reg_2176_2239_12_14_n_1,
      DOC => RAM_reg_2176_2239_12_14_n_2,
      DOD => NLW_RAM_reg_2176_2239_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_12\
    );
RAM_reg_2176_2239_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2176_2239_15_17_n_0,
      DOB => RAM_reg_2176_2239_15_17_n_1,
      DOC => RAM_reg_2176_2239_15_17_n_2,
      DOD => NLW_RAM_reg_2176_2239_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_12\
    );
RAM_reg_2176_2239_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2176_2239_18_20_n_0,
      DOB => RAM_reg_2176_2239_18_20_n_1,
      DOC => RAM_reg_2176_2239_18_20_n_2,
      DOD => NLW_RAM_reg_2176_2239_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_12\
    );
RAM_reg_2176_2239_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2176_2239_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2176_2239_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_12\
    );
RAM_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2176_2239_3_5_n_0,
      DOB => RAM_reg_2176_2239_3_5_n_1,
      DOC => RAM_reg_2176_2239_3_5_n_2,
      DOD => NLW_RAM_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_12\
    );
RAM_reg_2176_2239_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2176_2239_6_8_n_0,
      DOB => RAM_reg_2176_2239_6_8_n_1,
      DOC => RAM_reg_2176_2239_6_8_n_2,
      DOD => NLW_RAM_reg_2176_2239_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_12\
    );
RAM_reg_2176_2239_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2176_2239_9_11_n_0,
      DOB => RAM_reg_2176_2239_9_11_n_1,
      DOC => RAM_reg_2176_2239_9_11_n_2,
      DOD => NLW_RAM_reg_2176_2239_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_12\
    );
RAM_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2240_2303_0_2_n_0,
      DOB => RAM_reg_2240_2303_0_2_n_1,
      DOC => RAM_reg_2240_2303_0_2_n_2,
      DOD => NLW_RAM_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_3\
    );
RAM_reg_2240_2303_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2240_2303_12_14_n_0,
      DOB => RAM_reg_2240_2303_12_14_n_1,
      DOC => RAM_reg_2240_2303_12_14_n_2,
      DOD => NLW_RAM_reg_2240_2303_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_3\
    );
RAM_reg_2240_2303_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2240_2303_15_17_n_0,
      DOB => RAM_reg_2240_2303_15_17_n_1,
      DOC => RAM_reg_2240_2303_15_17_n_2,
      DOD => NLW_RAM_reg_2240_2303_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_3\
    );
RAM_reg_2240_2303_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2240_2303_18_20_n_0,
      DOB => RAM_reg_2240_2303_18_20_n_1,
      DOC => RAM_reg_2240_2303_18_20_n_2,
      DOD => NLW_RAM_reg_2240_2303_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_3\
    );
RAM_reg_2240_2303_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2240_2303_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2240_2303_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_3\
    );
RAM_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2240_2303_3_5_n_0,
      DOB => RAM_reg_2240_2303_3_5_n_1,
      DOC => RAM_reg_2240_2303_3_5_n_2,
      DOD => NLW_RAM_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_3\
    );
RAM_reg_2240_2303_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2240_2303_6_8_n_0,
      DOB => RAM_reg_2240_2303_6_8_n_1,
      DOC => RAM_reg_2240_2303_6_8_n_2,
      DOD => NLW_RAM_reg_2240_2303_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_3\
    );
RAM_reg_2240_2303_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2240_2303_9_11_n_0,
      DOB => RAM_reg_2240_2303_9_11_n_1,
      DOC => RAM_reg_2240_2303_9_11_n_2,
      DOD => NLW_RAM_reg_2240_2303_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_3\
    );
RAM_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2304_2367_0_2_n_0,
      DOB => RAM_reg_2304_2367_0_2_n_1,
      DOC => RAM_reg_2304_2367_0_2_n_2,
      DOD => NLW_RAM_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_13\
    );
RAM_reg_2304_2367_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2304_2367_12_14_n_0,
      DOB => RAM_reg_2304_2367_12_14_n_1,
      DOC => RAM_reg_2304_2367_12_14_n_2,
      DOD => NLW_RAM_reg_2304_2367_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_13\
    );
RAM_reg_2304_2367_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2304_2367_15_17_n_0,
      DOB => RAM_reg_2304_2367_15_17_n_1,
      DOC => RAM_reg_2304_2367_15_17_n_2,
      DOD => NLW_RAM_reg_2304_2367_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_13\
    );
RAM_reg_2304_2367_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2304_2367_18_20_n_0,
      DOB => RAM_reg_2304_2367_18_20_n_1,
      DOC => RAM_reg_2304_2367_18_20_n_2,
      DOD => NLW_RAM_reg_2304_2367_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_13\
    );
RAM_reg_2304_2367_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2304_2367_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2304_2367_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_13\
    );
RAM_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2304_2367_3_5_n_0,
      DOB => RAM_reg_2304_2367_3_5_n_1,
      DOC => RAM_reg_2304_2367_3_5_n_2,
      DOD => NLW_RAM_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_13\
    );
RAM_reg_2304_2367_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2304_2367_6_8_n_0,
      DOB => RAM_reg_2304_2367_6_8_n_1,
      DOC => RAM_reg_2304_2367_6_8_n_2,
      DOD => NLW_RAM_reg_2304_2367_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_13\
    );
RAM_reg_2304_2367_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2304_2367_9_11_n_0,
      DOB => RAM_reg_2304_2367_9_11_n_1,
      DOC => RAM_reg_2304_2367_9_11_n_2,
      DOD => NLW_RAM_reg_2304_2367_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_13\
    );
RAM_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2368_2431_0_2_n_0,
      DOB => RAM_reg_2368_2431_0_2_n_1,
      DOC => RAM_reg_2368_2431_0_2_n_2,
      DOD => NLW_RAM_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_4\
    );
RAM_reg_2368_2431_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2368_2431_12_14_n_0,
      DOB => RAM_reg_2368_2431_12_14_n_1,
      DOC => RAM_reg_2368_2431_12_14_n_2,
      DOD => NLW_RAM_reg_2368_2431_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_4\
    );
RAM_reg_2368_2431_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2368_2431_15_17_n_0,
      DOB => RAM_reg_2368_2431_15_17_n_1,
      DOC => RAM_reg_2368_2431_15_17_n_2,
      DOD => NLW_RAM_reg_2368_2431_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_4\
    );
RAM_reg_2368_2431_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2368_2431_18_20_n_0,
      DOB => RAM_reg_2368_2431_18_20_n_1,
      DOC => RAM_reg_2368_2431_18_20_n_2,
      DOD => NLW_RAM_reg_2368_2431_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_4\
    );
RAM_reg_2368_2431_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2368_2431_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2368_2431_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_4\
    );
RAM_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2368_2431_3_5_n_0,
      DOB => RAM_reg_2368_2431_3_5_n_1,
      DOC => RAM_reg_2368_2431_3_5_n_2,
      DOD => NLW_RAM_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_4\
    );
RAM_reg_2368_2431_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2368_2431_6_8_n_0,
      DOB => RAM_reg_2368_2431_6_8_n_1,
      DOC => RAM_reg_2368_2431_6_8_n_2,
      DOD => NLW_RAM_reg_2368_2431_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_4\
    );
RAM_reg_2368_2431_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2368_2431_9_11_n_0,
      DOB => RAM_reg_2368_2431_9_11_n_1,
      DOC => RAM_reg_2368_2431_9_11_n_2,
      DOD => NLW_RAM_reg_2368_2431_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_4\
    );
RAM_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2432_2495_0_2_n_0,
      DOB => RAM_reg_2432_2495_0_2_n_1,
      DOC => RAM_reg_2432_2495_0_2_n_2,
      DOD => NLW_RAM_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_5\
    );
RAM_reg_2432_2495_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2432_2495_12_14_n_0,
      DOB => RAM_reg_2432_2495_12_14_n_1,
      DOC => RAM_reg_2432_2495_12_14_n_2,
      DOD => NLW_RAM_reg_2432_2495_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_5\
    );
RAM_reg_2432_2495_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2432_2495_15_17_n_0,
      DOB => RAM_reg_2432_2495_15_17_n_1,
      DOC => RAM_reg_2432_2495_15_17_n_2,
      DOD => NLW_RAM_reg_2432_2495_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_5\
    );
RAM_reg_2432_2495_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2432_2495_18_20_n_0,
      DOB => RAM_reg_2432_2495_18_20_n_1,
      DOC => RAM_reg_2432_2495_18_20_n_2,
      DOD => NLW_RAM_reg_2432_2495_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_5\
    );
RAM_reg_2432_2495_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2432_2495_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2432_2495_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_5\
    );
RAM_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2432_2495_3_5_n_0,
      DOB => RAM_reg_2432_2495_3_5_n_1,
      DOC => RAM_reg_2432_2495_3_5_n_2,
      DOD => NLW_RAM_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_5\
    );
RAM_reg_2432_2495_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2432_2495_6_8_n_0,
      DOB => RAM_reg_2432_2495_6_8_n_1,
      DOC => RAM_reg_2432_2495_6_8_n_2,
      DOD => NLW_RAM_reg_2432_2495_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_5\
    );
RAM_reg_2432_2495_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2432_2495_9_11_n_0,
      DOB => RAM_reg_2432_2495_9_11_n_1,
      DOC => RAM_reg_2432_2495_9_11_n_2,
      DOD => NLW_RAM_reg_2432_2495_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_5\
    );
RAM_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2496_2559_0_2_n_0,
      DOB => RAM_reg_2496_2559_0_2_n_1,
      DOC => RAM_reg_2496_2559_0_2_n_2,
      DOD => NLW_RAM_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_6\
    );
RAM_reg_2496_2559_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2496_2559_12_14_n_0,
      DOB => RAM_reg_2496_2559_12_14_n_1,
      DOC => RAM_reg_2496_2559_12_14_n_2,
      DOD => NLW_RAM_reg_2496_2559_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_6\
    );
RAM_reg_2496_2559_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2496_2559_15_17_n_0,
      DOB => RAM_reg_2496_2559_15_17_n_1,
      DOC => RAM_reg_2496_2559_15_17_n_2,
      DOD => NLW_RAM_reg_2496_2559_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_6\
    );
RAM_reg_2496_2559_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2496_2559_18_20_n_0,
      DOB => RAM_reg_2496_2559_18_20_n_1,
      DOC => RAM_reg_2496_2559_18_20_n_2,
      DOD => NLW_RAM_reg_2496_2559_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_6\
    );
RAM_reg_2496_2559_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2496_2559_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2496_2559_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_6\
    );
RAM_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2496_2559_3_5_n_0,
      DOB => RAM_reg_2496_2559_3_5_n_1,
      DOC => RAM_reg_2496_2559_3_5_n_2,
      DOD => NLW_RAM_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_6\
    );
RAM_reg_2496_2559_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2496_2559_6_8_n_0,
      DOB => RAM_reg_2496_2559_6_8_n_1,
      DOC => RAM_reg_2496_2559_6_8_n_2,
      DOD => NLW_RAM_reg_2496_2559_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_6\
    );
RAM_reg_2496_2559_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2496_2559_9_11_n_0,
      DOB => RAM_reg_2496_2559_9_11_n_1,
      DOC => RAM_reg_2496_2559_9_11_n_2,
      DOD => NLW_RAM_reg_2496_2559_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_6\
    );
RAM_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2560_2623_0_2_n_0,
      DOB => RAM_reg_2560_2623_0_2_n_1,
      DOC => RAM_reg_2560_2623_0_2_n_2,
      DOD => NLW_RAM_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_14\
    );
RAM_reg_2560_2623_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2560_2623_12_14_n_0,
      DOB => RAM_reg_2560_2623_12_14_n_1,
      DOC => RAM_reg_2560_2623_12_14_n_2,
      DOD => NLW_RAM_reg_2560_2623_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_14\
    );
RAM_reg_2560_2623_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2560_2623_15_17_n_0,
      DOB => RAM_reg_2560_2623_15_17_n_1,
      DOC => RAM_reg_2560_2623_15_17_n_2,
      DOD => NLW_RAM_reg_2560_2623_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_14\
    );
RAM_reg_2560_2623_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2560_2623_18_20_n_0,
      DOB => RAM_reg_2560_2623_18_20_n_1,
      DOC => RAM_reg_2560_2623_18_20_n_2,
      DOD => NLW_RAM_reg_2560_2623_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_14\
    );
RAM_reg_2560_2623_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2560_2623_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2560_2623_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_14\
    );
RAM_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2560_2623_3_5_n_0,
      DOB => RAM_reg_2560_2623_3_5_n_1,
      DOC => RAM_reg_2560_2623_3_5_n_2,
      DOD => NLW_RAM_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_14\
    );
RAM_reg_2560_2623_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2560_2623_6_8_n_0,
      DOB => RAM_reg_2560_2623_6_8_n_1,
      DOC => RAM_reg_2560_2623_6_8_n_2,
      DOD => NLW_RAM_reg_2560_2623_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_14\
    );
RAM_reg_2560_2623_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2560_2623_9_11_n_0,
      DOB => RAM_reg_2560_2623_9_11_n_1,
      DOC => RAM_reg_2560_2623_9_11_n_2,
      DOD => NLW_RAM_reg_2560_2623_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_14\
    );
RAM_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_256_319_0_2_n_0,
      DOB => RAM_reg_256_319_0_2_n_1,
      DOC => RAM_reg_256_319_0_2_n_2,
      DOD => NLW_RAM_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_256_319_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_256_319_12_14_n_0,
      DOB => RAM_reg_256_319_12_14_n_1,
      DOC => RAM_reg_256_319_12_14_n_2,
      DOD => NLW_RAM_reg_256_319_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_256_319_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_256_319_15_17_n_0,
      DOB => RAM_reg_256_319_15_17_n_1,
      DOC => RAM_reg_256_319_15_17_n_2,
      DOD => NLW_RAM_reg_256_319_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_256_319_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_256_319_18_20_n_0,
      DOB => RAM_reg_256_319_18_20_n_1,
      DOC => RAM_reg_256_319_18_20_n_2,
      DOD => NLW_RAM_reg_256_319_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_256_319_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_256_319_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_256_319_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_256_319_3_5_n_0,
      DOB => RAM_reg_256_319_3_5_n_1,
      DOC => RAM_reg_256_319_3_5_n_2,
      DOD => NLW_RAM_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_256_319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_256_319_6_8_n_0,
      DOB => RAM_reg_256_319_6_8_n_1,
      DOC => RAM_reg_256_319_6_8_n_2,
      DOD => NLW_RAM_reg_256_319_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_256_319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_256_319_9_11_n_0,
      DOB => RAM_reg_256_319_9_11_n_1,
      DOC => RAM_reg_256_319_9_11_n_2,
      DOD => NLW_RAM_reg_256_319_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2624_2687_0_2_n_0,
      DOB => RAM_reg_2624_2687_0_2_n_1,
      DOC => RAM_reg_2624_2687_0_2_n_2,
      DOD => NLW_RAM_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_5\
    );
RAM_reg_2624_2687_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2624_2687_12_14_n_0,
      DOB => RAM_reg_2624_2687_12_14_n_1,
      DOC => RAM_reg_2624_2687_12_14_n_2,
      DOD => NLW_RAM_reg_2624_2687_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_5\
    );
RAM_reg_2624_2687_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2624_2687_15_17_n_0,
      DOB => RAM_reg_2624_2687_15_17_n_1,
      DOC => RAM_reg_2624_2687_15_17_n_2,
      DOD => NLW_RAM_reg_2624_2687_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_5\
    );
RAM_reg_2624_2687_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2624_2687_18_20_n_0,
      DOB => RAM_reg_2624_2687_18_20_n_1,
      DOC => RAM_reg_2624_2687_18_20_n_2,
      DOD => NLW_RAM_reg_2624_2687_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_5\
    );
RAM_reg_2624_2687_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2624_2687_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2624_2687_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_5\
    );
RAM_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2624_2687_3_5_n_0,
      DOB => RAM_reg_2624_2687_3_5_n_1,
      DOC => RAM_reg_2624_2687_3_5_n_2,
      DOD => NLW_RAM_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_5\
    );
RAM_reg_2624_2687_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2624_2687_6_8_n_0,
      DOB => RAM_reg_2624_2687_6_8_n_1,
      DOC => RAM_reg_2624_2687_6_8_n_2,
      DOD => NLW_RAM_reg_2624_2687_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_5\
    );
RAM_reg_2624_2687_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2624_2687_9_11_n_0,
      DOB => RAM_reg_2624_2687_9_11_n_1,
      DOC => RAM_reg_2624_2687_9_11_n_2,
      DOD => NLW_RAM_reg_2624_2687_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_5\
    );
RAM_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2688_2751_0_2_n_0,
      DOB => RAM_reg_2688_2751_0_2_n_1,
      DOC => RAM_reg_2688_2751_0_2_n_2,
      DOD => NLW_RAM_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_6\
    );
RAM_reg_2688_2751_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2688_2751_12_14_n_0,
      DOB => RAM_reg_2688_2751_12_14_n_1,
      DOC => RAM_reg_2688_2751_12_14_n_2,
      DOD => NLW_RAM_reg_2688_2751_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_6\
    );
RAM_reg_2688_2751_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2688_2751_15_17_n_0,
      DOB => RAM_reg_2688_2751_15_17_n_1,
      DOC => RAM_reg_2688_2751_15_17_n_2,
      DOD => NLW_RAM_reg_2688_2751_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_6\
    );
RAM_reg_2688_2751_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2688_2751_18_20_n_0,
      DOB => RAM_reg_2688_2751_18_20_n_1,
      DOC => RAM_reg_2688_2751_18_20_n_2,
      DOD => NLW_RAM_reg_2688_2751_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_6\
    );
RAM_reg_2688_2751_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2688_2751_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2688_2751_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_6\
    );
RAM_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2688_2751_3_5_n_0,
      DOB => RAM_reg_2688_2751_3_5_n_1,
      DOC => RAM_reg_2688_2751_3_5_n_2,
      DOD => NLW_RAM_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_6\
    );
RAM_reg_2688_2751_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2688_2751_6_8_n_0,
      DOB => RAM_reg_2688_2751_6_8_n_1,
      DOC => RAM_reg_2688_2751_6_8_n_2,
      DOD => NLW_RAM_reg_2688_2751_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_6\
    );
RAM_reg_2688_2751_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2688_2751_9_11_n_0,
      DOB => RAM_reg_2688_2751_9_11_n_1,
      DOC => RAM_reg_2688_2751_9_11_n_2,
      DOD => NLW_RAM_reg_2688_2751_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_6\
    );
RAM_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2752_2815_0_2_n_0,
      DOB => RAM_reg_2752_2815_0_2_n_1,
      DOC => RAM_reg_2752_2815_0_2_n_2,
      DOD => NLW_RAM_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_7\
    );
RAM_reg_2752_2815_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2752_2815_12_14_n_0,
      DOB => RAM_reg_2752_2815_12_14_n_1,
      DOC => RAM_reg_2752_2815_12_14_n_2,
      DOD => NLW_RAM_reg_2752_2815_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_7\
    );
RAM_reg_2752_2815_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2752_2815_15_17_n_0,
      DOB => RAM_reg_2752_2815_15_17_n_1,
      DOC => RAM_reg_2752_2815_15_17_n_2,
      DOD => NLW_RAM_reg_2752_2815_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_7\
    );
RAM_reg_2752_2815_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2752_2815_18_20_n_0,
      DOB => RAM_reg_2752_2815_18_20_n_1,
      DOC => RAM_reg_2752_2815_18_20_n_2,
      DOD => NLW_RAM_reg_2752_2815_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_7\
    );
RAM_reg_2752_2815_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2752_2815_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2752_2815_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_7\
    );
RAM_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2752_2815_3_5_n_0,
      DOB => RAM_reg_2752_2815_3_5_n_1,
      DOC => RAM_reg_2752_2815_3_5_n_2,
      DOD => NLW_RAM_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_7\
    );
RAM_reg_2752_2815_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2752_2815_6_8_n_0,
      DOB => RAM_reg_2752_2815_6_8_n_1,
      DOC => RAM_reg_2752_2815_6_8_n_2,
      DOD => NLW_RAM_reg_2752_2815_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_7\
    );
RAM_reg_2752_2815_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2752_2815_9_11_n_0,
      DOB => RAM_reg_2752_2815_9_11_n_1,
      DOC => RAM_reg_2752_2815_9_11_n_2,
      DOD => NLW_RAM_reg_2752_2815_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_7\
    );
RAM_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2816_2879_0_2_n_0,
      DOB => RAM_reg_2816_2879_0_2_n_1,
      DOC => RAM_reg_2816_2879_0_2_n_2,
      DOD => NLW_RAM_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_2\
    );
RAM_reg_2816_2879_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2816_2879_12_14_n_0,
      DOB => RAM_reg_2816_2879_12_14_n_1,
      DOC => RAM_reg_2816_2879_12_14_n_2,
      DOD => NLW_RAM_reg_2816_2879_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_2\
    );
RAM_reg_2816_2879_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2816_2879_15_17_n_0,
      DOB => RAM_reg_2816_2879_15_17_n_1,
      DOC => RAM_reg_2816_2879_15_17_n_2,
      DOD => NLW_RAM_reg_2816_2879_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_2\
    );
RAM_reg_2816_2879_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2816_2879_18_20_n_0,
      DOB => RAM_reg_2816_2879_18_20_n_1,
      DOC => RAM_reg_2816_2879_18_20_n_2,
      DOD => NLW_RAM_reg_2816_2879_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_2\
    );
RAM_reg_2816_2879_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2816_2879_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2816_2879_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_2\
    );
RAM_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2816_2879_3_5_n_0,
      DOB => RAM_reg_2816_2879_3_5_n_1,
      DOC => RAM_reg_2816_2879_3_5_n_2,
      DOD => NLW_RAM_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_2\
    );
RAM_reg_2816_2879_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2816_2879_6_8_n_0,
      DOB => RAM_reg_2816_2879_6_8_n_1,
      DOC => RAM_reg_2816_2879_6_8_n_2,
      DOD => NLW_RAM_reg_2816_2879_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_2\
    );
RAM_reg_2816_2879_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2816_2879_9_11_n_0,
      DOB => RAM_reg_2816_2879_9_11_n_1,
      DOC => RAM_reg_2816_2879_9_11_n_2,
      DOD => NLW_RAM_reg_2816_2879_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_2\
    );
RAM_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2880_2943_0_2_n_0,
      DOB => RAM_reg_2880_2943_0_2_n_1,
      DOC => RAM_reg_2880_2943_0_2_n_2,
      DOD => NLW_RAM_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_8\
    );
RAM_reg_2880_2943_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2880_2943_12_14_n_0,
      DOB => RAM_reg_2880_2943_12_14_n_1,
      DOC => RAM_reg_2880_2943_12_14_n_2,
      DOD => NLW_RAM_reg_2880_2943_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_8\
    );
RAM_reg_2880_2943_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2880_2943_15_17_n_0,
      DOB => RAM_reg_2880_2943_15_17_n_1,
      DOC => RAM_reg_2880_2943_15_17_n_2,
      DOD => NLW_RAM_reg_2880_2943_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_8\
    );
RAM_reg_2880_2943_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2880_2943_18_20_n_0,
      DOB => RAM_reg_2880_2943_18_20_n_1,
      DOC => RAM_reg_2880_2943_18_20_n_2,
      DOD => NLW_RAM_reg_2880_2943_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_8\
    );
RAM_reg_2880_2943_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2880_2943_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2880_2943_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_8\
    );
RAM_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2880_2943_3_5_n_0,
      DOB => RAM_reg_2880_2943_3_5_n_1,
      DOC => RAM_reg_2880_2943_3_5_n_2,
      DOD => NLW_RAM_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_8\
    );
RAM_reg_2880_2943_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2880_2943_6_8_n_0,
      DOB => RAM_reg_2880_2943_6_8_n_1,
      DOC => RAM_reg_2880_2943_6_8_n_2,
      DOD => NLW_RAM_reg_2880_2943_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_8\
    );
RAM_reg_2880_2943_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2880_2943_9_11_n_0,
      DOB => RAM_reg_2880_2943_9_11_n_1,
      DOC => RAM_reg_2880_2943_9_11_n_2,
      DOD => NLW_RAM_reg_2880_2943_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_8\
    );
RAM_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_2944_3007_0_2_n_0,
      DOB => RAM_reg_2944_3007_0_2_n_1,
      DOC => RAM_reg_2944_3007_0_2_n_2,
      DOD => NLW_RAM_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_9\
    );
RAM_reg_2944_3007_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_2944_3007_12_14_n_0,
      DOB => RAM_reg_2944_3007_12_14_n_1,
      DOC => RAM_reg_2944_3007_12_14_n_2,
      DOD => NLW_RAM_reg_2944_3007_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_9\
    );
RAM_reg_2944_3007_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_2944_3007_15_17_n_0,
      DOB => RAM_reg_2944_3007_15_17_n_1,
      DOC => RAM_reg_2944_3007_15_17_n_2,
      DOD => NLW_RAM_reg_2944_3007_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_9\
    );
RAM_reg_2944_3007_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_2944_3007_18_20_n_0,
      DOB => RAM_reg_2944_3007_18_20_n_1,
      DOC => RAM_reg_2944_3007_18_20_n_2,
      DOD => NLW_RAM_reg_2944_3007_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_9\
    );
RAM_reg_2944_3007_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_2944_3007_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_2944_3007_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_9\
    );
RAM_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_2944_3007_3_5_n_0,
      DOB => RAM_reg_2944_3007_3_5_n_1,
      DOC => RAM_reg_2944_3007_3_5_n_2,
      DOD => NLW_RAM_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_9\
    );
RAM_reg_2944_3007_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_2944_3007_6_8_n_0,
      DOB => RAM_reg_2944_3007_6_8_n_1,
      DOC => RAM_reg_2944_3007_6_8_n_2,
      DOD => NLW_RAM_reg_2944_3007_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_9\
    );
RAM_reg_2944_3007_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_2944_3007_9_11_n_0,
      DOB => RAM_reg_2944_3007_9_11_n_1,
      DOC => RAM_reg_2944_3007_9_11_n_2,
      DOD => NLW_RAM_reg_2944_3007_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_9\
    );
RAM_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3008_3071_0_2_n_0,
      DOB => RAM_reg_3008_3071_0_2_n_1,
      DOC => RAM_reg_3008_3071_0_2_n_2,
      DOD => NLW_RAM_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_15\
    );
RAM_reg_3008_3071_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3008_3071_12_14_n_0,
      DOB => RAM_reg_3008_3071_12_14_n_1,
      DOC => RAM_reg_3008_3071_12_14_n_2,
      DOD => NLW_RAM_reg_3008_3071_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_15\
    );
RAM_reg_3008_3071_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3008_3071_15_17_n_0,
      DOB => RAM_reg_3008_3071_15_17_n_1,
      DOC => RAM_reg_3008_3071_15_17_n_2,
      DOD => NLW_RAM_reg_3008_3071_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_15\
    );
RAM_reg_3008_3071_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3008_3071_18_20_n_0,
      DOB => RAM_reg_3008_3071_18_20_n_1,
      DOC => RAM_reg_3008_3071_18_20_n_2,
      DOD => NLW_RAM_reg_3008_3071_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_15\
    );
RAM_reg_3008_3071_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3008_3071_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3008_3071_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_15\
    );
RAM_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3008_3071_3_5_n_0,
      DOB => RAM_reg_3008_3071_3_5_n_1,
      DOC => RAM_reg_3008_3071_3_5_n_2,
      DOD => NLW_RAM_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_15\
    );
RAM_reg_3008_3071_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3008_3071_6_8_n_0,
      DOB => RAM_reg_3008_3071_6_8_n_1,
      DOC => RAM_reg_3008_3071_6_8_n_2,
      DOD => NLW_RAM_reg_3008_3071_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_15\
    );
RAM_reg_3008_3071_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3008_3071_9_11_n_0,
      DOB => RAM_reg_3008_3071_9_11_n_1,
      DOC => RAM_reg_3008_3071_9_11_n_2,
      DOD => NLW_RAM_reg_3008_3071_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_15\
    );
RAM_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3072_3135_0_2_n_0,
      DOB => RAM_reg_3072_3135_0_2_n_1,
      DOC => RAM_reg_3072_3135_0_2_n_2,
      DOD => NLW_RAM_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_16\
    );
RAM_reg_3072_3135_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3072_3135_12_14_n_0,
      DOB => RAM_reg_3072_3135_12_14_n_1,
      DOC => RAM_reg_3072_3135_12_14_n_2,
      DOD => NLW_RAM_reg_3072_3135_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_16\
    );
RAM_reg_3072_3135_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3072_3135_15_17_n_0,
      DOB => RAM_reg_3072_3135_15_17_n_1,
      DOC => RAM_reg_3072_3135_15_17_n_2,
      DOD => NLW_RAM_reg_3072_3135_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_16\
    );
RAM_reg_3072_3135_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3072_3135_18_20_n_0,
      DOB => RAM_reg_3072_3135_18_20_n_1,
      DOC => RAM_reg_3072_3135_18_20_n_2,
      DOD => NLW_RAM_reg_3072_3135_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_16\
    );
RAM_reg_3072_3135_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3072_3135_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3072_3135_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_16\
    );
RAM_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3072_3135_3_5_n_0,
      DOB => RAM_reg_3072_3135_3_5_n_1,
      DOC => RAM_reg_3072_3135_3_5_n_2,
      DOD => NLW_RAM_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_16\
    );
RAM_reg_3072_3135_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3072_3135_6_8_n_0,
      DOB => RAM_reg_3072_3135_6_8_n_1,
      DOC => RAM_reg_3072_3135_6_8_n_2,
      DOD => NLW_RAM_reg_3072_3135_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_16\
    );
RAM_reg_3072_3135_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3072_3135_9_11_n_0,
      DOB => RAM_reg_3072_3135_9_11_n_1,
      DOC => RAM_reg_3072_3135_9_11_n_2,
      DOD => NLW_RAM_reg_3072_3135_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_16\
    );
RAM_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3136_3199_0_2_n_0,
      DOB => RAM_reg_3136_3199_0_2_n_1,
      DOC => RAM_reg_3136_3199_0_2_n_2,
      DOD => NLW_RAM_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_17\
    );
RAM_reg_3136_3199_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3136_3199_12_14_n_0,
      DOB => RAM_reg_3136_3199_12_14_n_1,
      DOC => RAM_reg_3136_3199_12_14_n_2,
      DOD => NLW_RAM_reg_3136_3199_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_17\
    );
RAM_reg_3136_3199_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3136_3199_15_17_n_0,
      DOB => RAM_reg_3136_3199_15_17_n_1,
      DOC => RAM_reg_3136_3199_15_17_n_2,
      DOD => NLW_RAM_reg_3136_3199_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_17\
    );
RAM_reg_3136_3199_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3136_3199_18_20_n_0,
      DOB => RAM_reg_3136_3199_18_20_n_1,
      DOC => RAM_reg_3136_3199_18_20_n_2,
      DOD => NLW_RAM_reg_3136_3199_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_17\
    );
RAM_reg_3136_3199_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3136_3199_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3136_3199_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_17\
    );
RAM_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3136_3199_3_5_n_0,
      DOB => RAM_reg_3136_3199_3_5_n_1,
      DOC => RAM_reg_3136_3199_3_5_n_2,
      DOD => NLW_RAM_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_17\
    );
RAM_reg_3136_3199_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3136_3199_6_8_n_0,
      DOB => RAM_reg_3136_3199_6_8_n_1,
      DOC => RAM_reg_3136_3199_6_8_n_2,
      DOD => NLW_RAM_reg_3136_3199_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_17\
    );
RAM_reg_3136_3199_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3136_3199_9_11_n_0,
      DOB => RAM_reg_3136_3199_9_11_n_1,
      DOC => RAM_reg_3136_3199_9_11_n_2,
      DOD => NLW_RAM_reg_3136_3199_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_17\
    );
RAM_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3200_3263_0_2_n_0,
      DOB => RAM_reg_3200_3263_0_2_n_1,
      DOC => RAM_reg_3200_3263_0_2_n_2,
      DOD => NLW_RAM_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_18\
    );
RAM_reg_3200_3263_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3200_3263_12_14_n_0,
      DOB => RAM_reg_3200_3263_12_14_n_1,
      DOC => RAM_reg_3200_3263_12_14_n_2,
      DOD => NLW_RAM_reg_3200_3263_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_18\
    );
RAM_reg_3200_3263_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3200_3263_15_17_n_0,
      DOB => RAM_reg_3200_3263_15_17_n_1,
      DOC => RAM_reg_3200_3263_15_17_n_2,
      DOD => NLW_RAM_reg_3200_3263_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_18\
    );
RAM_reg_3200_3263_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3200_3263_18_20_n_0,
      DOB => RAM_reg_3200_3263_18_20_n_1,
      DOC => RAM_reg_3200_3263_18_20_n_2,
      DOD => NLW_RAM_reg_3200_3263_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_18\
    );
RAM_reg_3200_3263_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3200_3263_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3200_3263_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_18\
    );
RAM_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3200_3263_3_5_n_0,
      DOB => RAM_reg_3200_3263_3_5_n_1,
      DOC => RAM_reg_3200_3263_3_5_n_2,
      DOD => NLW_RAM_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_18\
    );
RAM_reg_3200_3263_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3200_3263_6_8_n_0,
      DOB => RAM_reg_3200_3263_6_8_n_1,
      DOC => RAM_reg_3200_3263_6_8_n_2,
      DOD => NLW_RAM_reg_3200_3263_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_18\
    );
RAM_reg_3200_3263_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3200_3263_9_11_n_0,
      DOB => RAM_reg_3200_3263_9_11_n_1,
      DOC => RAM_reg_3200_3263_9_11_n_2,
      DOD => NLW_RAM_reg_3200_3263_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_18\
    );
RAM_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_320_383_0_2_n_0,
      DOB => RAM_reg_320_383_0_2_n_1,
      DOC => RAM_reg_320_383_0_2_n_2,
      DOD => NLW_RAM_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_0\
    );
RAM_reg_320_383_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_320_383_12_14_n_0,
      DOB => RAM_reg_320_383_12_14_n_1,
      DOC => RAM_reg_320_383_12_14_n_2,
      DOD => NLW_RAM_reg_320_383_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_0\
    );
RAM_reg_320_383_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_320_383_15_17_n_0,
      DOB => RAM_reg_320_383_15_17_n_1,
      DOC => RAM_reg_320_383_15_17_n_2,
      DOD => NLW_RAM_reg_320_383_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_0\
    );
RAM_reg_320_383_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_320_383_18_20_n_0,
      DOB => RAM_reg_320_383_18_20_n_1,
      DOC => RAM_reg_320_383_18_20_n_2,
      DOD => NLW_RAM_reg_320_383_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_0\
    );
RAM_reg_320_383_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_320_383_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_320_383_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_0\
    );
RAM_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_320_383_3_5_n_0,
      DOB => RAM_reg_320_383_3_5_n_1,
      DOC => RAM_reg_320_383_3_5_n_2,
      DOD => NLW_RAM_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_0\
    );
RAM_reg_320_383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_320_383_6_8_n_0,
      DOB => RAM_reg_320_383_6_8_n_1,
      DOC => RAM_reg_320_383_6_8_n_2,
      DOD => NLW_RAM_reg_320_383_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_0\
    );
RAM_reg_320_383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_320_383_9_11_n_0,
      DOB => RAM_reg_320_383_9_11_n_1,
      DOC => RAM_reg_320_383_9_11_n_2,
      DOD => NLW_RAM_reg_320_383_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_0\
    );
RAM_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3264_3327_0_2_n_0,
      DOB => RAM_reg_3264_3327_0_2_n_1,
      DOC => RAM_reg_3264_3327_0_2_n_2,
      DOD => NLW_RAM_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_19\
    );
RAM_reg_3264_3327_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3264_3327_12_14_n_0,
      DOB => RAM_reg_3264_3327_12_14_n_1,
      DOC => RAM_reg_3264_3327_12_14_n_2,
      DOD => NLW_RAM_reg_3264_3327_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_19\
    );
RAM_reg_3264_3327_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3264_3327_15_17_n_0,
      DOB => RAM_reg_3264_3327_15_17_n_1,
      DOC => RAM_reg_3264_3327_15_17_n_2,
      DOD => NLW_RAM_reg_3264_3327_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_19\
    );
RAM_reg_3264_3327_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3264_3327_18_20_n_0,
      DOB => RAM_reg_3264_3327_18_20_n_1,
      DOC => RAM_reg_3264_3327_18_20_n_2,
      DOD => NLW_RAM_reg_3264_3327_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_19\
    );
RAM_reg_3264_3327_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3264_3327_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3264_3327_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_19\
    );
RAM_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3264_3327_3_5_n_0,
      DOB => RAM_reg_3264_3327_3_5_n_1,
      DOC => RAM_reg_3264_3327_3_5_n_2,
      DOD => NLW_RAM_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_19\
    );
RAM_reg_3264_3327_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3264_3327_6_8_n_0,
      DOB => RAM_reg_3264_3327_6_8_n_1,
      DOC => RAM_reg_3264_3327_6_8_n_2,
      DOD => NLW_RAM_reg_3264_3327_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_19\
    );
RAM_reg_3264_3327_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3264_3327_9_11_n_0,
      DOB => RAM_reg_3264_3327_9_11_n_1,
      DOC => RAM_reg_3264_3327_9_11_n_2,
      DOD => NLW_RAM_reg_3264_3327_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_19\
    );
RAM_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3328_3391_0_2_n_0,
      DOB => RAM_reg_3328_3391_0_2_n_1,
      DOC => RAM_reg_3328_3391_0_2_n_2,
      DOD => NLW_RAM_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_20\
    );
RAM_reg_3328_3391_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3328_3391_12_14_n_0,
      DOB => RAM_reg_3328_3391_12_14_n_1,
      DOC => RAM_reg_3328_3391_12_14_n_2,
      DOD => NLW_RAM_reg_3328_3391_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_20\
    );
RAM_reg_3328_3391_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3328_3391_15_17_n_0,
      DOB => RAM_reg_3328_3391_15_17_n_1,
      DOC => RAM_reg_3328_3391_15_17_n_2,
      DOD => NLW_RAM_reg_3328_3391_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_20\
    );
RAM_reg_3328_3391_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3328_3391_18_20_n_0,
      DOB => RAM_reg_3328_3391_18_20_n_1,
      DOC => RAM_reg_3328_3391_18_20_n_2,
      DOD => NLW_RAM_reg_3328_3391_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_20\
    );
RAM_reg_3328_3391_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3328_3391_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3328_3391_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_20\
    );
RAM_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3328_3391_3_5_n_0,
      DOB => RAM_reg_3328_3391_3_5_n_1,
      DOC => RAM_reg_3328_3391_3_5_n_2,
      DOD => NLW_RAM_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_20\
    );
RAM_reg_3328_3391_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3328_3391_6_8_n_0,
      DOB => RAM_reg_3328_3391_6_8_n_1,
      DOC => RAM_reg_3328_3391_6_8_n_2,
      DOD => NLW_RAM_reg_3328_3391_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_20\
    );
RAM_reg_3328_3391_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3328_3391_9_11_n_0,
      DOB => RAM_reg_3328_3391_9_11_n_1,
      DOC => RAM_reg_3328_3391_9_11_n_2,
      DOD => NLW_RAM_reg_3328_3391_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_20\
    );
RAM_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3392_3455_0_2_n_0,
      DOB => RAM_reg_3392_3455_0_2_n_1,
      DOC => RAM_reg_3392_3455_0_2_n_2,
      DOD => NLW_RAM_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_21\
    );
RAM_reg_3392_3455_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3392_3455_12_14_n_0,
      DOB => RAM_reg_3392_3455_12_14_n_1,
      DOC => RAM_reg_3392_3455_12_14_n_2,
      DOD => NLW_RAM_reg_3392_3455_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_21\
    );
RAM_reg_3392_3455_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3392_3455_15_17_n_0,
      DOB => RAM_reg_3392_3455_15_17_n_1,
      DOC => RAM_reg_3392_3455_15_17_n_2,
      DOD => NLW_RAM_reg_3392_3455_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_21\
    );
RAM_reg_3392_3455_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3392_3455_18_20_n_0,
      DOB => RAM_reg_3392_3455_18_20_n_1,
      DOC => RAM_reg_3392_3455_18_20_n_2,
      DOD => NLW_RAM_reg_3392_3455_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_21\
    );
RAM_reg_3392_3455_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3392_3455_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3392_3455_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_21\
    );
RAM_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3392_3455_3_5_n_0,
      DOB => RAM_reg_3392_3455_3_5_n_1,
      DOC => RAM_reg_3392_3455_3_5_n_2,
      DOD => NLW_RAM_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_21\
    );
RAM_reg_3392_3455_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3392_3455_6_8_n_0,
      DOB => RAM_reg_3392_3455_6_8_n_1,
      DOC => RAM_reg_3392_3455_6_8_n_2,
      DOD => NLW_RAM_reg_3392_3455_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_21\
    );
RAM_reg_3392_3455_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3392_3455_9_11_n_0,
      DOB => RAM_reg_3392_3455_9_11_n_1,
      DOC => RAM_reg_3392_3455_9_11_n_2,
      DOD => NLW_RAM_reg_3392_3455_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_21\
    );
RAM_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3456_3519_0_2_n_0,
      DOB => RAM_reg_3456_3519_0_2_n_1,
      DOC => RAM_reg_3456_3519_0_2_n_2,
      DOD => NLW_RAM_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_22\
    );
RAM_reg_3456_3519_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3456_3519_12_14_n_0,
      DOB => RAM_reg_3456_3519_12_14_n_1,
      DOC => RAM_reg_3456_3519_12_14_n_2,
      DOD => NLW_RAM_reg_3456_3519_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_22\
    );
RAM_reg_3456_3519_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3456_3519_15_17_n_0,
      DOB => RAM_reg_3456_3519_15_17_n_1,
      DOC => RAM_reg_3456_3519_15_17_n_2,
      DOD => NLW_RAM_reg_3456_3519_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_22\
    );
RAM_reg_3456_3519_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3456_3519_18_20_n_0,
      DOB => RAM_reg_3456_3519_18_20_n_1,
      DOC => RAM_reg_3456_3519_18_20_n_2,
      DOD => NLW_RAM_reg_3456_3519_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_22\
    );
RAM_reg_3456_3519_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3456_3519_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3456_3519_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_22\
    );
RAM_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3456_3519_3_5_n_0,
      DOB => RAM_reg_3456_3519_3_5_n_1,
      DOC => RAM_reg_3456_3519_3_5_n_2,
      DOD => NLW_RAM_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_22\
    );
RAM_reg_3456_3519_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3456_3519_6_8_n_0,
      DOB => RAM_reg_3456_3519_6_8_n_1,
      DOC => RAM_reg_3456_3519_6_8_n_2,
      DOD => NLW_RAM_reg_3456_3519_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_22\
    );
RAM_reg_3456_3519_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3456_3519_9_11_n_0,
      DOB => RAM_reg_3456_3519_9_11_n_1,
      DOC => RAM_reg_3456_3519_9_11_n_2,
      DOD => NLW_RAM_reg_3456_3519_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_22\
    );
RAM_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3520_3583_0_2_n_0,
      DOB => RAM_reg_3520_3583_0_2_n_1,
      DOC => RAM_reg_3520_3583_0_2_n_2,
      DOD => NLW_RAM_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_23\
    );
RAM_reg_3520_3583_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3520_3583_12_14_n_0,
      DOB => RAM_reg_3520_3583_12_14_n_1,
      DOC => RAM_reg_3520_3583_12_14_n_2,
      DOD => NLW_RAM_reg_3520_3583_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_23\
    );
RAM_reg_3520_3583_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3520_3583_15_17_n_0,
      DOB => RAM_reg_3520_3583_15_17_n_1,
      DOC => RAM_reg_3520_3583_15_17_n_2,
      DOD => NLW_RAM_reg_3520_3583_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_23\
    );
RAM_reg_3520_3583_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3520_3583_18_20_n_0,
      DOB => RAM_reg_3520_3583_18_20_n_1,
      DOC => RAM_reg_3520_3583_18_20_n_2,
      DOD => NLW_RAM_reg_3520_3583_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_23\
    );
RAM_reg_3520_3583_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3520_3583_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3520_3583_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_23\
    );
RAM_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3520_3583_3_5_n_0,
      DOB => RAM_reg_3520_3583_3_5_n_1,
      DOC => RAM_reg_3520_3583_3_5_n_2,
      DOD => NLW_RAM_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_23\
    );
RAM_reg_3520_3583_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3520_3583_6_8_n_0,
      DOB => RAM_reg_3520_3583_6_8_n_1,
      DOC => RAM_reg_3520_3583_6_8_n_2,
      DOD => NLW_RAM_reg_3520_3583_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_23\
    );
RAM_reg_3520_3583_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3520_3583_9_11_n_0,
      DOB => RAM_reg_3520_3583_9_11_n_1,
      DOC => RAM_reg_3520_3583_9_11_n_2,
      DOD => NLW_RAM_reg_3520_3583_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_23\
    );
RAM_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3584_3647_0_2_n_0,
      DOB => RAM_reg_3584_3647_0_2_n_1,
      DOC => RAM_reg_3584_3647_0_2_n_2,
      DOD => NLW_RAM_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_24\
    );
RAM_reg_3584_3647_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3584_3647_12_14_n_0,
      DOB => RAM_reg_3584_3647_12_14_n_1,
      DOC => RAM_reg_3584_3647_12_14_n_2,
      DOD => NLW_RAM_reg_3584_3647_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_24\
    );
RAM_reg_3584_3647_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3584_3647_15_17_n_0,
      DOB => RAM_reg_3584_3647_15_17_n_1,
      DOC => RAM_reg_3584_3647_15_17_n_2,
      DOD => NLW_RAM_reg_3584_3647_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_24\
    );
RAM_reg_3584_3647_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3584_3647_18_20_n_0,
      DOB => RAM_reg_3584_3647_18_20_n_1,
      DOC => RAM_reg_3584_3647_18_20_n_2,
      DOD => NLW_RAM_reg_3584_3647_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_24\
    );
RAM_reg_3584_3647_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3584_3647_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3584_3647_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_24\
    );
RAM_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3584_3647_3_5_n_0,
      DOB => RAM_reg_3584_3647_3_5_n_1,
      DOC => RAM_reg_3584_3647_3_5_n_2,
      DOD => NLW_RAM_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_24\
    );
RAM_reg_3584_3647_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3584_3647_6_8_n_0,
      DOB => RAM_reg_3584_3647_6_8_n_1,
      DOC => RAM_reg_3584_3647_6_8_n_2,
      DOD => NLW_RAM_reg_3584_3647_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_24\
    );
RAM_reg_3584_3647_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3584_3647_9_11_n_0,
      DOB => RAM_reg_3584_3647_9_11_n_1,
      DOC => RAM_reg_3584_3647_9_11_n_2,
      DOD => NLW_RAM_reg_3584_3647_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_24\
    );
RAM_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3648_3711_0_2_n_0,
      DOB => RAM_reg_3648_3711_0_2_n_1,
      DOC => RAM_reg_3648_3711_0_2_n_2,
      DOD => NLW_RAM_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_25\
    );
RAM_reg_3648_3711_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3648_3711_12_14_n_0,
      DOB => RAM_reg_3648_3711_12_14_n_1,
      DOC => RAM_reg_3648_3711_12_14_n_2,
      DOD => NLW_RAM_reg_3648_3711_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_25\
    );
RAM_reg_3648_3711_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3648_3711_15_17_n_0,
      DOB => RAM_reg_3648_3711_15_17_n_1,
      DOC => RAM_reg_3648_3711_15_17_n_2,
      DOD => NLW_RAM_reg_3648_3711_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_25\
    );
RAM_reg_3648_3711_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3648_3711_18_20_n_0,
      DOB => RAM_reg_3648_3711_18_20_n_1,
      DOC => RAM_reg_3648_3711_18_20_n_2,
      DOD => NLW_RAM_reg_3648_3711_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_25\
    );
RAM_reg_3648_3711_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3648_3711_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3648_3711_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_25\
    );
RAM_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3648_3711_3_5_n_0,
      DOB => RAM_reg_3648_3711_3_5_n_1,
      DOC => RAM_reg_3648_3711_3_5_n_2,
      DOD => NLW_RAM_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_25\
    );
RAM_reg_3648_3711_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3648_3711_6_8_n_0,
      DOB => RAM_reg_3648_3711_6_8_n_1,
      DOC => RAM_reg_3648_3711_6_8_n_2,
      DOD => NLW_RAM_reg_3648_3711_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_25\
    );
RAM_reg_3648_3711_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3648_3711_9_11_n_0,
      DOB => RAM_reg_3648_3711_9_11_n_1,
      DOC => RAM_reg_3648_3711_9_11_n_2,
      DOD => NLW_RAM_reg_3648_3711_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_25\
    );
RAM_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3712_3775_0_2_n_0,
      DOB => RAM_reg_3712_3775_0_2_n_1,
      DOC => RAM_reg_3712_3775_0_2_n_2,
      DOD => NLW_RAM_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_26\
    );
RAM_reg_3712_3775_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3712_3775_12_14_n_0,
      DOB => RAM_reg_3712_3775_12_14_n_1,
      DOC => RAM_reg_3712_3775_12_14_n_2,
      DOD => NLW_RAM_reg_3712_3775_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_26\
    );
RAM_reg_3712_3775_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3712_3775_15_17_n_0,
      DOB => RAM_reg_3712_3775_15_17_n_1,
      DOC => RAM_reg_3712_3775_15_17_n_2,
      DOD => NLW_RAM_reg_3712_3775_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_26\
    );
RAM_reg_3712_3775_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3712_3775_18_20_n_0,
      DOB => RAM_reg_3712_3775_18_20_n_1,
      DOC => RAM_reg_3712_3775_18_20_n_2,
      DOD => NLW_RAM_reg_3712_3775_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_26\
    );
RAM_reg_3712_3775_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3712_3775_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3712_3775_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_26\
    );
RAM_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3712_3775_3_5_n_0,
      DOB => RAM_reg_3712_3775_3_5_n_1,
      DOC => RAM_reg_3712_3775_3_5_n_2,
      DOD => NLW_RAM_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_26\
    );
RAM_reg_3712_3775_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3712_3775_6_8_n_0,
      DOB => RAM_reg_3712_3775_6_8_n_1,
      DOC => RAM_reg_3712_3775_6_8_n_2,
      DOD => NLW_RAM_reg_3712_3775_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_26\
    );
RAM_reg_3712_3775_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3712_3775_9_11_n_0,
      DOB => RAM_reg_3712_3775_9_11_n_1,
      DOC => RAM_reg_3712_3775_9_11_n_2,
      DOD => NLW_RAM_reg_3712_3775_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_26\
    );
RAM_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3776_3839_0_2_n_0,
      DOB => RAM_reg_3776_3839_0_2_n_1,
      DOC => RAM_reg_3776_3839_0_2_n_2,
      DOD => NLW_RAM_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_27\
    );
RAM_reg_3776_3839_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3776_3839_12_14_n_0,
      DOB => RAM_reg_3776_3839_12_14_n_1,
      DOC => RAM_reg_3776_3839_12_14_n_2,
      DOD => NLW_RAM_reg_3776_3839_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_27\
    );
RAM_reg_3776_3839_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3776_3839_15_17_n_0,
      DOB => RAM_reg_3776_3839_15_17_n_1,
      DOC => RAM_reg_3776_3839_15_17_n_2,
      DOD => NLW_RAM_reg_3776_3839_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_27\
    );
RAM_reg_3776_3839_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3776_3839_18_20_n_0,
      DOB => RAM_reg_3776_3839_18_20_n_1,
      DOC => RAM_reg_3776_3839_18_20_n_2,
      DOD => NLW_RAM_reg_3776_3839_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_27\
    );
RAM_reg_3776_3839_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3776_3839_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3776_3839_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_27\
    );
RAM_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3776_3839_3_5_n_0,
      DOB => RAM_reg_3776_3839_3_5_n_1,
      DOC => RAM_reg_3776_3839_3_5_n_2,
      DOD => NLW_RAM_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_27\
    );
RAM_reg_3776_3839_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3776_3839_6_8_n_0,
      DOB => RAM_reg_3776_3839_6_8_n_1,
      DOC => RAM_reg_3776_3839_6_8_n_2,
      DOD => NLW_RAM_reg_3776_3839_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_27\
    );
RAM_reg_3776_3839_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3776_3839_9_11_n_0,
      DOB => RAM_reg_3776_3839_9_11_n_1,
      DOC => RAM_reg_3776_3839_9_11_n_2,
      DOD => NLW_RAM_reg_3776_3839_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_27\
    );
RAM_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3840_3903_0_2_n_0,
      DOB => RAM_reg_3840_3903_0_2_n_1,
      DOC => RAM_reg_3840_3903_0_2_n_2,
      DOD => NLW_RAM_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_28\
    );
RAM_reg_3840_3903_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3840_3903_12_14_n_0,
      DOB => RAM_reg_3840_3903_12_14_n_1,
      DOC => RAM_reg_3840_3903_12_14_n_2,
      DOD => NLW_RAM_reg_3840_3903_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_28\
    );
RAM_reg_3840_3903_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3840_3903_15_17_n_0,
      DOB => RAM_reg_3840_3903_15_17_n_1,
      DOC => RAM_reg_3840_3903_15_17_n_2,
      DOD => NLW_RAM_reg_3840_3903_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_28\
    );
RAM_reg_3840_3903_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3840_3903_18_20_n_0,
      DOB => RAM_reg_3840_3903_18_20_n_1,
      DOC => RAM_reg_3840_3903_18_20_n_2,
      DOD => NLW_RAM_reg_3840_3903_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_28\
    );
RAM_reg_3840_3903_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3840_3903_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3840_3903_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_28\
    );
RAM_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3840_3903_3_5_n_0,
      DOB => RAM_reg_3840_3903_3_5_n_1,
      DOC => RAM_reg_3840_3903_3_5_n_2,
      DOD => NLW_RAM_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_28\
    );
RAM_reg_3840_3903_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3840_3903_6_8_n_0,
      DOB => RAM_reg_3840_3903_6_8_n_1,
      DOC => RAM_reg_3840_3903_6_8_n_2,
      DOD => NLW_RAM_reg_3840_3903_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_28\
    );
RAM_reg_3840_3903_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3840_3903_9_11_n_0,
      DOB => RAM_reg_3840_3903_9_11_n_1,
      DOC => RAM_reg_3840_3903_9_11_n_2,
      DOD => NLW_RAM_reg_3840_3903_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_28\
    );
RAM_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_384_447_0_2_n_0,
      DOB => RAM_reg_384_447_0_2_n_1,
      DOC => RAM_reg_384_447_0_2_n_2,
      DOD => NLW_RAM_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_1\
    );
RAM_reg_384_447_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_384_447_12_14_n_0,
      DOB => RAM_reg_384_447_12_14_n_1,
      DOC => RAM_reg_384_447_12_14_n_2,
      DOD => NLW_RAM_reg_384_447_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_1\
    );
RAM_reg_384_447_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_384_447_15_17_n_0,
      DOB => RAM_reg_384_447_15_17_n_1,
      DOC => RAM_reg_384_447_15_17_n_2,
      DOD => NLW_RAM_reg_384_447_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_1\
    );
RAM_reg_384_447_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_384_447_18_20_n_0,
      DOB => RAM_reg_384_447_18_20_n_1,
      DOC => RAM_reg_384_447_18_20_n_2,
      DOD => NLW_RAM_reg_384_447_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_1\
    );
RAM_reg_384_447_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_384_447_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_384_447_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_1\
    );
RAM_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_384_447_3_5_n_0,
      DOB => RAM_reg_384_447_3_5_n_1,
      DOC => RAM_reg_384_447_3_5_n_2,
      DOD => NLW_RAM_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_1\
    );
RAM_reg_384_447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_384_447_6_8_n_0,
      DOB => RAM_reg_384_447_6_8_n_1,
      DOC => RAM_reg_384_447_6_8_n_2,
      DOD => NLW_RAM_reg_384_447_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_1\
    );
RAM_reg_384_447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_384_447_9_11_n_0,
      DOB => RAM_reg_384_447_9_11_n_1,
      DOC => RAM_reg_384_447_9_11_n_2,
      DOD => NLW_RAM_reg_384_447_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_1\
    );
RAM_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3904_3967_0_2_n_0,
      DOB => RAM_reg_3904_3967_0_2_n_1,
      DOC => RAM_reg_3904_3967_0_2_n_2,
      DOD => NLW_RAM_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_29\
    );
RAM_reg_3904_3967_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3904_3967_12_14_n_0,
      DOB => RAM_reg_3904_3967_12_14_n_1,
      DOC => RAM_reg_3904_3967_12_14_n_2,
      DOD => NLW_RAM_reg_3904_3967_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_29\
    );
RAM_reg_3904_3967_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3904_3967_15_17_n_0,
      DOB => RAM_reg_3904_3967_15_17_n_1,
      DOC => RAM_reg_3904_3967_15_17_n_2,
      DOD => NLW_RAM_reg_3904_3967_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_29\
    );
RAM_reg_3904_3967_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3904_3967_18_20_n_0,
      DOB => RAM_reg_3904_3967_18_20_n_1,
      DOC => RAM_reg_3904_3967_18_20_n_2,
      DOD => NLW_RAM_reg_3904_3967_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_29\
    );
RAM_reg_3904_3967_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3904_3967_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3904_3967_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_29\
    );
RAM_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3904_3967_3_5_n_0,
      DOB => RAM_reg_3904_3967_3_5_n_1,
      DOC => RAM_reg_3904_3967_3_5_n_2,
      DOD => NLW_RAM_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_29\
    );
RAM_reg_3904_3967_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3904_3967_6_8_n_0,
      DOB => RAM_reg_3904_3967_6_8_n_1,
      DOC => RAM_reg_3904_3967_6_8_n_2,
      DOD => NLW_RAM_reg_3904_3967_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_29\
    );
RAM_reg_3904_3967_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3904_3967_9_11_n_0,
      DOB => RAM_reg_3904_3967_9_11_n_1,
      DOC => RAM_reg_3904_3967_9_11_n_2,
      DOD => NLW_RAM_reg_3904_3967_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_29\
    );
RAM_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_3968_4031_0_2_n_0,
      DOB => RAM_reg_3968_4031_0_2_n_1,
      DOC => RAM_reg_3968_4031_0_2_n_2,
      DOD => NLW_RAM_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_30\
    );
RAM_reg_3968_4031_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_3968_4031_12_14_n_0,
      DOB => RAM_reg_3968_4031_12_14_n_1,
      DOC => RAM_reg_3968_4031_12_14_n_2,
      DOD => NLW_RAM_reg_3968_4031_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_30\
    );
RAM_reg_3968_4031_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_3968_4031_15_17_n_0,
      DOB => RAM_reg_3968_4031_15_17_n_1,
      DOC => RAM_reg_3968_4031_15_17_n_2,
      DOD => NLW_RAM_reg_3968_4031_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_30\
    );
RAM_reg_3968_4031_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_3968_4031_18_20_n_0,
      DOB => RAM_reg_3968_4031_18_20_n_1,
      DOC => RAM_reg_3968_4031_18_20_n_2,
      DOD => NLW_RAM_reg_3968_4031_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_30\
    );
RAM_reg_3968_4031_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_3968_4031_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_3968_4031_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_30\
    );
RAM_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_3968_4031_3_5_n_0,
      DOB => RAM_reg_3968_4031_3_5_n_1,
      DOC => RAM_reg_3968_4031_3_5_n_2,
      DOD => NLW_RAM_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_30\
    );
RAM_reg_3968_4031_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_3968_4031_6_8_n_0,
      DOB => RAM_reg_3968_4031_6_8_n_1,
      DOC => RAM_reg_3968_4031_6_8_n_2,
      DOD => NLW_RAM_reg_3968_4031_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_30\
    );
RAM_reg_3968_4031_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_3968_4031_9_11_n_0,
      DOB => RAM_reg_3968_4031_9_11_n_1,
      DOC => RAM_reg_3968_4031_9_11_n_2,
      DOD => NLW_RAM_reg_3968_4031_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_30\
    );
RAM_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRC(5 downto 0),
      ADDRB(5 downto 0) => ADDRC(5 downto 0),
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4032_4095_0_2_n_0,
      DOB => RAM_reg_4032_4095_0_2_n_1,
      DOC => RAM_reg_4032_4095_0_2_n_2,
      DOD => NLW_RAM_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_0\
    );
RAM_reg_4032_4095_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4032_4095_12_14_n_0,
      DOB => RAM_reg_4032_4095_12_14_n_1,
      DOC => RAM_reg_4032_4095_12_14_n_2,
      DOD => NLW_RAM_reg_4032_4095_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_0\
    );
RAM_reg_4032_4095_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4032_4095_15_17_n_0,
      DOB => RAM_reg_4032_4095_15_17_n_1,
      DOC => RAM_reg_4032_4095_15_17_n_2,
      DOD => NLW_RAM_reg_4032_4095_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_0\
    );
RAM_reg_4032_4095_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4032_4095_18_20_n_0,
      DOB => RAM_reg_4032_4095_18_20_n_1,
      DOC => RAM_reg_4032_4095_18_20_n_2,
      DOD => NLW_RAM_reg_4032_4095_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_0\
    );
RAM_reg_4032_4095_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4032_4095_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_4032_4095_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_0\
    );
RAM_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4032_4095_3_5_n_0,
      DOB => RAM_reg_4032_4095_3_5_n_1,
      DOC => RAM_reg_4032_4095_3_5_n_2,
      DOD => NLW_RAM_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_0\
    );
RAM_reg_4032_4095_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4032_4095_6_8_n_0,
      DOB => RAM_reg_4032_4095_6_8_n_1,
      DOC => RAM_reg_4032_4095_6_8_n_2,
      DOD => NLW_RAM_reg_4032_4095_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_0\
    );
RAM_reg_4032_4095_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4032_4095_9_11_n_0,
      DOB => RAM_reg_4032_4095_9_11_n_1,
      DOC => RAM_reg_4032_4095_9_11_n_2,
      DOD => NLW_RAM_reg_4032_4095_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_0\
    );
RAM_reg_4096_4159_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4096_4159_0_2_n_0,
      DOB => RAM_reg_4096_4159_0_2_n_1,
      DOC => RAM_reg_4096_4159_0_2_n_2,
      DOD => NLW_RAM_reg_4096_4159_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_3\
    );
RAM_reg_4096_4159_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4096_4159_12_14_n_0,
      DOB => RAM_reg_4096_4159_12_14_n_1,
      DOC => RAM_reg_4096_4159_12_14_n_2,
      DOD => NLW_RAM_reg_4096_4159_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_3\
    );
RAM_reg_4096_4159_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4096_4159_15_17_n_0,
      DOB => RAM_reg_4096_4159_15_17_n_1,
      DOC => RAM_reg_4096_4159_15_17_n_2,
      DOD => NLW_RAM_reg_4096_4159_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_3\
    );
RAM_reg_4096_4159_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4096_4159_18_20_n_0,
      DOB => RAM_reg_4096_4159_18_20_n_1,
      DOC => RAM_reg_4096_4159_18_20_n_2,
      DOD => NLW_RAM_reg_4096_4159_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_3\
    );
RAM_reg_4096_4159_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4096_4159_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4096_4159_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_3\
    );
RAM_reg_4096_4159_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4096_4159_3_5_n_0,
      DOB => RAM_reg_4096_4159_3_5_n_1,
      DOC => RAM_reg_4096_4159_3_5_n_2,
      DOD => NLW_RAM_reg_4096_4159_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_3\
    );
RAM_reg_4096_4159_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4096_4159_6_8_n_0,
      DOB => RAM_reg_4096_4159_6_8_n_1,
      DOC => RAM_reg_4096_4159_6_8_n_2,
      DOD => NLW_RAM_reg_4096_4159_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_3\
    );
RAM_reg_4096_4159_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4096_4159_9_11_n_0,
      DOB => RAM_reg_4096_4159_9_11_n_1,
      DOC => RAM_reg_4096_4159_9_11_n_2,
      DOD => NLW_RAM_reg_4096_4159_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_3\
    );
RAM_reg_4160_4223_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4160_4223_0_2_n_0,
      DOB => RAM_reg_4160_4223_0_2_n_1,
      DOC => RAM_reg_4160_4223_0_2_n_2,
      DOD => NLW_RAM_reg_4160_4223_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_1\
    );
RAM_reg_4160_4223_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4160_4223_12_14_n_0,
      DOB => RAM_reg_4160_4223_12_14_n_1,
      DOC => RAM_reg_4160_4223_12_14_n_2,
      DOD => NLW_RAM_reg_4160_4223_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_1\
    );
RAM_reg_4160_4223_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4160_4223_15_17_n_0,
      DOB => RAM_reg_4160_4223_15_17_n_1,
      DOC => RAM_reg_4160_4223_15_17_n_2,
      DOD => NLW_RAM_reg_4160_4223_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_1\
    );
RAM_reg_4160_4223_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4160_4223_18_20_n_0,
      DOB => RAM_reg_4160_4223_18_20_n_1,
      DOC => RAM_reg_4160_4223_18_20_n_2,
      DOD => NLW_RAM_reg_4160_4223_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_1\
    );
RAM_reg_4160_4223_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4160_4223_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4160_4223_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_1\
    );
RAM_reg_4160_4223_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4160_4223_3_5_n_0,
      DOB => RAM_reg_4160_4223_3_5_n_1,
      DOC => RAM_reg_4160_4223_3_5_n_2,
      DOD => NLW_RAM_reg_4160_4223_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_1\
    );
RAM_reg_4160_4223_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4160_4223_6_8_n_0,
      DOB => RAM_reg_4160_4223_6_8_n_1,
      DOC => RAM_reg_4160_4223_6_8_n_2,
      DOD => NLW_RAM_reg_4160_4223_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_1\
    );
RAM_reg_4160_4223_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4160_4223_9_11_n_0,
      DOB => RAM_reg_4160_4223_9_11_n_1,
      DOC => RAM_reg_4160_4223_9_11_n_2,
      DOD => NLW_RAM_reg_4160_4223_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_1\
    );
RAM_reg_4224_4287_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4224_4287_0_2_n_0,
      DOB => RAM_reg_4224_4287_0_2_n_1,
      DOC => RAM_reg_4224_4287_0_2_n_2,
      DOD => NLW_RAM_reg_4224_4287_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_2\
    );
RAM_reg_4224_4287_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4224_4287_12_14_n_0,
      DOB => RAM_reg_4224_4287_12_14_n_1,
      DOC => RAM_reg_4224_4287_12_14_n_2,
      DOD => NLW_RAM_reg_4224_4287_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_2\
    );
RAM_reg_4224_4287_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4224_4287_15_17_n_0,
      DOB => RAM_reg_4224_4287_15_17_n_1,
      DOC => RAM_reg_4224_4287_15_17_n_2,
      DOD => NLW_RAM_reg_4224_4287_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_2\
    );
RAM_reg_4224_4287_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4224_4287_18_20_n_0,
      DOB => RAM_reg_4224_4287_18_20_n_1,
      DOC => RAM_reg_4224_4287_18_20_n_2,
      DOD => NLW_RAM_reg_4224_4287_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_2\
    );
RAM_reg_4224_4287_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4224_4287_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4224_4287_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_2\
    );
RAM_reg_4224_4287_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4224_4287_3_5_n_0,
      DOB => RAM_reg_4224_4287_3_5_n_1,
      DOC => RAM_reg_4224_4287_3_5_n_2,
      DOD => NLW_RAM_reg_4224_4287_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_2\
    );
RAM_reg_4224_4287_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4224_4287_6_8_n_0,
      DOB => RAM_reg_4224_4287_6_8_n_1,
      DOC => RAM_reg_4224_4287_6_8_n_2,
      DOD => NLW_RAM_reg_4224_4287_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_2\
    );
RAM_reg_4224_4287_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4224_4287_9_11_n_0,
      DOB => RAM_reg_4224_4287_9_11_n_1,
      DOC => RAM_reg_4224_4287_9_11_n_2,
      DOD => NLW_RAM_reg_4224_4287_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_2\
    );
RAM_reg_4288_4351_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4288_4351_0_2_n_0,
      DOB => RAM_reg_4288_4351_0_2_n_1,
      DOC => RAM_reg_4288_4351_0_2_n_2,
      DOD => NLW_RAM_reg_4288_4351_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_7\
    );
RAM_reg_4288_4351_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4288_4351_12_14_n_0,
      DOB => RAM_reg_4288_4351_12_14_n_1,
      DOC => RAM_reg_4288_4351_12_14_n_2,
      DOD => NLW_RAM_reg_4288_4351_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_7\
    );
RAM_reg_4288_4351_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4288_4351_15_17_n_0,
      DOB => RAM_reg_4288_4351_15_17_n_1,
      DOC => RAM_reg_4288_4351_15_17_n_2,
      DOD => NLW_RAM_reg_4288_4351_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_7\
    );
RAM_reg_4288_4351_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4288_4351_18_20_n_0,
      DOB => RAM_reg_4288_4351_18_20_n_1,
      DOC => RAM_reg_4288_4351_18_20_n_2,
      DOD => NLW_RAM_reg_4288_4351_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_7\
    );
RAM_reg_4288_4351_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4288_4351_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4288_4351_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_7\
    );
RAM_reg_4288_4351_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4288_4351_3_5_n_0,
      DOB => RAM_reg_4288_4351_3_5_n_1,
      DOC => RAM_reg_4288_4351_3_5_n_2,
      DOD => NLW_RAM_reg_4288_4351_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_7\
    );
RAM_reg_4288_4351_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4288_4351_6_8_n_0,
      DOB => RAM_reg_4288_4351_6_8_n_1,
      DOC => RAM_reg_4288_4351_6_8_n_2,
      DOD => NLW_RAM_reg_4288_4351_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_7\
    );
RAM_reg_4288_4351_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4288_4351_9_11_n_0,
      DOB => RAM_reg_4288_4351_9_11_n_1,
      DOC => RAM_reg_4288_4351_9_11_n_2,
      DOD => NLW_RAM_reg_4288_4351_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_7\
    );
RAM_reg_4352_4415_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4352_4415_0_2_n_0,
      DOB => RAM_reg_4352_4415_0_2_n_1,
      DOC => RAM_reg_4352_4415_0_2_n_2,
      DOD => NLW_RAM_reg_4352_4415_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_3\
    );
RAM_reg_4352_4415_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4352_4415_12_14_n_0,
      DOB => RAM_reg_4352_4415_12_14_n_1,
      DOC => RAM_reg_4352_4415_12_14_n_2,
      DOD => NLW_RAM_reg_4352_4415_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_3\
    );
RAM_reg_4352_4415_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4352_4415_15_17_n_0,
      DOB => RAM_reg_4352_4415_15_17_n_1,
      DOC => RAM_reg_4352_4415_15_17_n_2,
      DOD => NLW_RAM_reg_4352_4415_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_3\
    );
RAM_reg_4352_4415_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4352_4415_18_20_n_0,
      DOB => RAM_reg_4352_4415_18_20_n_1,
      DOC => RAM_reg_4352_4415_18_20_n_2,
      DOD => NLW_RAM_reg_4352_4415_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_3\
    );
RAM_reg_4352_4415_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4352_4415_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4352_4415_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_3\
    );
RAM_reg_4352_4415_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4352_4415_3_5_n_0,
      DOB => RAM_reg_4352_4415_3_5_n_1,
      DOC => RAM_reg_4352_4415_3_5_n_2,
      DOD => NLW_RAM_reg_4352_4415_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_3\
    );
RAM_reg_4352_4415_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4352_4415_6_8_n_0,
      DOB => RAM_reg_4352_4415_6_8_n_1,
      DOC => RAM_reg_4352_4415_6_8_n_2,
      DOD => NLW_RAM_reg_4352_4415_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_3\
    );
RAM_reg_4352_4415_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4352_4415_9_11_n_0,
      DOB => RAM_reg_4352_4415_9_11_n_1,
      DOC => RAM_reg_4352_4415_9_11_n_2,
      DOD => NLW_RAM_reg_4352_4415_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_3\
    );
RAM_reg_4416_4479_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4416_4479_0_2_n_0,
      DOB => RAM_reg_4416_4479_0_2_n_1,
      DOC => RAM_reg_4416_4479_0_2_n_2,
      DOD => NLW_RAM_reg_4416_4479_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_8\
    );
RAM_reg_4416_4479_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4416_4479_12_14_n_0,
      DOB => RAM_reg_4416_4479_12_14_n_1,
      DOC => RAM_reg_4416_4479_12_14_n_2,
      DOD => NLW_RAM_reg_4416_4479_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_8\
    );
RAM_reg_4416_4479_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4416_4479_15_17_n_0,
      DOB => RAM_reg_4416_4479_15_17_n_1,
      DOC => RAM_reg_4416_4479_15_17_n_2,
      DOD => NLW_RAM_reg_4416_4479_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_8\
    );
RAM_reg_4416_4479_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4416_4479_18_20_n_0,
      DOB => RAM_reg_4416_4479_18_20_n_1,
      DOC => RAM_reg_4416_4479_18_20_n_2,
      DOD => NLW_RAM_reg_4416_4479_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_8\
    );
RAM_reg_4416_4479_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4416_4479_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4416_4479_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_8\
    );
RAM_reg_4416_4479_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4416_4479_3_5_n_0,
      DOB => RAM_reg_4416_4479_3_5_n_1,
      DOC => RAM_reg_4416_4479_3_5_n_2,
      DOD => NLW_RAM_reg_4416_4479_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_8\
    );
RAM_reg_4416_4479_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4416_4479_6_8_n_0,
      DOB => RAM_reg_4416_4479_6_8_n_1,
      DOC => RAM_reg_4416_4479_6_8_n_2,
      DOD => NLW_RAM_reg_4416_4479_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_8\
    );
RAM_reg_4416_4479_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4416_4479_9_11_n_0,
      DOB => RAM_reg_4416_4479_9_11_n_1,
      DOC => RAM_reg_4416_4479_9_11_n_2,
      DOD => NLW_RAM_reg_4416_4479_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_8\
    );
RAM_reg_4480_4543_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4480_4543_0_2_n_0,
      DOB => RAM_reg_4480_4543_0_2_n_1,
      DOC => RAM_reg_4480_4543_0_2_n_2,
      DOD => NLW_RAM_reg_4480_4543_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_9\
    );
RAM_reg_4480_4543_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4480_4543_12_14_n_0,
      DOB => RAM_reg_4480_4543_12_14_n_1,
      DOC => RAM_reg_4480_4543_12_14_n_2,
      DOD => NLW_RAM_reg_4480_4543_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_9\
    );
RAM_reg_4480_4543_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4480_4543_15_17_n_0,
      DOB => RAM_reg_4480_4543_15_17_n_1,
      DOC => RAM_reg_4480_4543_15_17_n_2,
      DOD => NLW_RAM_reg_4480_4543_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_9\
    );
RAM_reg_4480_4543_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4480_4543_18_20_n_0,
      DOB => RAM_reg_4480_4543_18_20_n_1,
      DOC => RAM_reg_4480_4543_18_20_n_2,
      DOD => NLW_RAM_reg_4480_4543_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_9\
    );
RAM_reg_4480_4543_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4480_4543_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4480_4543_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_9\
    );
RAM_reg_4480_4543_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4480_4543_3_5_n_0,
      DOB => RAM_reg_4480_4543_3_5_n_1,
      DOC => RAM_reg_4480_4543_3_5_n_2,
      DOD => NLW_RAM_reg_4480_4543_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_9\
    );
RAM_reg_4480_4543_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4480_4543_6_8_n_0,
      DOB => RAM_reg_4480_4543_6_8_n_1,
      DOC => RAM_reg_4480_4543_6_8_n_2,
      DOD => NLW_RAM_reg_4480_4543_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_9\
    );
RAM_reg_4480_4543_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4480_4543_9_11_n_0,
      DOB => RAM_reg_4480_4543_9_11_n_1,
      DOC => RAM_reg_4480_4543_9_11_n_2,
      DOD => NLW_RAM_reg_4480_4543_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_9\
    );
RAM_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_448_511_0_2_n_0,
      DOB => RAM_reg_448_511_0_2_n_1,
      DOC => RAM_reg_448_511_0_2_n_2,
      DOD => NLW_RAM_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]\
    );
RAM_reg_448_511_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_448_511_12_14_n_0,
      DOB => RAM_reg_448_511_12_14_n_1,
      DOC => RAM_reg_448_511_12_14_n_2,
      DOD => NLW_RAM_reg_448_511_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]\
    );
RAM_reg_448_511_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_448_511_15_17_n_0,
      DOB => RAM_reg_448_511_15_17_n_1,
      DOC => RAM_reg_448_511_15_17_n_2,
      DOD => NLW_RAM_reg_448_511_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]\
    );
RAM_reg_448_511_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_448_511_18_20_n_0,
      DOB => RAM_reg_448_511_18_20_n_1,
      DOC => RAM_reg_448_511_18_20_n_2,
      DOD => NLW_RAM_reg_448_511_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]\
    );
RAM_reg_448_511_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_448_511_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_448_511_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]\
    );
RAM_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_448_511_3_5_n_0,
      DOB => RAM_reg_448_511_3_5_n_1,
      DOC => RAM_reg_448_511_3_5_n_2,
      DOD => NLW_RAM_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]\
    );
RAM_reg_448_511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_448_511_6_8_n_0,
      DOB => RAM_reg_448_511_6_8_n_1,
      DOC => RAM_reg_448_511_6_8_n_2,
      DOD => NLW_RAM_reg_448_511_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]\
    );
RAM_reg_448_511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_448_511_9_11_n_0,
      DOB => RAM_reg_448_511_9_11_n_1,
      DOC => RAM_reg_448_511_9_11_n_2,
      DOD => NLW_RAM_reg_448_511_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]\
    );
RAM_reg_4544_4607_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4544_4607_0_2_n_0,
      DOB => RAM_reg_4544_4607_0_2_n_1,
      DOC => RAM_reg_4544_4607_0_2_n_2,
      DOD => NLW_RAM_reg_4544_4607_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_10\
    );
RAM_reg_4544_4607_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4544_4607_12_14_n_0,
      DOB => RAM_reg_4544_4607_12_14_n_1,
      DOC => RAM_reg_4544_4607_12_14_n_2,
      DOD => NLW_RAM_reg_4544_4607_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_10\
    );
RAM_reg_4544_4607_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4544_4607_15_17_n_0,
      DOB => RAM_reg_4544_4607_15_17_n_1,
      DOC => RAM_reg_4544_4607_15_17_n_2,
      DOD => NLW_RAM_reg_4544_4607_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_10\
    );
RAM_reg_4544_4607_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4544_4607_18_20_n_0,
      DOB => RAM_reg_4544_4607_18_20_n_1,
      DOC => RAM_reg_4544_4607_18_20_n_2,
      DOD => NLW_RAM_reg_4544_4607_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_10\
    );
RAM_reg_4544_4607_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4544_4607_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4544_4607_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_10\
    );
RAM_reg_4544_4607_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4544_4607_3_5_n_0,
      DOB => RAM_reg_4544_4607_3_5_n_1,
      DOC => RAM_reg_4544_4607_3_5_n_2,
      DOD => NLW_RAM_reg_4544_4607_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_10\
    );
RAM_reg_4544_4607_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4544_4607_6_8_n_0,
      DOB => RAM_reg_4544_4607_6_8_n_1,
      DOC => RAM_reg_4544_4607_6_8_n_2,
      DOD => NLW_RAM_reg_4544_4607_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_10\
    );
RAM_reg_4544_4607_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4544_4607_9_11_n_0,
      DOB => RAM_reg_4544_4607_9_11_n_1,
      DOC => RAM_reg_4544_4607_9_11_n_2,
      DOD => NLW_RAM_reg_4544_4607_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_10\
    );
RAM_reg_4608_4671_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4608_4671_0_2_n_0,
      DOB => RAM_reg_4608_4671_0_2_n_1,
      DOC => RAM_reg_4608_4671_0_2_n_2,
      DOD => NLW_RAM_reg_4608_4671_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_4\
    );
RAM_reg_4608_4671_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4608_4671_12_14_n_0,
      DOB => RAM_reg_4608_4671_12_14_n_1,
      DOC => RAM_reg_4608_4671_12_14_n_2,
      DOD => NLW_RAM_reg_4608_4671_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_4\
    );
RAM_reg_4608_4671_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4608_4671_15_17_n_0,
      DOB => RAM_reg_4608_4671_15_17_n_1,
      DOC => RAM_reg_4608_4671_15_17_n_2,
      DOD => NLW_RAM_reg_4608_4671_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_4\
    );
RAM_reg_4608_4671_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4608_4671_18_20_n_0,
      DOB => RAM_reg_4608_4671_18_20_n_1,
      DOC => RAM_reg_4608_4671_18_20_n_2,
      DOD => NLW_RAM_reg_4608_4671_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_4\
    );
RAM_reg_4608_4671_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4608_4671_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4608_4671_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_4\
    );
RAM_reg_4608_4671_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4608_4671_3_5_n_0,
      DOB => RAM_reg_4608_4671_3_5_n_1,
      DOC => RAM_reg_4608_4671_3_5_n_2,
      DOD => NLW_RAM_reg_4608_4671_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_4\
    );
RAM_reg_4608_4671_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4608_4671_6_8_n_0,
      DOB => RAM_reg_4608_4671_6_8_n_1,
      DOC => RAM_reg_4608_4671_6_8_n_2,
      DOD => NLW_RAM_reg_4608_4671_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_4\
    );
RAM_reg_4608_4671_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4608_4671_9_11_n_0,
      DOB => RAM_reg_4608_4671_9_11_n_1,
      DOC => RAM_reg_4608_4671_9_11_n_2,
      DOD => NLW_RAM_reg_4608_4671_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_4\
    );
RAM_reg_4672_4735_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4672_4735_0_2_n_0,
      DOB => RAM_reg_4672_4735_0_2_n_1,
      DOC => RAM_reg_4672_4735_0_2_n_2,
      DOD => NLW_RAM_reg_4672_4735_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_10\
    );
RAM_reg_4672_4735_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4672_4735_12_14_n_0,
      DOB => RAM_reg_4672_4735_12_14_n_1,
      DOC => RAM_reg_4672_4735_12_14_n_2,
      DOD => NLW_RAM_reg_4672_4735_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_10\
    );
RAM_reg_4672_4735_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4672_4735_15_17_n_0,
      DOB => RAM_reg_4672_4735_15_17_n_1,
      DOC => RAM_reg_4672_4735_15_17_n_2,
      DOD => NLW_RAM_reg_4672_4735_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_10\
    );
RAM_reg_4672_4735_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4672_4735_18_20_n_0,
      DOB => RAM_reg_4672_4735_18_20_n_1,
      DOC => RAM_reg_4672_4735_18_20_n_2,
      DOD => NLW_RAM_reg_4672_4735_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_10\
    );
RAM_reg_4672_4735_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4672_4735_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4672_4735_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_10\
    );
RAM_reg_4672_4735_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4672_4735_3_5_n_0,
      DOB => RAM_reg_4672_4735_3_5_n_1,
      DOC => RAM_reg_4672_4735_3_5_n_2,
      DOD => NLW_RAM_reg_4672_4735_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_10\
    );
RAM_reg_4672_4735_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4672_4735_6_8_n_0,
      DOB => RAM_reg_4672_4735_6_8_n_1,
      DOC => RAM_reg_4672_4735_6_8_n_2,
      DOD => NLW_RAM_reg_4672_4735_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_10\
    );
RAM_reg_4672_4735_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4672_4735_9_11_n_0,
      DOB => RAM_reg_4672_4735_9_11_n_1,
      DOC => RAM_reg_4672_4735_9_11_n_2,
      DOD => NLW_RAM_reg_4672_4735_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_10\
    );
RAM_reg_4736_4799_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4736_4799_0_2_n_0,
      DOB => RAM_reg_4736_4799_0_2_n_1,
      DOC => RAM_reg_4736_4799_0_2_n_2,
      DOD => NLW_RAM_reg_4736_4799_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_11\
    );
RAM_reg_4736_4799_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4736_4799_12_14_n_0,
      DOB => RAM_reg_4736_4799_12_14_n_1,
      DOC => RAM_reg_4736_4799_12_14_n_2,
      DOD => NLW_RAM_reg_4736_4799_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_11\
    );
RAM_reg_4736_4799_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4736_4799_15_17_n_0,
      DOB => RAM_reg_4736_4799_15_17_n_1,
      DOC => RAM_reg_4736_4799_15_17_n_2,
      DOD => NLW_RAM_reg_4736_4799_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_11\
    );
RAM_reg_4736_4799_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4736_4799_18_20_n_0,
      DOB => RAM_reg_4736_4799_18_20_n_1,
      DOC => RAM_reg_4736_4799_18_20_n_2,
      DOD => NLW_RAM_reg_4736_4799_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_11\
    );
RAM_reg_4736_4799_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4736_4799_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4736_4799_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_11\
    );
RAM_reg_4736_4799_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4736_4799_3_5_n_0,
      DOB => RAM_reg_4736_4799_3_5_n_1,
      DOC => RAM_reg_4736_4799_3_5_n_2,
      DOD => NLW_RAM_reg_4736_4799_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_11\
    );
RAM_reg_4736_4799_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4736_4799_6_8_n_0,
      DOB => RAM_reg_4736_4799_6_8_n_1,
      DOC => RAM_reg_4736_4799_6_8_n_2,
      DOD => NLW_RAM_reg_4736_4799_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_11\
    );
RAM_reg_4736_4799_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4736_4799_9_11_n_0,
      DOB => RAM_reg_4736_4799_9_11_n_1,
      DOC => RAM_reg_4736_4799_9_11_n_2,
      DOD => NLW_RAM_reg_4736_4799_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_11\
    );
RAM_reg_4800_4863_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4800_4863_0_2_n_0,
      DOB => RAM_reg_4800_4863_0_2_n_1,
      DOC => RAM_reg_4800_4863_0_2_n_2,
      DOD => NLW_RAM_reg_4800_4863_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_12\
    );
RAM_reg_4800_4863_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4800_4863_12_14_n_0,
      DOB => RAM_reg_4800_4863_12_14_n_1,
      DOC => RAM_reg_4800_4863_12_14_n_2,
      DOD => NLW_RAM_reg_4800_4863_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_12\
    );
RAM_reg_4800_4863_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4800_4863_15_17_n_0,
      DOB => RAM_reg_4800_4863_15_17_n_1,
      DOC => RAM_reg_4800_4863_15_17_n_2,
      DOD => NLW_RAM_reg_4800_4863_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_12\
    );
RAM_reg_4800_4863_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4800_4863_18_20_n_0,
      DOB => RAM_reg_4800_4863_18_20_n_1,
      DOC => RAM_reg_4800_4863_18_20_n_2,
      DOD => NLW_RAM_reg_4800_4863_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_12\
    );
RAM_reg_4800_4863_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4800_4863_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4800_4863_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_12\
    );
RAM_reg_4800_4863_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4800_4863_3_5_n_0,
      DOB => RAM_reg_4800_4863_3_5_n_1,
      DOC => RAM_reg_4800_4863_3_5_n_2,
      DOD => NLW_RAM_reg_4800_4863_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_12\
    );
RAM_reg_4800_4863_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4800_4863_6_8_n_0,
      DOB => RAM_reg_4800_4863_6_8_n_1,
      DOC => RAM_reg_4800_4863_6_8_n_2,
      DOD => NLW_RAM_reg_4800_4863_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_12\
    );
RAM_reg_4800_4863_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4800_4863_9_11_n_0,
      DOB => RAM_reg_4800_4863_9_11_n_1,
      DOC => RAM_reg_4800_4863_9_11_n_2,
      DOD => NLW_RAM_reg_4800_4863_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_12\
    );
RAM_reg_4864_4927_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4864_4927_0_2_n_0,
      DOB => RAM_reg_4864_4927_0_2_n_1,
      DOC => RAM_reg_4864_4927_0_2_n_2,
      DOD => NLW_RAM_reg_4864_4927_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_4\
    );
RAM_reg_4864_4927_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4864_4927_12_14_n_0,
      DOB => RAM_reg_4864_4927_12_14_n_1,
      DOC => RAM_reg_4864_4927_12_14_n_2,
      DOD => NLW_RAM_reg_4864_4927_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_4\
    );
RAM_reg_4864_4927_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4864_4927_15_17_n_0,
      DOB => RAM_reg_4864_4927_15_17_n_1,
      DOC => RAM_reg_4864_4927_15_17_n_2,
      DOD => NLW_RAM_reg_4864_4927_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_4\
    );
RAM_reg_4864_4927_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4864_4927_18_20_n_0,
      DOB => RAM_reg_4864_4927_18_20_n_1,
      DOC => RAM_reg_4864_4927_18_20_n_2,
      DOD => NLW_RAM_reg_4864_4927_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_4\
    );
RAM_reg_4864_4927_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4864_4927_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4864_4927_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_4\
    );
RAM_reg_4864_4927_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4864_4927_3_5_n_0,
      DOB => RAM_reg_4864_4927_3_5_n_1,
      DOC => RAM_reg_4864_4927_3_5_n_2,
      DOD => NLW_RAM_reg_4864_4927_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_4\
    );
RAM_reg_4864_4927_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4864_4927_6_8_n_0,
      DOB => RAM_reg_4864_4927_6_8_n_1,
      DOC => RAM_reg_4864_4927_6_8_n_2,
      DOD => NLW_RAM_reg_4864_4927_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_4\
    );
RAM_reg_4864_4927_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4864_4927_9_11_n_0,
      DOB => RAM_reg_4864_4927_9_11_n_1,
      DOC => RAM_reg_4864_4927_9_11_n_2,
      DOD => NLW_RAM_reg_4864_4927_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_4\
    );
RAM_reg_4928_4991_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4928_4991_0_2_n_0,
      DOB => RAM_reg_4928_4991_0_2_n_1,
      DOC => RAM_reg_4928_4991_0_2_n_2,
      DOD => NLW_RAM_reg_4928_4991_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_13\
    );
RAM_reg_4928_4991_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4928_4991_12_14_n_0,
      DOB => RAM_reg_4928_4991_12_14_n_1,
      DOC => RAM_reg_4928_4991_12_14_n_2,
      DOD => NLW_RAM_reg_4928_4991_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_13\
    );
RAM_reg_4928_4991_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4928_4991_15_17_n_0,
      DOB => RAM_reg_4928_4991_15_17_n_1,
      DOC => RAM_reg_4928_4991_15_17_n_2,
      DOD => NLW_RAM_reg_4928_4991_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_13\
    );
RAM_reg_4928_4991_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4928_4991_18_20_n_0,
      DOB => RAM_reg_4928_4991_18_20_n_1,
      DOC => RAM_reg_4928_4991_18_20_n_2,
      DOD => NLW_RAM_reg_4928_4991_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_13\
    );
RAM_reg_4928_4991_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4928_4991_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4928_4991_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_13\
    );
RAM_reg_4928_4991_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4928_4991_3_5_n_0,
      DOB => RAM_reg_4928_4991_3_5_n_1,
      DOC => RAM_reg_4928_4991_3_5_n_2,
      DOD => NLW_RAM_reg_4928_4991_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_13\
    );
RAM_reg_4928_4991_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4928_4991_6_8_n_0,
      DOB => RAM_reg_4928_4991_6_8_n_1,
      DOC => RAM_reg_4928_4991_6_8_n_2,
      DOD => NLW_RAM_reg_4928_4991_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_13\
    );
RAM_reg_4928_4991_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4928_4991_9_11_n_0,
      DOB => RAM_reg_4928_4991_9_11_n_1,
      DOC => RAM_reg_4928_4991_9_11_n_2,
      DOD => NLW_RAM_reg_4928_4991_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_13\
    );
RAM_reg_4992_5055_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_4992_5055_0_2_n_0,
      DOB => RAM_reg_4992_5055_0_2_n_1,
      DOC => RAM_reg_4992_5055_0_2_n_2,
      DOD => NLW_RAM_reg_4992_5055_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_14\
    );
RAM_reg_4992_5055_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_4992_5055_12_14_n_0,
      DOB => RAM_reg_4992_5055_12_14_n_1,
      DOC => RAM_reg_4992_5055_12_14_n_2,
      DOD => NLW_RAM_reg_4992_5055_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_14\
    );
RAM_reg_4992_5055_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_4992_5055_15_17_n_0,
      DOB => RAM_reg_4992_5055_15_17_n_1,
      DOC => RAM_reg_4992_5055_15_17_n_2,
      DOD => NLW_RAM_reg_4992_5055_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_14\
    );
RAM_reg_4992_5055_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_4992_5055_18_20_n_0,
      DOB => RAM_reg_4992_5055_18_20_n_1,
      DOC => RAM_reg_4992_5055_18_20_n_2,
      DOD => NLW_RAM_reg_4992_5055_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_14\
    );
RAM_reg_4992_5055_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_4992_5055_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_4992_5055_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_14\
    );
RAM_reg_4992_5055_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_4992_5055_3_5_n_0,
      DOB => RAM_reg_4992_5055_3_5_n_1,
      DOC => RAM_reg_4992_5055_3_5_n_2,
      DOD => NLW_RAM_reg_4992_5055_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_14\
    );
RAM_reg_4992_5055_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_4992_5055_6_8_n_0,
      DOB => RAM_reg_4992_5055_6_8_n_1,
      DOC => RAM_reg_4992_5055_6_8_n_2,
      DOD => NLW_RAM_reg_4992_5055_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_14\
    );
RAM_reg_4992_5055_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_4992_5055_9_11_n_0,
      DOB => RAM_reg_4992_5055_9_11_n_1,
      DOC => RAM_reg_4992_5055_9_11_n_2,
      DOD => NLW_RAM_reg_4992_5055_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_14\
    );
RAM_reg_5056_5119_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5056_5119_0_2_n_0,
      DOB => RAM_reg_5056_5119_0_2_n_1,
      DOC => RAM_reg_5056_5119_0_2_n_2,
      DOD => NLW_RAM_reg_5056_5119_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_5\
    );
RAM_reg_5056_5119_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5056_5119_12_14_n_0,
      DOB => RAM_reg_5056_5119_12_14_n_1,
      DOC => RAM_reg_5056_5119_12_14_n_2,
      DOD => NLW_RAM_reg_5056_5119_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_5\
    );
RAM_reg_5056_5119_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5056_5119_15_17_n_0,
      DOB => RAM_reg_5056_5119_15_17_n_1,
      DOC => RAM_reg_5056_5119_15_17_n_2,
      DOD => NLW_RAM_reg_5056_5119_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_5\
    );
RAM_reg_5056_5119_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5056_5119_18_20_n_0,
      DOB => RAM_reg_5056_5119_18_20_n_1,
      DOC => RAM_reg_5056_5119_18_20_n_2,
      DOD => NLW_RAM_reg_5056_5119_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_5\
    );
RAM_reg_5056_5119_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5056_5119_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5056_5119_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_5\
    );
RAM_reg_5056_5119_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5056_5119_3_5_n_0,
      DOB => RAM_reg_5056_5119_3_5_n_1,
      DOC => RAM_reg_5056_5119_3_5_n_2,
      DOD => NLW_RAM_reg_5056_5119_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_5\
    );
RAM_reg_5056_5119_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5056_5119_6_8_n_0,
      DOB => RAM_reg_5056_5119_6_8_n_1,
      DOC => RAM_reg_5056_5119_6_8_n_2,
      DOD => NLW_RAM_reg_5056_5119_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_5\
    );
RAM_reg_5056_5119_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5056_5119_9_11_n_0,
      DOB => RAM_reg_5056_5119_9_11_n_1,
      DOC => RAM_reg_5056_5119_9_11_n_2,
      DOD => NLW_RAM_reg_5056_5119_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_5\
    );
RAM_reg_5120_5183_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5120_5183_0_2_n_0,
      DOB => RAM_reg_5120_5183_0_2_n_1,
      DOC => RAM_reg_5120_5183_0_2_n_2,
      DOD => NLW_RAM_reg_5120_5183_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_6\
    );
RAM_reg_5120_5183_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5120_5183_12_14_n_0,
      DOB => RAM_reg_5120_5183_12_14_n_1,
      DOC => RAM_reg_5120_5183_12_14_n_2,
      DOD => NLW_RAM_reg_5120_5183_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_6\
    );
RAM_reg_5120_5183_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5120_5183_15_17_n_0,
      DOB => RAM_reg_5120_5183_15_17_n_1,
      DOC => RAM_reg_5120_5183_15_17_n_2,
      DOD => NLW_RAM_reg_5120_5183_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_6\
    );
RAM_reg_5120_5183_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5120_5183_18_20_n_0,
      DOB => RAM_reg_5120_5183_18_20_n_1,
      DOC => RAM_reg_5120_5183_18_20_n_2,
      DOD => NLW_RAM_reg_5120_5183_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_6\
    );
RAM_reg_5120_5183_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5120_5183_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5120_5183_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_6\
    );
RAM_reg_5120_5183_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5120_5183_3_5_n_0,
      DOB => RAM_reg_5120_5183_3_5_n_1,
      DOC => RAM_reg_5120_5183_3_5_n_2,
      DOD => NLW_RAM_reg_5120_5183_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_6\
    );
RAM_reg_5120_5183_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5120_5183_6_8_n_0,
      DOB => RAM_reg_5120_5183_6_8_n_1,
      DOC => RAM_reg_5120_5183_6_8_n_2,
      DOD => NLW_RAM_reg_5120_5183_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_6\
    );
RAM_reg_5120_5183_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5120_5183_9_11_n_0,
      DOB => RAM_reg_5120_5183_9_11_n_1,
      DOC => RAM_reg_5120_5183_9_11_n_2,
      DOD => NLW_RAM_reg_5120_5183_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_6\
    );
RAM_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_512_575_0_2_n_0,
      DOB => RAM_reg_512_575_0_2_n_1,
      DOC => RAM_reg_512_575_0_2_n_2,
      DOD => NLW_RAM_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_512_575_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_512_575_12_14_n_0,
      DOB => RAM_reg_512_575_12_14_n_1,
      DOC => RAM_reg_512_575_12_14_n_2,
      DOD => NLW_RAM_reg_512_575_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_512_575_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_512_575_15_17_n_0,
      DOB => RAM_reg_512_575_15_17_n_1,
      DOC => RAM_reg_512_575_15_17_n_2,
      DOD => NLW_RAM_reg_512_575_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_512_575_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_512_575_18_20_n_0,
      DOB => RAM_reg_512_575_18_20_n_1,
      DOC => RAM_reg_512_575_18_20_n_2,
      DOD => NLW_RAM_reg_512_575_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_512_575_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_512_575_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_512_575_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_512_575_3_5_n_0,
      DOB => RAM_reg_512_575_3_5_n_1,
      DOC => RAM_reg_512_575_3_5_n_2,
      DOD => NLW_RAM_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_512_575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_512_575_6_8_n_0,
      DOB => RAM_reg_512_575_6_8_n_1,
      DOC => RAM_reg_512_575_6_8_n_2,
      DOD => NLW_RAM_reg_512_575_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_512_575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_512_575_9_11_n_0,
      DOB => RAM_reg_512_575_9_11_n_1,
      DOC => RAM_reg_512_575_9_11_n_2,
      DOD => NLW_RAM_reg_512_575_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_5184_5247_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5184_5247_0_2_n_0,
      DOB => RAM_reg_5184_5247_0_2_n_1,
      DOC => RAM_reg_5184_5247_0_2_n_2,
      DOD => NLW_RAM_reg_5184_5247_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_7\
    );
RAM_reg_5184_5247_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5184_5247_12_14_n_0,
      DOB => RAM_reg_5184_5247_12_14_n_1,
      DOC => RAM_reg_5184_5247_12_14_n_2,
      DOD => NLW_RAM_reg_5184_5247_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_7\
    );
RAM_reg_5184_5247_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5184_5247_15_17_n_0,
      DOB => RAM_reg_5184_5247_15_17_n_1,
      DOC => RAM_reg_5184_5247_15_17_n_2,
      DOD => NLW_RAM_reg_5184_5247_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_7\
    );
RAM_reg_5184_5247_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5184_5247_18_20_n_0,
      DOB => RAM_reg_5184_5247_18_20_n_1,
      DOC => RAM_reg_5184_5247_18_20_n_2,
      DOD => NLW_RAM_reg_5184_5247_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_7\
    );
RAM_reg_5184_5247_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5184_5247_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5184_5247_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_7\
    );
RAM_reg_5184_5247_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5184_5247_3_5_n_0,
      DOB => RAM_reg_5184_5247_3_5_n_1,
      DOC => RAM_reg_5184_5247_3_5_n_2,
      DOD => NLW_RAM_reg_5184_5247_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_7\
    );
RAM_reg_5184_5247_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5184_5247_6_8_n_0,
      DOB => RAM_reg_5184_5247_6_8_n_1,
      DOC => RAM_reg_5184_5247_6_8_n_2,
      DOD => NLW_RAM_reg_5184_5247_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_7\
    );
RAM_reg_5184_5247_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5184_5247_9_11_n_0,
      DOB => RAM_reg_5184_5247_9_11_n_1,
      DOC => RAM_reg_5184_5247_9_11_n_2,
      DOD => NLW_RAM_reg_5184_5247_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_7\
    );
RAM_reg_5248_5311_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5248_5311_0_2_n_0,
      DOB => RAM_reg_5248_5311_0_2_n_1,
      DOC => RAM_reg_5248_5311_0_2_n_2,
      DOD => NLW_RAM_reg_5248_5311_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_8\
    );
RAM_reg_5248_5311_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5248_5311_12_14_n_0,
      DOB => RAM_reg_5248_5311_12_14_n_1,
      DOC => RAM_reg_5248_5311_12_14_n_2,
      DOD => NLW_RAM_reg_5248_5311_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_8\
    );
RAM_reg_5248_5311_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5248_5311_15_17_n_0,
      DOB => RAM_reg_5248_5311_15_17_n_1,
      DOC => RAM_reg_5248_5311_15_17_n_2,
      DOD => NLW_RAM_reg_5248_5311_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_8\
    );
RAM_reg_5248_5311_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5248_5311_18_20_n_0,
      DOB => RAM_reg_5248_5311_18_20_n_1,
      DOC => RAM_reg_5248_5311_18_20_n_2,
      DOD => NLW_RAM_reg_5248_5311_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_8\
    );
RAM_reg_5248_5311_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5248_5311_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5248_5311_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_8\
    );
RAM_reg_5248_5311_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5248_5311_3_5_n_0,
      DOB => RAM_reg_5248_5311_3_5_n_1,
      DOC => RAM_reg_5248_5311_3_5_n_2,
      DOD => NLW_RAM_reg_5248_5311_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_8\
    );
RAM_reg_5248_5311_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5248_5311_6_8_n_0,
      DOB => RAM_reg_5248_5311_6_8_n_1,
      DOC => RAM_reg_5248_5311_6_8_n_2,
      DOD => NLW_RAM_reg_5248_5311_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_8\
    );
RAM_reg_5248_5311_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5248_5311_9_11_n_0,
      DOB => RAM_reg_5248_5311_9_11_n_1,
      DOC => RAM_reg_5248_5311_9_11_n_2,
      DOD => NLW_RAM_reg_5248_5311_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_8\
    );
RAM_reg_5312_5375_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5312_5375_0_2_n_0,
      DOB => RAM_reg_5312_5375_0_2_n_1,
      DOC => RAM_reg_5312_5375_0_2_n_2,
      DOD => NLW_RAM_reg_5312_5375_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_9\
    );
RAM_reg_5312_5375_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5312_5375_12_14_n_0,
      DOB => RAM_reg_5312_5375_12_14_n_1,
      DOC => RAM_reg_5312_5375_12_14_n_2,
      DOD => NLW_RAM_reg_5312_5375_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_9\
    );
RAM_reg_5312_5375_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5312_5375_15_17_n_0,
      DOB => RAM_reg_5312_5375_15_17_n_1,
      DOC => RAM_reg_5312_5375_15_17_n_2,
      DOD => NLW_RAM_reg_5312_5375_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_9\
    );
RAM_reg_5312_5375_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5312_5375_18_20_n_0,
      DOB => RAM_reg_5312_5375_18_20_n_1,
      DOC => RAM_reg_5312_5375_18_20_n_2,
      DOD => NLW_RAM_reg_5312_5375_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_9\
    );
RAM_reg_5312_5375_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5312_5375_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5312_5375_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_9\
    );
RAM_reg_5312_5375_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5312_5375_3_5_n_0,
      DOB => RAM_reg_5312_5375_3_5_n_1,
      DOC => RAM_reg_5312_5375_3_5_n_2,
      DOD => NLW_RAM_reg_5312_5375_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_9\
    );
RAM_reg_5312_5375_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5312_5375_6_8_n_0,
      DOB => RAM_reg_5312_5375_6_8_n_1,
      DOC => RAM_reg_5312_5375_6_8_n_2,
      DOD => NLW_RAM_reg_5312_5375_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_9\
    );
RAM_reg_5312_5375_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5312_5375_9_11_n_0,
      DOB => RAM_reg_5312_5375_9_11_n_1,
      DOC => RAM_reg_5312_5375_9_11_n_2,
      DOD => NLW_RAM_reg_5312_5375_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_9\
    );
RAM_reg_5376_5439_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5376_5439_0_2_n_0,
      DOB => RAM_reg_5376_5439_0_2_n_1,
      DOC => RAM_reg_5376_5439_0_2_n_2,
      DOD => NLW_RAM_reg_5376_5439_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_10\
    );
RAM_reg_5376_5439_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5376_5439_12_14_n_0,
      DOB => RAM_reg_5376_5439_12_14_n_1,
      DOC => RAM_reg_5376_5439_12_14_n_2,
      DOD => NLW_RAM_reg_5376_5439_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_10\
    );
RAM_reg_5376_5439_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5376_5439_15_17_n_0,
      DOB => RAM_reg_5376_5439_15_17_n_1,
      DOC => RAM_reg_5376_5439_15_17_n_2,
      DOD => NLW_RAM_reg_5376_5439_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_10\
    );
RAM_reg_5376_5439_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5376_5439_18_20_n_0,
      DOB => RAM_reg_5376_5439_18_20_n_1,
      DOC => RAM_reg_5376_5439_18_20_n_2,
      DOD => NLW_RAM_reg_5376_5439_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_10\
    );
RAM_reg_5376_5439_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5376_5439_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5376_5439_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_10\
    );
RAM_reg_5376_5439_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5376_5439_3_5_n_0,
      DOB => RAM_reg_5376_5439_3_5_n_1,
      DOC => RAM_reg_5376_5439_3_5_n_2,
      DOD => NLW_RAM_reg_5376_5439_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_10\
    );
RAM_reg_5376_5439_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5376_5439_6_8_n_0,
      DOB => RAM_reg_5376_5439_6_8_n_1,
      DOC => RAM_reg_5376_5439_6_8_n_2,
      DOD => NLW_RAM_reg_5376_5439_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_10\
    );
RAM_reg_5376_5439_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5376_5439_9_11_n_0,
      DOB => RAM_reg_5376_5439_9_11_n_1,
      DOC => RAM_reg_5376_5439_9_11_n_2,
      DOD => NLW_RAM_reg_5376_5439_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_10\
    );
RAM_reg_5440_5503_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5440_5503_0_2_n_0,
      DOB => RAM_reg_5440_5503_0_2_n_1,
      DOC => RAM_reg_5440_5503_0_2_n_2,
      DOD => NLW_RAM_reg_5440_5503_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_11\
    );
RAM_reg_5440_5503_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5440_5503_12_14_n_0,
      DOB => RAM_reg_5440_5503_12_14_n_1,
      DOC => RAM_reg_5440_5503_12_14_n_2,
      DOD => NLW_RAM_reg_5440_5503_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_11\
    );
RAM_reg_5440_5503_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5440_5503_15_17_n_0,
      DOB => RAM_reg_5440_5503_15_17_n_1,
      DOC => RAM_reg_5440_5503_15_17_n_2,
      DOD => NLW_RAM_reg_5440_5503_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_11\
    );
RAM_reg_5440_5503_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5440_5503_18_20_n_0,
      DOB => RAM_reg_5440_5503_18_20_n_1,
      DOC => RAM_reg_5440_5503_18_20_n_2,
      DOD => NLW_RAM_reg_5440_5503_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_11\
    );
RAM_reg_5440_5503_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5440_5503_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5440_5503_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_11\
    );
RAM_reg_5440_5503_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5440_5503_3_5_n_0,
      DOB => RAM_reg_5440_5503_3_5_n_1,
      DOC => RAM_reg_5440_5503_3_5_n_2,
      DOD => NLW_RAM_reg_5440_5503_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_11\
    );
RAM_reg_5440_5503_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5440_5503_6_8_n_0,
      DOB => RAM_reg_5440_5503_6_8_n_1,
      DOC => RAM_reg_5440_5503_6_8_n_2,
      DOD => NLW_RAM_reg_5440_5503_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_11\
    );
RAM_reg_5440_5503_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5440_5503_9_11_n_0,
      DOB => RAM_reg_5440_5503_9_11_n_1,
      DOC => RAM_reg_5440_5503_9_11_n_2,
      DOD => NLW_RAM_reg_5440_5503_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_11\
    );
RAM_reg_5504_5567_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5504_5567_0_2_n_0,
      DOB => RAM_reg_5504_5567_0_2_n_1,
      DOC => RAM_reg_5504_5567_0_2_n_2,
      DOD => NLW_RAM_reg_5504_5567_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_12\
    );
RAM_reg_5504_5567_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5504_5567_12_14_n_0,
      DOB => RAM_reg_5504_5567_12_14_n_1,
      DOC => RAM_reg_5504_5567_12_14_n_2,
      DOD => NLW_RAM_reg_5504_5567_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_12\
    );
RAM_reg_5504_5567_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5504_5567_15_17_n_0,
      DOB => RAM_reg_5504_5567_15_17_n_1,
      DOC => RAM_reg_5504_5567_15_17_n_2,
      DOD => NLW_RAM_reg_5504_5567_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_12\
    );
RAM_reg_5504_5567_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5504_5567_18_20_n_0,
      DOB => RAM_reg_5504_5567_18_20_n_1,
      DOC => RAM_reg_5504_5567_18_20_n_2,
      DOD => NLW_RAM_reg_5504_5567_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_12\
    );
RAM_reg_5504_5567_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5504_5567_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5504_5567_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_12\
    );
RAM_reg_5504_5567_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5504_5567_3_5_n_0,
      DOB => RAM_reg_5504_5567_3_5_n_1,
      DOC => RAM_reg_5504_5567_3_5_n_2,
      DOD => NLW_RAM_reg_5504_5567_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_12\
    );
RAM_reg_5504_5567_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5504_5567_6_8_n_0,
      DOB => RAM_reg_5504_5567_6_8_n_1,
      DOC => RAM_reg_5504_5567_6_8_n_2,
      DOD => NLW_RAM_reg_5504_5567_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_12\
    );
RAM_reg_5504_5567_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5504_5567_9_11_n_0,
      DOB => RAM_reg_5504_5567_9_11_n_1,
      DOC => RAM_reg_5504_5567_9_11_n_2,
      DOD => NLW_RAM_reg_5504_5567_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_12\
    );
RAM_reg_5568_5631_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5568_5631_0_2_n_0,
      DOB => RAM_reg_5568_5631_0_2_n_1,
      DOC => RAM_reg_5568_5631_0_2_n_2,
      DOD => NLW_RAM_reg_5568_5631_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_13\
    );
RAM_reg_5568_5631_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5568_5631_12_14_n_0,
      DOB => RAM_reg_5568_5631_12_14_n_1,
      DOC => RAM_reg_5568_5631_12_14_n_2,
      DOD => NLW_RAM_reg_5568_5631_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_13\
    );
RAM_reg_5568_5631_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5568_5631_15_17_n_0,
      DOB => RAM_reg_5568_5631_15_17_n_1,
      DOC => RAM_reg_5568_5631_15_17_n_2,
      DOD => NLW_RAM_reg_5568_5631_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_13\
    );
RAM_reg_5568_5631_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5568_5631_18_20_n_0,
      DOB => RAM_reg_5568_5631_18_20_n_1,
      DOC => RAM_reg_5568_5631_18_20_n_2,
      DOD => NLW_RAM_reg_5568_5631_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_13\
    );
RAM_reg_5568_5631_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5568_5631_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5568_5631_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_13\
    );
RAM_reg_5568_5631_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5568_5631_3_5_n_0,
      DOB => RAM_reg_5568_5631_3_5_n_1,
      DOC => RAM_reg_5568_5631_3_5_n_2,
      DOD => NLW_RAM_reg_5568_5631_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_13\
    );
RAM_reg_5568_5631_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5568_5631_6_8_n_0,
      DOB => RAM_reg_5568_5631_6_8_n_1,
      DOC => RAM_reg_5568_5631_6_8_n_2,
      DOD => NLW_RAM_reg_5568_5631_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_13\
    );
RAM_reg_5568_5631_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5568_5631_9_11_n_0,
      DOB => RAM_reg_5568_5631_9_11_n_1,
      DOC => RAM_reg_5568_5631_9_11_n_2,
      DOD => NLW_RAM_reg_5568_5631_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_13\
    );
RAM_reg_5632_5695_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5632_5695_0_2_n_0,
      DOB => RAM_reg_5632_5695_0_2_n_1,
      DOC => RAM_reg_5632_5695_0_2_n_2,
      DOD => NLW_RAM_reg_5632_5695_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_14\
    );
RAM_reg_5632_5695_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5632_5695_12_14_n_0,
      DOB => RAM_reg_5632_5695_12_14_n_1,
      DOC => RAM_reg_5632_5695_12_14_n_2,
      DOD => NLW_RAM_reg_5632_5695_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_14\
    );
RAM_reg_5632_5695_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5632_5695_15_17_n_0,
      DOB => RAM_reg_5632_5695_15_17_n_1,
      DOC => RAM_reg_5632_5695_15_17_n_2,
      DOD => NLW_RAM_reg_5632_5695_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_14\
    );
RAM_reg_5632_5695_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5632_5695_18_20_n_0,
      DOB => RAM_reg_5632_5695_18_20_n_1,
      DOC => RAM_reg_5632_5695_18_20_n_2,
      DOD => NLW_RAM_reg_5632_5695_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_14\
    );
RAM_reg_5632_5695_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5632_5695_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5632_5695_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_14\
    );
RAM_reg_5632_5695_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5632_5695_3_5_n_0,
      DOB => RAM_reg_5632_5695_3_5_n_1,
      DOC => RAM_reg_5632_5695_3_5_n_2,
      DOD => NLW_RAM_reg_5632_5695_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_14\
    );
RAM_reg_5632_5695_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5632_5695_6_8_n_0,
      DOB => RAM_reg_5632_5695_6_8_n_1,
      DOC => RAM_reg_5632_5695_6_8_n_2,
      DOD => NLW_RAM_reg_5632_5695_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_14\
    );
RAM_reg_5632_5695_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5632_5695_9_11_n_0,
      DOB => RAM_reg_5632_5695_9_11_n_1,
      DOC => RAM_reg_5632_5695_9_11_n_2,
      DOD => NLW_RAM_reg_5632_5695_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_14\
    );
RAM_reg_5696_5759_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5696_5759_0_2_n_0,
      DOB => RAM_reg_5696_5759_0_2_n_1,
      DOC => RAM_reg_5696_5759_0_2_n_2,
      DOD => NLW_RAM_reg_5696_5759_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_15\
    );
RAM_reg_5696_5759_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5696_5759_12_14_n_0,
      DOB => RAM_reg_5696_5759_12_14_n_1,
      DOC => RAM_reg_5696_5759_12_14_n_2,
      DOD => NLW_RAM_reg_5696_5759_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_15\
    );
RAM_reg_5696_5759_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5696_5759_15_17_n_0,
      DOB => RAM_reg_5696_5759_15_17_n_1,
      DOC => RAM_reg_5696_5759_15_17_n_2,
      DOD => NLW_RAM_reg_5696_5759_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_15\
    );
RAM_reg_5696_5759_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5696_5759_18_20_n_0,
      DOB => RAM_reg_5696_5759_18_20_n_1,
      DOC => RAM_reg_5696_5759_18_20_n_2,
      DOD => NLW_RAM_reg_5696_5759_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_15\
    );
RAM_reg_5696_5759_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5696_5759_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5696_5759_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_15\
    );
RAM_reg_5696_5759_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5696_5759_3_5_n_0,
      DOB => RAM_reg_5696_5759_3_5_n_1,
      DOC => RAM_reg_5696_5759_3_5_n_2,
      DOD => NLW_RAM_reg_5696_5759_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_15\
    );
RAM_reg_5696_5759_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5696_5759_6_8_n_0,
      DOB => RAM_reg_5696_5759_6_8_n_1,
      DOC => RAM_reg_5696_5759_6_8_n_2,
      DOD => NLW_RAM_reg_5696_5759_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_15\
    );
RAM_reg_5696_5759_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5696_5759_9_11_n_0,
      DOB => RAM_reg_5696_5759_9_11_n_1,
      DOC => RAM_reg_5696_5759_9_11_n_2,
      DOD => NLW_RAM_reg_5696_5759_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_15\
    );
RAM_reg_5760_5823_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5760_5823_0_2_n_0,
      DOB => RAM_reg_5760_5823_0_2_n_1,
      DOC => RAM_reg_5760_5823_0_2_n_2,
      DOD => NLW_RAM_reg_5760_5823_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_16\
    );
RAM_reg_5760_5823_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5760_5823_12_14_n_0,
      DOB => RAM_reg_5760_5823_12_14_n_1,
      DOC => RAM_reg_5760_5823_12_14_n_2,
      DOD => NLW_RAM_reg_5760_5823_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_16\
    );
RAM_reg_5760_5823_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5760_5823_15_17_n_0,
      DOB => RAM_reg_5760_5823_15_17_n_1,
      DOC => RAM_reg_5760_5823_15_17_n_2,
      DOD => NLW_RAM_reg_5760_5823_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_16\
    );
RAM_reg_5760_5823_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5760_5823_18_20_n_0,
      DOB => RAM_reg_5760_5823_18_20_n_1,
      DOC => RAM_reg_5760_5823_18_20_n_2,
      DOD => NLW_RAM_reg_5760_5823_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_16\
    );
RAM_reg_5760_5823_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5760_5823_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5760_5823_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_16\
    );
RAM_reg_5760_5823_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5760_5823_3_5_n_0,
      DOB => RAM_reg_5760_5823_3_5_n_1,
      DOC => RAM_reg_5760_5823_3_5_n_2,
      DOD => NLW_RAM_reg_5760_5823_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_16\
    );
RAM_reg_5760_5823_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5760_5823_6_8_n_0,
      DOB => RAM_reg_5760_5823_6_8_n_1,
      DOC => RAM_reg_5760_5823_6_8_n_2,
      DOD => NLW_RAM_reg_5760_5823_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_16\
    );
RAM_reg_5760_5823_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5760_5823_9_11_n_0,
      DOB => RAM_reg_5760_5823_9_11_n_1,
      DOC => RAM_reg_5760_5823_9_11_n_2,
      DOD => NLW_RAM_reg_5760_5823_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_16\
    );
RAM_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_576_639_0_2_n_0,
      DOB => RAM_reg_576_639_0_2_n_1,
      DOC => RAM_reg_576_639_0_2_n_2,
      DOD => NLW_RAM_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_2\
    );
RAM_reg_576_639_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_576_639_12_14_n_0,
      DOB => RAM_reg_576_639_12_14_n_1,
      DOC => RAM_reg_576_639_12_14_n_2,
      DOD => NLW_RAM_reg_576_639_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_2\
    );
RAM_reg_576_639_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_576_639_15_17_n_0,
      DOB => RAM_reg_576_639_15_17_n_1,
      DOC => RAM_reg_576_639_15_17_n_2,
      DOD => NLW_RAM_reg_576_639_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_2\
    );
RAM_reg_576_639_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_576_639_18_20_n_0,
      DOB => RAM_reg_576_639_18_20_n_1,
      DOC => RAM_reg_576_639_18_20_n_2,
      DOD => NLW_RAM_reg_576_639_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_2\
    );
RAM_reg_576_639_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_576_639_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_576_639_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_2\
    );
RAM_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_576_639_3_5_n_0,
      DOB => RAM_reg_576_639_3_5_n_1,
      DOC => RAM_reg_576_639_3_5_n_2,
      DOD => NLW_RAM_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_2\
    );
RAM_reg_576_639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_576_639_6_8_n_0,
      DOB => RAM_reg_576_639_6_8_n_1,
      DOC => RAM_reg_576_639_6_8_n_2,
      DOD => NLW_RAM_reg_576_639_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_2\
    );
RAM_reg_576_639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_576_639_9_11_n_0,
      DOB => RAM_reg_576_639_9_11_n_1,
      DOC => RAM_reg_576_639_9_11_n_2,
      DOD => NLW_RAM_reg_576_639_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_2\
    );
RAM_reg_5824_5887_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5824_5887_0_2_n_0,
      DOB => RAM_reg_5824_5887_0_2_n_1,
      DOC => RAM_reg_5824_5887_0_2_n_2,
      DOD => NLW_RAM_reg_5824_5887_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_17\
    );
RAM_reg_5824_5887_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5824_5887_12_14_n_0,
      DOB => RAM_reg_5824_5887_12_14_n_1,
      DOC => RAM_reg_5824_5887_12_14_n_2,
      DOD => NLW_RAM_reg_5824_5887_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_17\
    );
RAM_reg_5824_5887_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5824_5887_15_17_n_0,
      DOB => RAM_reg_5824_5887_15_17_n_1,
      DOC => RAM_reg_5824_5887_15_17_n_2,
      DOD => NLW_RAM_reg_5824_5887_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_17\
    );
RAM_reg_5824_5887_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5824_5887_18_20_n_0,
      DOB => RAM_reg_5824_5887_18_20_n_1,
      DOC => RAM_reg_5824_5887_18_20_n_2,
      DOD => NLW_RAM_reg_5824_5887_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_17\
    );
RAM_reg_5824_5887_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5824_5887_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5824_5887_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_17\
    );
RAM_reg_5824_5887_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5824_5887_3_5_n_0,
      DOB => RAM_reg_5824_5887_3_5_n_1,
      DOC => RAM_reg_5824_5887_3_5_n_2,
      DOD => NLW_RAM_reg_5824_5887_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_17\
    );
RAM_reg_5824_5887_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5824_5887_6_8_n_0,
      DOB => RAM_reg_5824_5887_6_8_n_1,
      DOC => RAM_reg_5824_5887_6_8_n_2,
      DOD => NLW_RAM_reg_5824_5887_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_17\
    );
RAM_reg_5824_5887_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5824_5887_9_11_n_0,
      DOB => RAM_reg_5824_5887_9_11_n_1,
      DOC => RAM_reg_5824_5887_9_11_n_2,
      DOD => NLW_RAM_reg_5824_5887_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_17\
    );
RAM_reg_5888_5951_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5888_5951_0_2_n_0,
      DOB => RAM_reg_5888_5951_0_2_n_1,
      DOC => RAM_reg_5888_5951_0_2_n_2,
      DOD => NLW_RAM_reg_5888_5951_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_18\
    );
RAM_reg_5888_5951_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5888_5951_12_14_n_0,
      DOB => RAM_reg_5888_5951_12_14_n_1,
      DOC => RAM_reg_5888_5951_12_14_n_2,
      DOD => NLW_RAM_reg_5888_5951_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_18\
    );
RAM_reg_5888_5951_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5888_5951_15_17_n_0,
      DOB => RAM_reg_5888_5951_15_17_n_1,
      DOC => RAM_reg_5888_5951_15_17_n_2,
      DOD => NLW_RAM_reg_5888_5951_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_18\
    );
RAM_reg_5888_5951_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5888_5951_18_20_n_0,
      DOB => RAM_reg_5888_5951_18_20_n_1,
      DOC => RAM_reg_5888_5951_18_20_n_2,
      DOD => NLW_RAM_reg_5888_5951_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_18\
    );
RAM_reg_5888_5951_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5888_5951_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5888_5951_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_18\
    );
RAM_reg_5888_5951_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5888_5951_3_5_n_0,
      DOB => RAM_reg_5888_5951_3_5_n_1,
      DOC => RAM_reg_5888_5951_3_5_n_2,
      DOD => NLW_RAM_reg_5888_5951_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_18\
    );
RAM_reg_5888_5951_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5888_5951_6_8_n_0,
      DOB => RAM_reg_5888_5951_6_8_n_1,
      DOC => RAM_reg_5888_5951_6_8_n_2,
      DOD => NLW_RAM_reg_5888_5951_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_18\
    );
RAM_reg_5888_5951_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5888_5951_9_11_n_0,
      DOB => RAM_reg_5888_5951_9_11_n_1,
      DOC => RAM_reg_5888_5951_9_11_n_2,
      DOD => NLW_RAM_reg_5888_5951_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_18\
    );
RAM_reg_5952_6015_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_5952_6015_0_2_n_0,
      DOB => RAM_reg_5952_6015_0_2_n_1,
      DOC => RAM_reg_5952_6015_0_2_n_2,
      DOD => NLW_RAM_reg_5952_6015_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_19\
    );
RAM_reg_5952_6015_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_5952_6015_12_14_n_0,
      DOB => RAM_reg_5952_6015_12_14_n_1,
      DOC => RAM_reg_5952_6015_12_14_n_2,
      DOD => NLW_RAM_reg_5952_6015_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_19\
    );
RAM_reg_5952_6015_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_5952_6015_15_17_n_0,
      DOB => RAM_reg_5952_6015_15_17_n_1,
      DOC => RAM_reg_5952_6015_15_17_n_2,
      DOD => NLW_RAM_reg_5952_6015_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_19\
    );
RAM_reg_5952_6015_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_5952_6015_18_20_n_0,
      DOB => RAM_reg_5952_6015_18_20_n_1,
      DOC => RAM_reg_5952_6015_18_20_n_2,
      DOD => NLW_RAM_reg_5952_6015_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_19\
    );
RAM_reg_5952_6015_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_5952_6015_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_5952_6015_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_19\
    );
RAM_reg_5952_6015_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_5952_6015_3_5_n_0,
      DOB => RAM_reg_5952_6015_3_5_n_1,
      DOC => RAM_reg_5952_6015_3_5_n_2,
      DOD => NLW_RAM_reg_5952_6015_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_19\
    );
RAM_reg_5952_6015_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_5952_6015_6_8_n_0,
      DOB => RAM_reg_5952_6015_6_8_n_1,
      DOC => RAM_reg_5952_6015_6_8_n_2,
      DOD => NLW_RAM_reg_5952_6015_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_19\
    );
RAM_reg_5952_6015_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_5952_6015_9_11_n_0,
      DOB => RAM_reg_5952_6015_9_11_n_1,
      DOC => RAM_reg_5952_6015_9_11_n_2,
      DOD => NLW_RAM_reg_5952_6015_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_19\
    );
RAM_reg_6016_6079_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6016_6079_0_2_n_0,
      DOB => RAM_reg_6016_6079_0_2_n_1,
      DOC => RAM_reg_6016_6079_0_2_n_2,
      DOD => NLW_RAM_reg_6016_6079_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_20\
    );
RAM_reg_6016_6079_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6016_6079_12_14_n_0,
      DOB => RAM_reg_6016_6079_12_14_n_1,
      DOC => RAM_reg_6016_6079_12_14_n_2,
      DOD => NLW_RAM_reg_6016_6079_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_20\
    );
RAM_reg_6016_6079_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6016_6079_15_17_n_0,
      DOB => RAM_reg_6016_6079_15_17_n_1,
      DOC => RAM_reg_6016_6079_15_17_n_2,
      DOD => NLW_RAM_reg_6016_6079_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_20\
    );
RAM_reg_6016_6079_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6016_6079_18_20_n_0,
      DOB => RAM_reg_6016_6079_18_20_n_1,
      DOC => RAM_reg_6016_6079_18_20_n_2,
      DOD => NLW_RAM_reg_6016_6079_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_20\
    );
RAM_reg_6016_6079_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6016_6079_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6016_6079_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_20\
    );
RAM_reg_6016_6079_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6016_6079_3_5_n_0,
      DOB => RAM_reg_6016_6079_3_5_n_1,
      DOC => RAM_reg_6016_6079_3_5_n_2,
      DOD => NLW_RAM_reg_6016_6079_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_20\
    );
RAM_reg_6016_6079_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6016_6079_6_8_n_0,
      DOB => RAM_reg_6016_6079_6_8_n_1,
      DOC => RAM_reg_6016_6079_6_8_n_2,
      DOD => NLW_RAM_reg_6016_6079_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_20\
    );
RAM_reg_6016_6079_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6016_6079_9_11_n_0,
      DOB => RAM_reg_6016_6079_9_11_n_1,
      DOC => RAM_reg_6016_6079_9_11_n_2,
      DOD => NLW_RAM_reg_6016_6079_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_20\
    );
RAM_reg_6080_6143_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6080_6143_0_2_n_0,
      DOB => RAM_reg_6080_6143_0_2_n_1,
      DOC => RAM_reg_6080_6143_0_2_n_2,
      DOD => NLW_RAM_reg_6080_6143_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_31\
    );
RAM_reg_6080_6143_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6080_6143_12_14_n_0,
      DOB => RAM_reg_6080_6143_12_14_n_1,
      DOC => RAM_reg_6080_6143_12_14_n_2,
      DOD => NLW_RAM_reg_6080_6143_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_31\
    );
RAM_reg_6080_6143_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6080_6143_15_17_n_0,
      DOB => RAM_reg_6080_6143_15_17_n_1,
      DOC => RAM_reg_6080_6143_15_17_n_2,
      DOD => NLW_RAM_reg_6080_6143_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_31\
    );
RAM_reg_6080_6143_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6080_6143_18_20_n_0,
      DOB => RAM_reg_6080_6143_18_20_n_1,
      DOC => RAM_reg_6080_6143_18_20_n_2,
      DOD => NLW_RAM_reg_6080_6143_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_31\
    );
RAM_reg_6080_6143_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6080_6143_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6080_6143_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_31\
    );
RAM_reg_6080_6143_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6080_6143_3_5_n_0,
      DOB => RAM_reg_6080_6143_3_5_n_1,
      DOC => RAM_reg_6080_6143_3_5_n_2,
      DOD => NLW_RAM_reg_6080_6143_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_31\
    );
RAM_reg_6080_6143_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6080_6143_6_8_n_0,
      DOB => RAM_reg_6080_6143_6_8_n_1,
      DOC => RAM_reg_6080_6143_6_8_n_2,
      DOD => NLW_RAM_reg_6080_6143_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_31\
    );
RAM_reg_6080_6143_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6080_6143_9_11_n_0,
      DOB => RAM_reg_6080_6143_9_11_n_1,
      DOC => RAM_reg_6080_6143_9_11_n_2,
      DOD => NLW_RAM_reg_6080_6143_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_31\
    );
RAM_reg_6144_6207_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6144_6207_0_2_n_0,
      DOB => RAM_reg_6144_6207_0_2_n_1,
      DOC => RAM_reg_6144_6207_0_2_n_2,
      DOD => NLW_RAM_reg_6144_6207_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_4\
    );
RAM_reg_6144_6207_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6144_6207_12_14_n_0,
      DOB => RAM_reg_6144_6207_12_14_n_1,
      DOC => RAM_reg_6144_6207_12_14_n_2,
      DOD => NLW_RAM_reg_6144_6207_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_4\
    );
RAM_reg_6144_6207_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6144_6207_15_17_n_0,
      DOB => RAM_reg_6144_6207_15_17_n_1,
      DOC => RAM_reg_6144_6207_15_17_n_2,
      DOD => NLW_RAM_reg_6144_6207_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_4\
    );
RAM_reg_6144_6207_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6144_6207_18_20_n_0,
      DOB => RAM_reg_6144_6207_18_20_n_1,
      DOC => RAM_reg_6144_6207_18_20_n_2,
      DOD => NLW_RAM_reg_6144_6207_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_4\
    );
RAM_reg_6144_6207_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6144_6207_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6144_6207_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_4\
    );
RAM_reg_6144_6207_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6144_6207_3_5_n_0,
      DOB => RAM_reg_6144_6207_3_5_n_1,
      DOC => RAM_reg_6144_6207_3_5_n_2,
      DOD => NLW_RAM_reg_6144_6207_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_4\
    );
RAM_reg_6144_6207_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6144_6207_6_8_n_0,
      DOB => RAM_reg_6144_6207_6_8_n_1,
      DOC => RAM_reg_6144_6207_6_8_n_2,
      DOD => NLW_RAM_reg_6144_6207_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_4\
    );
RAM_reg_6144_6207_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6144_6207_9_11_n_0,
      DOB => RAM_reg_6144_6207_9_11_n_1,
      DOC => RAM_reg_6144_6207_9_11_n_2,
      DOD => NLW_RAM_reg_6144_6207_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_4\
    );
RAM_reg_6208_6271_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6208_6271_0_2_n_0,
      DOB => RAM_reg_6208_6271_0_2_n_1,
      DOC => RAM_reg_6208_6271_0_2_n_2,
      DOD => NLW_RAM_reg_6208_6271_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_5\
    );
RAM_reg_6208_6271_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6208_6271_12_14_n_0,
      DOB => RAM_reg_6208_6271_12_14_n_1,
      DOC => RAM_reg_6208_6271_12_14_n_2,
      DOD => NLW_RAM_reg_6208_6271_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_5\
    );
RAM_reg_6208_6271_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6208_6271_15_17_n_0,
      DOB => RAM_reg_6208_6271_15_17_n_1,
      DOC => RAM_reg_6208_6271_15_17_n_2,
      DOD => NLW_RAM_reg_6208_6271_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_5\
    );
RAM_reg_6208_6271_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6208_6271_18_20_n_0,
      DOB => RAM_reg_6208_6271_18_20_n_1,
      DOC => RAM_reg_6208_6271_18_20_n_2,
      DOD => NLW_RAM_reg_6208_6271_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_5\
    );
RAM_reg_6208_6271_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6208_6271_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6208_6271_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_5\
    );
RAM_reg_6208_6271_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6208_6271_3_5_n_0,
      DOB => RAM_reg_6208_6271_3_5_n_1,
      DOC => RAM_reg_6208_6271_3_5_n_2,
      DOD => NLW_RAM_reg_6208_6271_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_5\
    );
RAM_reg_6208_6271_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6208_6271_6_8_n_0,
      DOB => RAM_reg_6208_6271_6_8_n_1,
      DOC => RAM_reg_6208_6271_6_8_n_2,
      DOD => NLW_RAM_reg_6208_6271_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_5\
    );
RAM_reg_6208_6271_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6208_6271_9_11_n_0,
      DOB => RAM_reg_6208_6271_9_11_n_1,
      DOC => RAM_reg_6208_6271_9_11_n_2,
      DOD => NLW_RAM_reg_6208_6271_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_5\
    );
RAM_reg_6272_6335_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6272_6335_0_2_n_0,
      DOB => RAM_reg_6272_6335_0_2_n_1,
      DOC => RAM_reg_6272_6335_0_2_n_2,
      DOD => NLW_RAM_reg_6272_6335_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_15\
    );
RAM_reg_6272_6335_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6272_6335_12_14_n_0,
      DOB => RAM_reg_6272_6335_12_14_n_1,
      DOC => RAM_reg_6272_6335_12_14_n_2,
      DOD => NLW_RAM_reg_6272_6335_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_15\
    );
RAM_reg_6272_6335_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6272_6335_15_17_n_0,
      DOB => RAM_reg_6272_6335_15_17_n_1,
      DOC => RAM_reg_6272_6335_15_17_n_2,
      DOD => NLW_RAM_reg_6272_6335_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_15\
    );
RAM_reg_6272_6335_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6272_6335_18_20_n_0,
      DOB => RAM_reg_6272_6335_18_20_n_1,
      DOC => RAM_reg_6272_6335_18_20_n_2,
      DOD => NLW_RAM_reg_6272_6335_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_15\
    );
RAM_reg_6272_6335_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6272_6335_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6272_6335_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_15\
    );
RAM_reg_6272_6335_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6272_6335_3_5_n_0,
      DOB => RAM_reg_6272_6335_3_5_n_1,
      DOC => RAM_reg_6272_6335_3_5_n_2,
      DOD => NLW_RAM_reg_6272_6335_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_15\
    );
RAM_reg_6272_6335_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6272_6335_6_8_n_0,
      DOB => RAM_reg_6272_6335_6_8_n_1,
      DOC => RAM_reg_6272_6335_6_8_n_2,
      DOD => NLW_RAM_reg_6272_6335_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_15\
    );
RAM_reg_6272_6335_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6272_6335_9_11_n_0,
      DOB => RAM_reg_6272_6335_9_11_n_1,
      DOC => RAM_reg_6272_6335_9_11_n_2,
      DOD => NLW_RAM_reg_6272_6335_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_15\
    );
RAM_reg_6336_6399_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6336_6399_0_2_n_0,
      DOB => RAM_reg_6336_6399_0_2_n_1,
      DOC => RAM_reg_6336_6399_0_2_n_2,
      DOD => NLW_RAM_reg_6336_6399_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_16\
    );
RAM_reg_6336_6399_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6336_6399_12_14_n_0,
      DOB => RAM_reg_6336_6399_12_14_n_1,
      DOC => RAM_reg_6336_6399_12_14_n_2,
      DOD => NLW_RAM_reg_6336_6399_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_16\
    );
RAM_reg_6336_6399_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6336_6399_15_17_n_0,
      DOB => RAM_reg_6336_6399_15_17_n_1,
      DOC => RAM_reg_6336_6399_15_17_n_2,
      DOD => NLW_RAM_reg_6336_6399_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_16\
    );
RAM_reg_6336_6399_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6336_6399_18_20_n_0,
      DOB => RAM_reg_6336_6399_18_20_n_1,
      DOC => RAM_reg_6336_6399_18_20_n_2,
      DOD => NLW_RAM_reg_6336_6399_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_16\
    );
RAM_reg_6336_6399_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6336_6399_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6336_6399_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_16\
    );
RAM_reg_6336_6399_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6336_6399_3_5_n_0,
      DOB => RAM_reg_6336_6399_3_5_n_1,
      DOC => RAM_reg_6336_6399_3_5_n_2,
      DOD => NLW_RAM_reg_6336_6399_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_16\
    );
RAM_reg_6336_6399_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6336_6399_6_8_n_0,
      DOB => RAM_reg_6336_6399_6_8_n_1,
      DOC => RAM_reg_6336_6399_6_8_n_2,
      DOD => NLW_RAM_reg_6336_6399_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_16\
    );
RAM_reg_6336_6399_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6336_6399_9_11_n_0,
      DOB => RAM_reg_6336_6399_9_11_n_1,
      DOC => RAM_reg_6336_6399_9_11_n_2,
      DOD => NLW_RAM_reg_6336_6399_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_16\
    );
RAM_reg_6400_6463_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6400_6463_0_2_n_0,
      DOB => RAM_reg_6400_6463_0_2_n_1,
      DOC => RAM_reg_6400_6463_0_2_n_2,
      DOD => NLW_RAM_reg_6400_6463_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_6\
    );
RAM_reg_6400_6463_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6400_6463_12_14_n_0,
      DOB => RAM_reg_6400_6463_12_14_n_1,
      DOC => RAM_reg_6400_6463_12_14_n_2,
      DOD => NLW_RAM_reg_6400_6463_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_6\
    );
RAM_reg_6400_6463_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6400_6463_15_17_n_0,
      DOB => RAM_reg_6400_6463_15_17_n_1,
      DOC => RAM_reg_6400_6463_15_17_n_2,
      DOD => NLW_RAM_reg_6400_6463_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_6\
    );
RAM_reg_6400_6463_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6400_6463_18_20_n_0,
      DOB => RAM_reg_6400_6463_18_20_n_1,
      DOC => RAM_reg_6400_6463_18_20_n_2,
      DOD => NLW_RAM_reg_6400_6463_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_6\
    );
RAM_reg_6400_6463_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6400_6463_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6400_6463_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_6\
    );
RAM_reg_6400_6463_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6400_6463_3_5_n_0,
      DOB => RAM_reg_6400_6463_3_5_n_1,
      DOC => RAM_reg_6400_6463_3_5_n_2,
      DOD => NLW_RAM_reg_6400_6463_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_6\
    );
RAM_reg_6400_6463_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6400_6463_6_8_n_0,
      DOB => RAM_reg_6400_6463_6_8_n_1,
      DOC => RAM_reg_6400_6463_6_8_n_2,
      DOD => NLW_RAM_reg_6400_6463_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_6\
    );
RAM_reg_6400_6463_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6400_6463_9_11_n_0,
      DOB => RAM_reg_6400_6463_9_11_n_1,
      DOC => RAM_reg_6400_6463_9_11_n_2,
      DOD => NLW_RAM_reg_6400_6463_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_6\
    );
RAM_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_640_703_0_2_n_0,
      DOB => RAM_reg_640_703_0_2_n_1,
      DOC => RAM_reg_640_703_0_2_n_2,
      DOD => NLW_RAM_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_3\
    );
RAM_reg_640_703_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_640_703_12_14_n_0,
      DOB => RAM_reg_640_703_12_14_n_1,
      DOC => RAM_reg_640_703_12_14_n_2,
      DOD => NLW_RAM_reg_640_703_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_3\
    );
RAM_reg_640_703_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_640_703_15_17_n_0,
      DOB => RAM_reg_640_703_15_17_n_1,
      DOC => RAM_reg_640_703_15_17_n_2,
      DOD => NLW_RAM_reg_640_703_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_3\
    );
RAM_reg_640_703_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_640_703_18_20_n_0,
      DOB => RAM_reg_640_703_18_20_n_1,
      DOC => RAM_reg_640_703_18_20_n_2,
      DOD => NLW_RAM_reg_640_703_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_3\
    );
RAM_reg_640_703_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_640_703_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_640_703_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_3\
    );
RAM_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_640_703_3_5_n_0,
      DOB => RAM_reg_640_703_3_5_n_1,
      DOC => RAM_reg_640_703_3_5_n_2,
      DOD => NLW_RAM_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_3\
    );
RAM_reg_640_703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_640_703_6_8_n_0,
      DOB => RAM_reg_640_703_6_8_n_1,
      DOC => RAM_reg_640_703_6_8_n_2,
      DOD => NLW_RAM_reg_640_703_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_3\
    );
RAM_reg_640_703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_640_703_9_11_n_0,
      DOB => RAM_reg_640_703_9_11_n_1,
      DOC => RAM_reg_640_703_9_11_n_2,
      DOD => NLW_RAM_reg_640_703_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_3\
    );
RAM_reg_6464_6527_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6464_6527_0_2_n_0,
      DOB => RAM_reg_6464_6527_0_2_n_1,
      DOC => RAM_reg_6464_6527_0_2_n_2,
      DOD => NLW_RAM_reg_6464_6527_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_7\
    );
RAM_reg_6464_6527_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6464_6527_12_14_n_0,
      DOB => RAM_reg_6464_6527_12_14_n_1,
      DOC => RAM_reg_6464_6527_12_14_n_2,
      DOD => NLW_RAM_reg_6464_6527_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_7\
    );
RAM_reg_6464_6527_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6464_6527_15_17_n_0,
      DOB => RAM_reg_6464_6527_15_17_n_1,
      DOC => RAM_reg_6464_6527_15_17_n_2,
      DOD => NLW_RAM_reg_6464_6527_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_7\
    );
RAM_reg_6464_6527_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6464_6527_18_20_n_0,
      DOB => RAM_reg_6464_6527_18_20_n_1,
      DOC => RAM_reg_6464_6527_18_20_n_2,
      DOD => NLW_RAM_reg_6464_6527_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_7\
    );
RAM_reg_6464_6527_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6464_6527_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6464_6527_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_7\
    );
RAM_reg_6464_6527_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6464_6527_3_5_n_0,
      DOB => RAM_reg_6464_6527_3_5_n_1,
      DOC => RAM_reg_6464_6527_3_5_n_2,
      DOD => NLW_RAM_reg_6464_6527_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_7\
    );
RAM_reg_6464_6527_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6464_6527_6_8_n_0,
      DOB => RAM_reg_6464_6527_6_8_n_1,
      DOC => RAM_reg_6464_6527_6_8_n_2,
      DOD => NLW_RAM_reg_6464_6527_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_7\
    );
RAM_reg_6464_6527_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6464_6527_9_11_n_0,
      DOB => RAM_reg_6464_6527_9_11_n_1,
      DOC => RAM_reg_6464_6527_9_11_n_2,
      DOD => NLW_RAM_reg_6464_6527_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_7\
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_64_127_0_2_n_0,
      DOB => RAM_reg_64_127_0_2_n_1,
      DOC => RAM_reg_64_127_0_2_n_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_64_127_12_14_n_0,
      DOB => RAM_reg_64_127_12_14_n_1,
      DOC => RAM_reg_64_127_12_14_n_2,
      DOD => NLW_RAM_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_64_127_15_17_n_0,
      DOB => RAM_reg_64_127_15_17_n_1,
      DOC => RAM_reg_64_127_15_17_n_2,
      DOD => NLW_RAM_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_64_127_18_20_n_0,
      DOB => RAM_reg_64_127_18_20_n_1,
      DOC => RAM_reg_64_127_18_20_n_2,
      DOD => NLW_RAM_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_64_127_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_64_127_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_64_127_3_5_n_0,
      DOB => RAM_reg_64_127_3_5_n_1,
      DOC => RAM_reg_64_127_3_5_n_2,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_64_127_6_8_n_0,
      DOB => RAM_reg_64_127_6_8_n_1,
      DOC => RAM_reg_64_127_6_8_n_2,
      DOD => NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_64_127_9_11_n_0,
      DOB => RAM_reg_64_127_9_11_n_1,
      DOC => RAM_reg_64_127_9_11_n_2,
      DOD => NLW_RAM_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_6528_6591_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6528_6591_0_2_n_0,
      DOB => RAM_reg_6528_6591_0_2_n_1,
      DOC => RAM_reg_6528_6591_0_2_n_2,
      DOD => NLW_RAM_reg_6528_6591_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_8\
    );
RAM_reg_6528_6591_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6528_6591_12_14_n_0,
      DOB => RAM_reg_6528_6591_12_14_n_1,
      DOC => RAM_reg_6528_6591_12_14_n_2,
      DOD => NLW_RAM_reg_6528_6591_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_8\
    );
RAM_reg_6528_6591_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6528_6591_15_17_n_0,
      DOB => RAM_reg_6528_6591_15_17_n_1,
      DOC => RAM_reg_6528_6591_15_17_n_2,
      DOD => NLW_RAM_reg_6528_6591_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_8\
    );
RAM_reg_6528_6591_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6528_6591_18_20_n_0,
      DOB => RAM_reg_6528_6591_18_20_n_1,
      DOC => RAM_reg_6528_6591_18_20_n_2,
      DOD => NLW_RAM_reg_6528_6591_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_8\
    );
RAM_reg_6528_6591_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6528_6591_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6528_6591_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_8\
    );
RAM_reg_6528_6591_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6528_6591_3_5_n_0,
      DOB => RAM_reg_6528_6591_3_5_n_1,
      DOC => RAM_reg_6528_6591_3_5_n_2,
      DOD => NLW_RAM_reg_6528_6591_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_8\
    );
RAM_reg_6528_6591_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6528_6591_6_8_n_0,
      DOB => RAM_reg_6528_6591_6_8_n_1,
      DOC => RAM_reg_6528_6591_6_8_n_2,
      DOD => NLW_RAM_reg_6528_6591_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_8\
    );
RAM_reg_6528_6591_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6528_6591_9_11_n_0,
      DOB => RAM_reg_6528_6591_9_11_n_1,
      DOC => RAM_reg_6528_6591_9_11_n_2,
      DOD => NLW_RAM_reg_6528_6591_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_8\
    );
RAM_reg_6592_6655_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6592_6655_0_2_n_0,
      DOB => RAM_reg_6592_6655_0_2_n_1,
      DOC => RAM_reg_6592_6655_0_2_n_2,
      DOD => NLW_RAM_reg_6592_6655_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_9\
    );
RAM_reg_6592_6655_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6592_6655_12_14_n_0,
      DOB => RAM_reg_6592_6655_12_14_n_1,
      DOC => RAM_reg_6592_6655_12_14_n_2,
      DOD => NLW_RAM_reg_6592_6655_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_9\
    );
RAM_reg_6592_6655_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6592_6655_15_17_n_0,
      DOB => RAM_reg_6592_6655_15_17_n_1,
      DOC => RAM_reg_6592_6655_15_17_n_2,
      DOD => NLW_RAM_reg_6592_6655_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_9\
    );
RAM_reg_6592_6655_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6592_6655_18_20_n_0,
      DOB => RAM_reg_6592_6655_18_20_n_1,
      DOC => RAM_reg_6592_6655_18_20_n_2,
      DOD => NLW_RAM_reg_6592_6655_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_9\
    );
RAM_reg_6592_6655_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6592_6655_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6592_6655_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_9\
    );
RAM_reg_6592_6655_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6592_6655_3_5_n_0,
      DOB => RAM_reg_6592_6655_3_5_n_1,
      DOC => RAM_reg_6592_6655_3_5_n_2,
      DOD => NLW_RAM_reg_6592_6655_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_9\
    );
RAM_reg_6592_6655_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6592_6655_6_8_n_0,
      DOB => RAM_reg_6592_6655_6_8_n_1,
      DOC => RAM_reg_6592_6655_6_8_n_2,
      DOD => NLW_RAM_reg_6592_6655_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_9\
    );
RAM_reg_6592_6655_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6592_6655_9_11_n_0,
      DOB => RAM_reg_6592_6655_9_11_n_1,
      DOC => RAM_reg_6592_6655_9_11_n_2,
      DOD => NLW_RAM_reg_6592_6655_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_9\
    );
RAM_reg_6656_6719_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6656_6719_0_2_n_0,
      DOB => RAM_reg_6656_6719_0_2_n_1,
      DOC => RAM_reg_6656_6719_0_2_n_2,
      DOD => NLW_RAM_reg_6656_6719_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_10\
    );
RAM_reg_6656_6719_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6656_6719_12_14_n_0,
      DOB => RAM_reg_6656_6719_12_14_n_1,
      DOC => RAM_reg_6656_6719_12_14_n_2,
      DOD => NLW_RAM_reg_6656_6719_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_10\
    );
RAM_reg_6656_6719_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6656_6719_15_17_n_0,
      DOB => RAM_reg_6656_6719_15_17_n_1,
      DOC => RAM_reg_6656_6719_15_17_n_2,
      DOD => NLW_RAM_reg_6656_6719_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_10\
    );
RAM_reg_6656_6719_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6656_6719_18_20_n_0,
      DOB => RAM_reg_6656_6719_18_20_n_1,
      DOC => RAM_reg_6656_6719_18_20_n_2,
      DOD => NLW_RAM_reg_6656_6719_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_10\
    );
RAM_reg_6656_6719_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6656_6719_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6656_6719_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_10\
    );
RAM_reg_6656_6719_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6656_6719_3_5_n_0,
      DOB => RAM_reg_6656_6719_3_5_n_1,
      DOC => RAM_reg_6656_6719_3_5_n_2,
      DOD => NLW_RAM_reg_6656_6719_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_10\
    );
RAM_reg_6656_6719_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6656_6719_6_8_n_0,
      DOB => RAM_reg_6656_6719_6_8_n_1,
      DOC => RAM_reg_6656_6719_6_8_n_2,
      DOD => NLW_RAM_reg_6656_6719_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_10\
    );
RAM_reg_6656_6719_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6656_6719_9_11_n_0,
      DOB => RAM_reg_6656_6719_9_11_n_1,
      DOC => RAM_reg_6656_6719_9_11_n_2,
      DOD => NLW_RAM_reg_6656_6719_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_10\
    );
RAM_reg_6720_6783_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6720_6783_0_2_n_0,
      DOB => RAM_reg_6720_6783_0_2_n_1,
      DOC => RAM_reg_6720_6783_0_2_n_2,
      DOD => NLW_RAM_reg_6720_6783_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_11\
    );
RAM_reg_6720_6783_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6720_6783_12_14_n_0,
      DOB => RAM_reg_6720_6783_12_14_n_1,
      DOC => RAM_reg_6720_6783_12_14_n_2,
      DOD => NLW_RAM_reg_6720_6783_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_11\
    );
RAM_reg_6720_6783_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6720_6783_15_17_n_0,
      DOB => RAM_reg_6720_6783_15_17_n_1,
      DOC => RAM_reg_6720_6783_15_17_n_2,
      DOD => NLW_RAM_reg_6720_6783_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_11\
    );
RAM_reg_6720_6783_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6720_6783_18_20_n_0,
      DOB => RAM_reg_6720_6783_18_20_n_1,
      DOC => RAM_reg_6720_6783_18_20_n_2,
      DOD => NLW_RAM_reg_6720_6783_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_11\
    );
RAM_reg_6720_6783_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6720_6783_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6720_6783_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_11\
    );
RAM_reg_6720_6783_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6720_6783_3_5_n_0,
      DOB => RAM_reg_6720_6783_3_5_n_1,
      DOC => RAM_reg_6720_6783_3_5_n_2,
      DOD => NLW_RAM_reg_6720_6783_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_11\
    );
RAM_reg_6720_6783_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6720_6783_6_8_n_0,
      DOB => RAM_reg_6720_6783_6_8_n_1,
      DOC => RAM_reg_6720_6783_6_8_n_2,
      DOD => NLW_RAM_reg_6720_6783_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_11\
    );
RAM_reg_6720_6783_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6720_6783_9_11_n_0,
      DOB => RAM_reg_6720_6783_9_11_n_1,
      DOC => RAM_reg_6720_6783_9_11_n_2,
      DOD => NLW_RAM_reg_6720_6783_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_11\
    );
RAM_reg_6784_6847_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6784_6847_0_2_n_0,
      DOB => RAM_reg_6784_6847_0_2_n_1,
      DOC => RAM_reg_6784_6847_0_2_n_2,
      DOD => NLW_RAM_reg_6784_6847_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_12\
    );
RAM_reg_6784_6847_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6784_6847_12_14_n_0,
      DOB => RAM_reg_6784_6847_12_14_n_1,
      DOC => RAM_reg_6784_6847_12_14_n_2,
      DOD => NLW_RAM_reg_6784_6847_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_12\
    );
RAM_reg_6784_6847_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6784_6847_15_17_n_0,
      DOB => RAM_reg_6784_6847_15_17_n_1,
      DOC => RAM_reg_6784_6847_15_17_n_2,
      DOD => NLW_RAM_reg_6784_6847_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_12\
    );
RAM_reg_6784_6847_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6784_6847_18_20_n_0,
      DOB => RAM_reg_6784_6847_18_20_n_1,
      DOC => RAM_reg_6784_6847_18_20_n_2,
      DOD => NLW_RAM_reg_6784_6847_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_12\
    );
RAM_reg_6784_6847_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6784_6847_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6784_6847_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_12\
    );
RAM_reg_6784_6847_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6784_6847_3_5_n_0,
      DOB => RAM_reg_6784_6847_3_5_n_1,
      DOC => RAM_reg_6784_6847_3_5_n_2,
      DOD => NLW_RAM_reg_6784_6847_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_12\
    );
RAM_reg_6784_6847_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6784_6847_6_8_n_0,
      DOB => RAM_reg_6784_6847_6_8_n_1,
      DOC => RAM_reg_6784_6847_6_8_n_2,
      DOD => NLW_RAM_reg_6784_6847_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_12\
    );
RAM_reg_6784_6847_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6784_6847_9_11_n_0,
      DOB => RAM_reg_6784_6847_9_11_n_1,
      DOC => RAM_reg_6784_6847_9_11_n_2,
      DOD => NLW_RAM_reg_6784_6847_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_12\
    );
RAM_reg_6848_6911_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6848_6911_0_2_n_0,
      DOB => RAM_reg_6848_6911_0_2_n_1,
      DOC => RAM_reg_6848_6911_0_2_n_2,
      DOD => NLW_RAM_reg_6848_6911_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_13\
    );
RAM_reg_6848_6911_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6848_6911_12_14_n_0,
      DOB => RAM_reg_6848_6911_12_14_n_1,
      DOC => RAM_reg_6848_6911_12_14_n_2,
      DOD => NLW_RAM_reg_6848_6911_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_13\
    );
RAM_reg_6848_6911_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6848_6911_15_17_n_0,
      DOB => RAM_reg_6848_6911_15_17_n_1,
      DOC => RAM_reg_6848_6911_15_17_n_2,
      DOD => NLW_RAM_reg_6848_6911_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_13\
    );
RAM_reg_6848_6911_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6848_6911_18_20_n_0,
      DOB => RAM_reg_6848_6911_18_20_n_1,
      DOC => RAM_reg_6848_6911_18_20_n_2,
      DOD => NLW_RAM_reg_6848_6911_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_13\
    );
RAM_reg_6848_6911_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6848_6911_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6848_6911_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_13\
    );
RAM_reg_6848_6911_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6848_6911_3_5_n_0,
      DOB => RAM_reg_6848_6911_3_5_n_1,
      DOC => RAM_reg_6848_6911_3_5_n_2,
      DOD => NLW_RAM_reg_6848_6911_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_13\
    );
RAM_reg_6848_6911_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6848_6911_6_8_n_0,
      DOB => RAM_reg_6848_6911_6_8_n_1,
      DOC => RAM_reg_6848_6911_6_8_n_2,
      DOD => NLW_RAM_reg_6848_6911_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_13\
    );
RAM_reg_6848_6911_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6848_6911_9_11_n_0,
      DOB => RAM_reg_6848_6911_9_11_n_1,
      DOC => RAM_reg_6848_6911_9_11_n_2,
      DOD => NLW_RAM_reg_6848_6911_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_13\
    );
RAM_reg_6912_6975_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6912_6975_0_2_n_0,
      DOB => RAM_reg_6912_6975_0_2_n_1,
      DOC => RAM_reg_6912_6975_0_2_n_2,
      DOD => NLW_RAM_reg_6912_6975_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_14\
    );
RAM_reg_6912_6975_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6912_6975_12_14_n_0,
      DOB => RAM_reg_6912_6975_12_14_n_1,
      DOC => RAM_reg_6912_6975_12_14_n_2,
      DOD => NLW_RAM_reg_6912_6975_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_14\
    );
RAM_reg_6912_6975_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6912_6975_15_17_n_0,
      DOB => RAM_reg_6912_6975_15_17_n_1,
      DOC => RAM_reg_6912_6975_15_17_n_2,
      DOD => NLW_RAM_reg_6912_6975_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_14\
    );
RAM_reg_6912_6975_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6912_6975_18_20_n_0,
      DOB => RAM_reg_6912_6975_18_20_n_1,
      DOC => RAM_reg_6912_6975_18_20_n_2,
      DOD => NLW_RAM_reg_6912_6975_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_14\
    );
RAM_reg_6912_6975_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6912_6975_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6912_6975_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_14\
    );
RAM_reg_6912_6975_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6912_6975_3_5_n_0,
      DOB => RAM_reg_6912_6975_3_5_n_1,
      DOC => RAM_reg_6912_6975_3_5_n_2,
      DOD => NLW_RAM_reg_6912_6975_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_14\
    );
RAM_reg_6912_6975_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6912_6975_6_8_n_0,
      DOB => RAM_reg_6912_6975_6_8_n_1,
      DOC => RAM_reg_6912_6975_6_8_n_2,
      DOD => NLW_RAM_reg_6912_6975_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_14\
    );
RAM_reg_6912_6975_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6912_6975_9_11_n_0,
      DOB => RAM_reg_6912_6975_9_11_n_1,
      DOC => RAM_reg_6912_6975_9_11_n_2,
      DOD => NLW_RAM_reg_6912_6975_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_14\
    );
RAM_reg_6976_7039_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_6976_7039_0_2_n_0,
      DOB => RAM_reg_6976_7039_0_2_n_1,
      DOC => RAM_reg_6976_7039_0_2_n_2,
      DOD => NLW_RAM_reg_6976_7039_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_15\
    );
RAM_reg_6976_7039_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_6976_7039_12_14_n_0,
      DOB => RAM_reg_6976_7039_12_14_n_1,
      DOC => RAM_reg_6976_7039_12_14_n_2,
      DOD => NLW_RAM_reg_6976_7039_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_15\
    );
RAM_reg_6976_7039_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_6976_7039_15_17_n_0,
      DOB => RAM_reg_6976_7039_15_17_n_1,
      DOC => RAM_reg_6976_7039_15_17_n_2,
      DOD => NLW_RAM_reg_6976_7039_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_15\
    );
RAM_reg_6976_7039_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_6976_7039_18_20_n_0,
      DOB => RAM_reg_6976_7039_18_20_n_1,
      DOC => RAM_reg_6976_7039_18_20_n_2,
      DOD => NLW_RAM_reg_6976_7039_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_15\
    );
RAM_reg_6976_7039_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_6976_7039_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_6976_7039_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_15\
    );
RAM_reg_6976_7039_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_6976_7039_3_5_n_0,
      DOB => RAM_reg_6976_7039_3_5_n_1,
      DOC => RAM_reg_6976_7039_3_5_n_2,
      DOD => NLW_RAM_reg_6976_7039_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_15\
    );
RAM_reg_6976_7039_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_6976_7039_6_8_n_0,
      DOB => RAM_reg_6976_7039_6_8_n_1,
      DOC => RAM_reg_6976_7039_6_8_n_2,
      DOD => NLW_RAM_reg_6976_7039_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_15\
    );
RAM_reg_6976_7039_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_6976_7039_9_11_n_0,
      DOB => RAM_reg_6976_7039_9_11_n_1,
      DOC => RAM_reg_6976_7039_9_11_n_2,
      DOD => NLW_RAM_reg_6976_7039_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_15\
    );
RAM_reg_7040_7103_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7040_7103_0_2_n_0,
      DOB => RAM_reg_7040_7103_0_2_n_1,
      DOC => RAM_reg_7040_7103_0_2_n_2,
      DOD => NLW_RAM_reg_7040_7103_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_16\
    );
RAM_reg_7040_7103_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7040_7103_12_14_n_0,
      DOB => RAM_reg_7040_7103_12_14_n_1,
      DOC => RAM_reg_7040_7103_12_14_n_2,
      DOD => NLW_RAM_reg_7040_7103_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_16\
    );
RAM_reg_7040_7103_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7040_7103_15_17_n_0,
      DOB => RAM_reg_7040_7103_15_17_n_1,
      DOC => RAM_reg_7040_7103_15_17_n_2,
      DOD => NLW_RAM_reg_7040_7103_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_16\
    );
RAM_reg_7040_7103_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7040_7103_18_20_n_0,
      DOB => RAM_reg_7040_7103_18_20_n_1,
      DOC => RAM_reg_7040_7103_18_20_n_2,
      DOD => NLW_RAM_reg_7040_7103_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_16\
    );
RAM_reg_7040_7103_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7040_7103_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7040_7103_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_16\
    );
RAM_reg_7040_7103_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7040_7103_3_5_n_0,
      DOB => RAM_reg_7040_7103_3_5_n_1,
      DOC => RAM_reg_7040_7103_3_5_n_2,
      DOD => NLW_RAM_reg_7040_7103_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_16\
    );
RAM_reg_7040_7103_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7040_7103_6_8_n_0,
      DOB => RAM_reg_7040_7103_6_8_n_1,
      DOC => RAM_reg_7040_7103_6_8_n_2,
      DOD => NLW_RAM_reg_7040_7103_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_16\
    );
RAM_reg_7040_7103_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7040_7103_9_11_n_0,
      DOB => RAM_reg_7040_7103_9_11_n_1,
      DOC => RAM_reg_7040_7103_9_11_n_2,
      DOD => NLW_RAM_reg_7040_7103_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_16\
    );
RAM_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_704_767_0_2_n_0,
      DOB => RAM_reg_704_767_0_2_n_1,
      DOC => RAM_reg_704_767_0_2_n_2,
      DOD => NLW_RAM_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_0\
    );
RAM_reg_704_767_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_704_767_12_14_n_0,
      DOB => RAM_reg_704_767_12_14_n_1,
      DOC => RAM_reg_704_767_12_14_n_2,
      DOD => NLW_RAM_reg_704_767_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_0\
    );
RAM_reg_704_767_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_704_767_15_17_n_0,
      DOB => RAM_reg_704_767_15_17_n_1,
      DOC => RAM_reg_704_767_15_17_n_2,
      DOD => NLW_RAM_reg_704_767_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_0\
    );
RAM_reg_704_767_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_704_767_18_20_n_0,
      DOB => RAM_reg_704_767_18_20_n_1,
      DOC => RAM_reg_704_767_18_20_n_2,
      DOD => NLW_RAM_reg_704_767_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_0\
    );
RAM_reg_704_767_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_704_767_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_704_767_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_0\
    );
RAM_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_704_767_3_5_n_0,
      DOB => RAM_reg_704_767_3_5_n_1,
      DOC => RAM_reg_704_767_3_5_n_2,
      DOD => NLW_RAM_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_0\
    );
RAM_reg_704_767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_704_767_6_8_n_0,
      DOB => RAM_reg_704_767_6_8_n_1,
      DOC => RAM_reg_704_767_6_8_n_2,
      DOD => NLW_RAM_reg_704_767_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_0\
    );
RAM_reg_704_767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_704_767_9_11_n_0,
      DOB => RAM_reg_704_767_9_11_n_1,
      DOC => RAM_reg_704_767_9_11_n_2,
      DOD => NLW_RAM_reg_704_767_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_0\
    );
RAM_reg_7104_7167_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7104_7167_0_2_n_0,
      DOB => RAM_reg_7104_7167_0_2_n_1,
      DOC => RAM_reg_7104_7167_0_2_n_2,
      DOD => NLW_RAM_reg_7104_7167_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_32\
    );
RAM_reg_7104_7167_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7104_7167_12_14_n_0,
      DOB => RAM_reg_7104_7167_12_14_n_1,
      DOC => RAM_reg_7104_7167_12_14_n_2,
      DOD => NLW_RAM_reg_7104_7167_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_32\
    );
RAM_reg_7104_7167_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7104_7167_15_17_n_0,
      DOB => RAM_reg_7104_7167_15_17_n_1,
      DOC => RAM_reg_7104_7167_15_17_n_2,
      DOD => NLW_RAM_reg_7104_7167_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_32\
    );
RAM_reg_7104_7167_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7104_7167_18_20_n_0,
      DOB => RAM_reg_7104_7167_18_20_n_1,
      DOC => RAM_reg_7104_7167_18_20_n_2,
      DOD => NLW_RAM_reg_7104_7167_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_32\
    );
RAM_reg_7104_7167_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7104_7167_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7104_7167_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_32\
    );
RAM_reg_7104_7167_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7104_7167_3_5_n_0,
      DOB => RAM_reg_7104_7167_3_5_n_1,
      DOC => RAM_reg_7104_7167_3_5_n_2,
      DOD => NLW_RAM_reg_7104_7167_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_32\
    );
RAM_reg_7104_7167_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7104_7167_6_8_n_0,
      DOB => RAM_reg_7104_7167_6_8_n_1,
      DOC => RAM_reg_7104_7167_6_8_n_2,
      DOD => NLW_RAM_reg_7104_7167_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_32\
    );
RAM_reg_7104_7167_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7104_7167_9_11_n_0,
      DOB => RAM_reg_7104_7167_9_11_n_1,
      DOC => RAM_reg_7104_7167_9_11_n_2,
      DOD => NLW_RAM_reg_7104_7167_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_32\
    );
RAM_reg_7168_7231_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7168_7231_0_2_n_0,
      DOB => RAM_reg_7168_7231_0_2_n_1,
      DOC => RAM_reg_7168_7231_0_2_n_2,
      DOD => NLW_RAM_reg_7168_7231_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_11\
    );
RAM_reg_7168_7231_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7168_7231_12_14_n_0,
      DOB => RAM_reg_7168_7231_12_14_n_1,
      DOC => RAM_reg_7168_7231_12_14_n_2,
      DOD => NLW_RAM_reg_7168_7231_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_11\
    );
RAM_reg_7168_7231_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7168_7231_15_17_n_0,
      DOB => RAM_reg_7168_7231_15_17_n_1,
      DOC => RAM_reg_7168_7231_15_17_n_2,
      DOD => NLW_RAM_reg_7168_7231_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_11\
    );
RAM_reg_7168_7231_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7168_7231_18_20_n_0,
      DOB => RAM_reg_7168_7231_18_20_n_1,
      DOC => RAM_reg_7168_7231_18_20_n_2,
      DOD => NLW_RAM_reg_7168_7231_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_11\
    );
RAM_reg_7168_7231_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7168_7231_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7168_7231_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_11\
    );
RAM_reg_7168_7231_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7168_7231_3_5_n_0,
      DOB => RAM_reg_7168_7231_3_5_n_1,
      DOC => RAM_reg_7168_7231_3_5_n_2,
      DOD => NLW_RAM_reg_7168_7231_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_11\
    );
RAM_reg_7168_7231_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7168_7231_6_8_n_0,
      DOB => RAM_reg_7168_7231_6_8_n_1,
      DOC => RAM_reg_7168_7231_6_8_n_2,
      DOD => NLW_RAM_reg_7168_7231_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_11\
    );
RAM_reg_7168_7231_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7168_7231_9_11_n_0,
      DOB => RAM_reg_7168_7231_9_11_n_1,
      DOC => RAM_reg_7168_7231_9_11_n_2,
      DOD => NLW_RAM_reg_7168_7231_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_11\
    );
RAM_reg_7232_7295_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7232_7295_0_2_n_0,
      DOB => RAM_reg_7232_7295_0_2_n_1,
      DOC => RAM_reg_7232_7295_0_2_n_2,
      DOD => NLW_RAM_reg_7232_7295_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_12\
    );
RAM_reg_7232_7295_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7232_7295_12_14_n_0,
      DOB => RAM_reg_7232_7295_12_14_n_1,
      DOC => RAM_reg_7232_7295_12_14_n_2,
      DOD => NLW_RAM_reg_7232_7295_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_12\
    );
RAM_reg_7232_7295_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7232_7295_15_17_n_0,
      DOB => RAM_reg_7232_7295_15_17_n_1,
      DOC => RAM_reg_7232_7295_15_17_n_2,
      DOD => NLW_RAM_reg_7232_7295_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_12\
    );
RAM_reg_7232_7295_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7232_7295_18_20_n_0,
      DOB => RAM_reg_7232_7295_18_20_n_1,
      DOC => RAM_reg_7232_7295_18_20_n_2,
      DOD => NLW_RAM_reg_7232_7295_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_12\
    );
RAM_reg_7232_7295_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7232_7295_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7232_7295_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_12\
    );
RAM_reg_7232_7295_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7232_7295_3_5_n_0,
      DOB => RAM_reg_7232_7295_3_5_n_1,
      DOC => RAM_reg_7232_7295_3_5_n_2,
      DOD => NLW_RAM_reg_7232_7295_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_12\
    );
RAM_reg_7232_7295_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7232_7295_6_8_n_0,
      DOB => RAM_reg_7232_7295_6_8_n_1,
      DOC => RAM_reg_7232_7295_6_8_n_2,
      DOD => NLW_RAM_reg_7232_7295_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_12\
    );
RAM_reg_7232_7295_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7232_7295_9_11_n_0,
      DOB => RAM_reg_7232_7295_9_11_n_1,
      DOC => RAM_reg_7232_7295_9_11_n_2,
      DOD => NLW_RAM_reg_7232_7295_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_12\
    );
RAM_reg_7296_7359_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7296_7359_0_2_n_0,
      DOB => RAM_reg_7296_7359_0_2_n_1,
      DOC => RAM_reg_7296_7359_0_2_n_2,
      DOD => NLW_RAM_reg_7296_7359_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_13\
    );
RAM_reg_7296_7359_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7296_7359_12_14_n_0,
      DOB => RAM_reg_7296_7359_12_14_n_1,
      DOC => RAM_reg_7296_7359_12_14_n_2,
      DOD => NLW_RAM_reg_7296_7359_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_13\
    );
RAM_reg_7296_7359_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7296_7359_15_17_n_0,
      DOB => RAM_reg_7296_7359_15_17_n_1,
      DOC => RAM_reg_7296_7359_15_17_n_2,
      DOD => NLW_RAM_reg_7296_7359_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_13\
    );
RAM_reg_7296_7359_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7296_7359_18_20_n_0,
      DOB => RAM_reg_7296_7359_18_20_n_1,
      DOC => RAM_reg_7296_7359_18_20_n_2,
      DOD => NLW_RAM_reg_7296_7359_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_13\
    );
RAM_reg_7296_7359_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7296_7359_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7296_7359_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_13\
    );
RAM_reg_7296_7359_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7296_7359_3_5_n_0,
      DOB => RAM_reg_7296_7359_3_5_n_1,
      DOC => RAM_reg_7296_7359_3_5_n_2,
      DOD => NLW_RAM_reg_7296_7359_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_13\
    );
RAM_reg_7296_7359_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7296_7359_6_8_n_0,
      DOB => RAM_reg_7296_7359_6_8_n_1,
      DOC => RAM_reg_7296_7359_6_8_n_2,
      DOD => NLW_RAM_reg_7296_7359_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_13\
    );
RAM_reg_7296_7359_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7296_7359_9_11_n_0,
      DOB => RAM_reg_7296_7359_9_11_n_1,
      DOC => RAM_reg_7296_7359_9_11_n_2,
      DOD => NLW_RAM_reg_7296_7359_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_13\
    );
RAM_reg_7360_7423_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7360_7423_0_2_n_0,
      DOB => RAM_reg_7360_7423_0_2_n_1,
      DOC => RAM_reg_7360_7423_0_2_n_2,
      DOD => NLW_RAM_reg_7360_7423_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_14\
    );
RAM_reg_7360_7423_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7360_7423_12_14_n_0,
      DOB => RAM_reg_7360_7423_12_14_n_1,
      DOC => RAM_reg_7360_7423_12_14_n_2,
      DOD => NLW_RAM_reg_7360_7423_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_14\
    );
RAM_reg_7360_7423_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7360_7423_15_17_n_0,
      DOB => RAM_reg_7360_7423_15_17_n_1,
      DOC => RAM_reg_7360_7423_15_17_n_2,
      DOD => NLW_RAM_reg_7360_7423_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_14\
    );
RAM_reg_7360_7423_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7360_7423_18_20_n_0,
      DOB => RAM_reg_7360_7423_18_20_n_1,
      DOC => RAM_reg_7360_7423_18_20_n_2,
      DOD => NLW_RAM_reg_7360_7423_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_14\
    );
RAM_reg_7360_7423_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7360_7423_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7360_7423_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_14\
    );
RAM_reg_7360_7423_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7360_7423_3_5_n_0,
      DOB => RAM_reg_7360_7423_3_5_n_1,
      DOC => RAM_reg_7360_7423_3_5_n_2,
      DOD => NLW_RAM_reg_7360_7423_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_14\
    );
RAM_reg_7360_7423_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7360_7423_6_8_n_0,
      DOB => RAM_reg_7360_7423_6_8_n_1,
      DOC => RAM_reg_7360_7423_6_8_n_2,
      DOD => NLW_RAM_reg_7360_7423_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_14\
    );
RAM_reg_7360_7423_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7360_7423_9_11_n_0,
      DOB => RAM_reg_7360_7423_9_11_n_1,
      DOC => RAM_reg_7360_7423_9_11_n_2,
      DOD => NLW_RAM_reg_7360_7423_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_14\
    );
RAM_reg_7424_7487_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7424_7487_0_2_n_0,
      DOB => RAM_reg_7424_7487_0_2_n_1,
      DOC => RAM_reg_7424_7487_0_2_n_2,
      DOD => NLW_RAM_reg_7424_7487_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_15\
    );
RAM_reg_7424_7487_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7424_7487_12_14_n_0,
      DOB => RAM_reg_7424_7487_12_14_n_1,
      DOC => RAM_reg_7424_7487_12_14_n_2,
      DOD => NLW_RAM_reg_7424_7487_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_15\
    );
RAM_reg_7424_7487_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7424_7487_15_17_n_0,
      DOB => RAM_reg_7424_7487_15_17_n_1,
      DOC => RAM_reg_7424_7487_15_17_n_2,
      DOD => NLW_RAM_reg_7424_7487_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_15\
    );
RAM_reg_7424_7487_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7424_7487_18_20_n_0,
      DOB => RAM_reg_7424_7487_18_20_n_1,
      DOC => RAM_reg_7424_7487_18_20_n_2,
      DOD => NLW_RAM_reg_7424_7487_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_15\
    );
RAM_reg_7424_7487_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7424_7487_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7424_7487_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_15\
    );
RAM_reg_7424_7487_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7424_7487_3_5_n_0,
      DOB => RAM_reg_7424_7487_3_5_n_1,
      DOC => RAM_reg_7424_7487_3_5_n_2,
      DOD => NLW_RAM_reg_7424_7487_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_15\
    );
RAM_reg_7424_7487_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7424_7487_6_8_n_0,
      DOB => RAM_reg_7424_7487_6_8_n_1,
      DOC => RAM_reg_7424_7487_6_8_n_2,
      DOD => NLW_RAM_reg_7424_7487_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_15\
    );
RAM_reg_7424_7487_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7424_7487_9_11_n_0,
      DOB => RAM_reg_7424_7487_9_11_n_1,
      DOC => RAM_reg_7424_7487_9_11_n_2,
      DOD => NLW_RAM_reg_7424_7487_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_15\
    );
RAM_reg_7488_7551_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7488_7551_0_2_n_0,
      DOB => RAM_reg_7488_7551_0_2_n_1,
      DOC => RAM_reg_7488_7551_0_2_n_2,
      DOD => NLW_RAM_reg_7488_7551_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_16\
    );
RAM_reg_7488_7551_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7488_7551_12_14_n_0,
      DOB => RAM_reg_7488_7551_12_14_n_1,
      DOC => RAM_reg_7488_7551_12_14_n_2,
      DOD => NLW_RAM_reg_7488_7551_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_16\
    );
RAM_reg_7488_7551_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7488_7551_15_17_n_0,
      DOB => RAM_reg_7488_7551_15_17_n_1,
      DOC => RAM_reg_7488_7551_15_17_n_2,
      DOD => NLW_RAM_reg_7488_7551_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_16\
    );
RAM_reg_7488_7551_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7488_7551_18_20_n_0,
      DOB => RAM_reg_7488_7551_18_20_n_1,
      DOC => RAM_reg_7488_7551_18_20_n_2,
      DOD => NLW_RAM_reg_7488_7551_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_16\
    );
RAM_reg_7488_7551_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7488_7551_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7488_7551_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_16\
    );
RAM_reg_7488_7551_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7488_7551_3_5_n_0,
      DOB => RAM_reg_7488_7551_3_5_n_1,
      DOC => RAM_reg_7488_7551_3_5_n_2,
      DOD => NLW_RAM_reg_7488_7551_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_16\
    );
RAM_reg_7488_7551_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7488_7551_6_8_n_0,
      DOB => RAM_reg_7488_7551_6_8_n_1,
      DOC => RAM_reg_7488_7551_6_8_n_2,
      DOD => NLW_RAM_reg_7488_7551_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_16\
    );
RAM_reg_7488_7551_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7488_7551_9_11_n_0,
      DOB => RAM_reg_7488_7551_9_11_n_1,
      DOC => RAM_reg_7488_7551_9_11_n_2,
      DOD => NLW_RAM_reg_7488_7551_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_16\
    );
RAM_reg_7552_7615_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7552_7615_0_2_n_0,
      DOB => RAM_reg_7552_7615_0_2_n_1,
      DOC => RAM_reg_7552_7615_0_2_n_2,
      DOD => NLW_RAM_reg_7552_7615_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_17\
    );
RAM_reg_7552_7615_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7552_7615_12_14_n_0,
      DOB => RAM_reg_7552_7615_12_14_n_1,
      DOC => RAM_reg_7552_7615_12_14_n_2,
      DOD => NLW_RAM_reg_7552_7615_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_17\
    );
RAM_reg_7552_7615_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7552_7615_15_17_n_0,
      DOB => RAM_reg_7552_7615_15_17_n_1,
      DOC => RAM_reg_7552_7615_15_17_n_2,
      DOD => NLW_RAM_reg_7552_7615_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_17\
    );
RAM_reg_7552_7615_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7552_7615_18_20_n_0,
      DOB => RAM_reg_7552_7615_18_20_n_1,
      DOC => RAM_reg_7552_7615_18_20_n_2,
      DOD => NLW_RAM_reg_7552_7615_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_17\
    );
RAM_reg_7552_7615_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7552_7615_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7552_7615_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_17\
    );
RAM_reg_7552_7615_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7552_7615_3_5_n_0,
      DOB => RAM_reg_7552_7615_3_5_n_1,
      DOC => RAM_reg_7552_7615_3_5_n_2,
      DOD => NLW_RAM_reg_7552_7615_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_17\
    );
RAM_reg_7552_7615_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7552_7615_6_8_n_0,
      DOB => RAM_reg_7552_7615_6_8_n_1,
      DOC => RAM_reg_7552_7615_6_8_n_2,
      DOD => NLW_RAM_reg_7552_7615_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_17\
    );
RAM_reg_7552_7615_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7552_7615_9_11_n_0,
      DOB => RAM_reg_7552_7615_9_11_n_1,
      DOC => RAM_reg_7552_7615_9_11_n_2,
      DOD => NLW_RAM_reg_7552_7615_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_17\
    );
RAM_reg_7616_7679_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7616_7679_0_2_n_0,
      DOB => RAM_reg_7616_7679_0_2_n_1,
      DOC => RAM_reg_7616_7679_0_2_n_2,
      DOD => NLW_RAM_reg_7616_7679_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_18\
    );
RAM_reg_7616_7679_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7616_7679_12_14_n_0,
      DOB => RAM_reg_7616_7679_12_14_n_1,
      DOC => RAM_reg_7616_7679_12_14_n_2,
      DOD => NLW_RAM_reg_7616_7679_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_18\
    );
RAM_reg_7616_7679_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7616_7679_15_17_n_0,
      DOB => RAM_reg_7616_7679_15_17_n_1,
      DOC => RAM_reg_7616_7679_15_17_n_2,
      DOD => NLW_RAM_reg_7616_7679_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_18\
    );
RAM_reg_7616_7679_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7616_7679_18_20_n_0,
      DOB => RAM_reg_7616_7679_18_20_n_1,
      DOC => RAM_reg_7616_7679_18_20_n_2,
      DOD => NLW_RAM_reg_7616_7679_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_18\
    );
RAM_reg_7616_7679_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7616_7679_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7616_7679_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_18\
    );
RAM_reg_7616_7679_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7616_7679_3_5_n_0,
      DOB => RAM_reg_7616_7679_3_5_n_1,
      DOC => RAM_reg_7616_7679_3_5_n_2,
      DOD => NLW_RAM_reg_7616_7679_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_18\
    );
RAM_reg_7616_7679_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7616_7679_6_8_n_0,
      DOB => RAM_reg_7616_7679_6_8_n_1,
      DOC => RAM_reg_7616_7679_6_8_n_2,
      DOD => NLW_RAM_reg_7616_7679_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_18\
    );
RAM_reg_7616_7679_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7616_7679_9_11_n_0,
      DOB => RAM_reg_7616_7679_9_11_n_1,
      DOC => RAM_reg_7616_7679_9_11_n_2,
      DOD => NLW_RAM_reg_7616_7679_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_18\
    );
RAM_reg_7680_7743_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7680_7743_0_2_n_0,
      DOB => RAM_reg_7680_7743_0_2_n_1,
      DOC => RAM_reg_7680_7743_0_2_n_2,
      DOD => NLW_RAM_reg_7680_7743_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_17\
    );
RAM_reg_7680_7743_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7680_7743_12_14_n_0,
      DOB => RAM_reg_7680_7743_12_14_n_1,
      DOC => RAM_reg_7680_7743_12_14_n_2,
      DOD => NLW_RAM_reg_7680_7743_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_17\
    );
RAM_reg_7680_7743_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7680_7743_15_17_n_0,
      DOB => RAM_reg_7680_7743_15_17_n_1,
      DOC => RAM_reg_7680_7743_15_17_n_2,
      DOD => NLW_RAM_reg_7680_7743_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_17\
    );
RAM_reg_7680_7743_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7680_7743_18_20_n_0,
      DOB => RAM_reg_7680_7743_18_20_n_1,
      DOC => RAM_reg_7680_7743_18_20_n_2,
      DOD => NLW_RAM_reg_7680_7743_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_17\
    );
RAM_reg_7680_7743_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7680_7743_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7680_7743_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_17\
    );
RAM_reg_7680_7743_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7680_7743_3_5_n_0,
      DOB => RAM_reg_7680_7743_3_5_n_1,
      DOC => RAM_reg_7680_7743_3_5_n_2,
      DOD => NLW_RAM_reg_7680_7743_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_17\
    );
RAM_reg_7680_7743_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7680_7743_6_8_n_0,
      DOB => RAM_reg_7680_7743_6_8_n_1,
      DOC => RAM_reg_7680_7743_6_8_n_2,
      DOD => NLW_RAM_reg_7680_7743_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_17\
    );
RAM_reg_7680_7743_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7680_7743_9_11_n_0,
      DOB => RAM_reg_7680_7743_9_11_n_1,
      DOC => RAM_reg_7680_7743_9_11_n_2,
      DOD => NLW_RAM_reg_7680_7743_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_17\
    );
RAM_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_768_831_0_2_n_0,
      DOB => RAM_reg_768_831_0_2_n_1,
      DOC => RAM_reg_768_831_0_2_n_2,
      DOD => NLW_RAM_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_4\
    );
RAM_reg_768_831_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_768_831_12_14_n_0,
      DOB => RAM_reg_768_831_12_14_n_1,
      DOC => RAM_reg_768_831_12_14_n_2,
      DOD => NLW_RAM_reg_768_831_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_4\
    );
RAM_reg_768_831_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_768_831_15_17_n_0,
      DOB => RAM_reg_768_831_15_17_n_1,
      DOC => RAM_reg_768_831_15_17_n_2,
      DOD => NLW_RAM_reg_768_831_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_4\
    );
RAM_reg_768_831_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_768_831_18_20_n_0,
      DOB => RAM_reg_768_831_18_20_n_1,
      DOC => RAM_reg_768_831_18_20_n_2,
      DOD => NLW_RAM_reg_768_831_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_4\
    );
RAM_reg_768_831_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_768_831_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_768_831_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_4\
    );
RAM_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_768_831_3_5_n_0,
      DOB => RAM_reg_768_831_3_5_n_1,
      DOC => RAM_reg_768_831_3_5_n_2,
      DOD => NLW_RAM_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_4\
    );
RAM_reg_768_831_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_768_831_6_8_n_0,
      DOB => RAM_reg_768_831_6_8_n_1,
      DOC => RAM_reg_768_831_6_8_n_2,
      DOD => NLW_RAM_reg_768_831_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_4\
    );
RAM_reg_768_831_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_768_831_9_11_n_0,
      DOB => RAM_reg_768_831_9_11_n_1,
      DOC => RAM_reg_768_831_9_11_n_2,
      DOD => NLW_RAM_reg_768_831_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[12]_4\
    );
RAM_reg_7744_7807_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7744_7807_0_2_n_0,
      DOB => RAM_reg_7744_7807_0_2_n_1,
      DOC => RAM_reg_7744_7807_0_2_n_2,
      DOD => NLW_RAM_reg_7744_7807_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_18\
    );
RAM_reg_7744_7807_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7744_7807_12_14_n_0,
      DOB => RAM_reg_7744_7807_12_14_n_1,
      DOC => RAM_reg_7744_7807_12_14_n_2,
      DOD => NLW_RAM_reg_7744_7807_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_18\
    );
RAM_reg_7744_7807_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7744_7807_15_17_n_0,
      DOB => RAM_reg_7744_7807_15_17_n_1,
      DOC => RAM_reg_7744_7807_15_17_n_2,
      DOD => NLW_RAM_reg_7744_7807_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_18\
    );
RAM_reg_7744_7807_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7744_7807_18_20_n_0,
      DOB => RAM_reg_7744_7807_18_20_n_1,
      DOC => RAM_reg_7744_7807_18_20_n_2,
      DOD => NLW_RAM_reg_7744_7807_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_18\
    );
RAM_reg_7744_7807_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7744_7807_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7744_7807_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_18\
    );
RAM_reg_7744_7807_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7744_7807_3_5_n_0,
      DOB => RAM_reg_7744_7807_3_5_n_1,
      DOC => RAM_reg_7744_7807_3_5_n_2,
      DOD => NLW_RAM_reg_7744_7807_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_18\
    );
RAM_reg_7744_7807_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7744_7807_6_8_n_0,
      DOB => RAM_reg_7744_7807_6_8_n_1,
      DOC => RAM_reg_7744_7807_6_8_n_2,
      DOD => NLW_RAM_reg_7744_7807_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_18\
    );
RAM_reg_7744_7807_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7744_7807_9_11_n_0,
      DOB => RAM_reg_7744_7807_9_11_n_1,
      DOC => RAM_reg_7744_7807_9_11_n_2,
      DOD => NLW_RAM_reg_7744_7807_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_18\
    );
RAM_reg_7808_7871_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7808_7871_0_2_n_0,
      DOB => RAM_reg_7808_7871_0_2_n_1,
      DOC => RAM_reg_7808_7871_0_2_n_2,
      DOD => NLW_RAM_reg_7808_7871_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_19\
    );
RAM_reg_7808_7871_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7808_7871_12_14_n_0,
      DOB => RAM_reg_7808_7871_12_14_n_1,
      DOC => RAM_reg_7808_7871_12_14_n_2,
      DOD => NLW_RAM_reg_7808_7871_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_19\
    );
RAM_reg_7808_7871_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7808_7871_15_17_n_0,
      DOB => RAM_reg_7808_7871_15_17_n_1,
      DOC => RAM_reg_7808_7871_15_17_n_2,
      DOD => NLW_RAM_reg_7808_7871_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_19\
    );
RAM_reg_7808_7871_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7808_7871_18_20_n_0,
      DOB => RAM_reg_7808_7871_18_20_n_1,
      DOC => RAM_reg_7808_7871_18_20_n_2,
      DOD => NLW_RAM_reg_7808_7871_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_19\
    );
RAM_reg_7808_7871_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7808_7871_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7808_7871_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_19\
    );
RAM_reg_7808_7871_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7808_7871_3_5_n_0,
      DOB => RAM_reg_7808_7871_3_5_n_1,
      DOC => RAM_reg_7808_7871_3_5_n_2,
      DOD => NLW_RAM_reg_7808_7871_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_19\
    );
RAM_reg_7808_7871_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7808_7871_6_8_n_0,
      DOB => RAM_reg_7808_7871_6_8_n_1,
      DOC => RAM_reg_7808_7871_6_8_n_2,
      DOD => NLW_RAM_reg_7808_7871_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_19\
    );
RAM_reg_7808_7871_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7808_7871_9_11_n_0,
      DOB => RAM_reg_7808_7871_9_11_n_1,
      DOC => RAM_reg_7808_7871_9_11_n_2,
      DOD => NLW_RAM_reg_7808_7871_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_19\
    );
RAM_reg_7872_7935_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7872_7935_0_2_n_0,
      DOB => RAM_reg_7872_7935_0_2_n_1,
      DOC => RAM_reg_7872_7935_0_2_n_2,
      DOD => NLW_RAM_reg_7872_7935_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_20\
    );
RAM_reg_7872_7935_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7872_7935_12_14_n_0,
      DOB => RAM_reg_7872_7935_12_14_n_1,
      DOC => RAM_reg_7872_7935_12_14_n_2,
      DOD => NLW_RAM_reg_7872_7935_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_20\
    );
RAM_reg_7872_7935_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7872_7935_15_17_n_0,
      DOB => RAM_reg_7872_7935_15_17_n_1,
      DOC => RAM_reg_7872_7935_15_17_n_2,
      DOD => NLW_RAM_reg_7872_7935_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_20\
    );
RAM_reg_7872_7935_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7872_7935_18_20_n_0,
      DOB => RAM_reg_7872_7935_18_20_n_1,
      DOC => RAM_reg_7872_7935_18_20_n_2,
      DOD => NLW_RAM_reg_7872_7935_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_20\
    );
RAM_reg_7872_7935_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7872_7935_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7872_7935_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_20\
    );
RAM_reg_7872_7935_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7872_7935_3_5_n_0,
      DOB => RAM_reg_7872_7935_3_5_n_1,
      DOC => RAM_reg_7872_7935_3_5_n_2,
      DOD => NLW_RAM_reg_7872_7935_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_20\
    );
RAM_reg_7872_7935_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7872_7935_6_8_n_0,
      DOB => RAM_reg_7872_7935_6_8_n_1,
      DOC => RAM_reg_7872_7935_6_8_n_2,
      DOD => NLW_RAM_reg_7872_7935_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_20\
    );
RAM_reg_7872_7935_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7872_7935_9_11_n_0,
      DOB => RAM_reg_7872_7935_9_11_n_1,
      DOC => RAM_reg_7872_7935_9_11_n_2,
      DOD => NLW_RAM_reg_7872_7935_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_20\
    );
RAM_reg_7936_7999_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_7936_7999_0_2_n_0,
      DOB => RAM_reg_7936_7999_0_2_n_1,
      DOC => RAM_reg_7936_7999_0_2_n_2,
      DOD => NLW_RAM_reg_7936_7999_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_19\
    );
RAM_reg_7936_7999_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_7936_7999_12_14_n_0,
      DOB => RAM_reg_7936_7999_12_14_n_1,
      DOC => RAM_reg_7936_7999_12_14_n_2,
      DOD => NLW_RAM_reg_7936_7999_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_19\
    );
RAM_reg_7936_7999_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_7936_7999_15_17_n_0,
      DOB => RAM_reg_7936_7999_15_17_n_1,
      DOC => RAM_reg_7936_7999_15_17_n_2,
      DOD => NLW_RAM_reg_7936_7999_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_19\
    );
RAM_reg_7936_7999_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_7936_7999_18_20_n_0,
      DOB => RAM_reg_7936_7999_18_20_n_1,
      DOC => RAM_reg_7936_7999_18_20_n_2,
      DOD => NLW_RAM_reg_7936_7999_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_19\
    );
RAM_reg_7936_7999_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_7936_7999_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_7936_7999_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_19\
    );
RAM_reg_7936_7999_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_7936_7999_3_5_n_0,
      DOB => RAM_reg_7936_7999_3_5_n_1,
      DOC => RAM_reg_7936_7999_3_5_n_2,
      DOD => NLW_RAM_reg_7936_7999_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_19\
    );
RAM_reg_7936_7999_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_7936_7999_6_8_n_0,
      DOB => RAM_reg_7936_7999_6_8_n_1,
      DOC => RAM_reg_7936_7999_6_8_n_2,
      DOD => NLW_RAM_reg_7936_7999_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_19\
    );
RAM_reg_7936_7999_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_7936_7999_9_11_n_0,
      DOB => RAM_reg_7936_7999_9_11_n_1,
      DOC => RAM_reg_7936_7999_9_11_n_2,
      DOD => NLW_RAM_reg_7936_7999_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_19\
    );
RAM_reg_8000_8063_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_8000_8063_0_2_n_0,
      DOB => RAM_reg_8000_8063_0_2_n_1,
      DOC => RAM_reg_8000_8063_0_2_n_2,
      DOD => NLW_RAM_reg_8000_8063_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_21\
    );
RAM_reg_8000_8063_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_8000_8063_12_14_n_0,
      DOB => RAM_reg_8000_8063_12_14_n_1,
      DOC => RAM_reg_8000_8063_12_14_n_2,
      DOD => NLW_RAM_reg_8000_8063_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_21\
    );
RAM_reg_8000_8063_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_8000_8063_15_17_n_0,
      DOB => RAM_reg_8000_8063_15_17_n_1,
      DOC => RAM_reg_8000_8063_15_17_n_2,
      DOD => NLW_RAM_reg_8000_8063_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_21\
    );
RAM_reg_8000_8063_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_8000_8063_18_20_n_0,
      DOB => RAM_reg_8000_8063_18_20_n_1,
      DOC => RAM_reg_8000_8063_18_20_n_2,
      DOD => NLW_RAM_reg_8000_8063_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_21\
    );
RAM_reg_8000_8063_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_8000_8063_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_8000_8063_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_21\
    );
RAM_reg_8000_8063_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_8000_8063_3_5_n_0,
      DOB => RAM_reg_8000_8063_3_5_n_1,
      DOC => RAM_reg_8000_8063_3_5_n_2,
      DOD => NLW_RAM_reg_8000_8063_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_21\
    );
RAM_reg_8000_8063_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_8000_8063_6_8_n_0,
      DOB => RAM_reg_8000_8063_6_8_n_1,
      DOC => RAM_reg_8000_8063_6_8_n_2,
      DOD => NLW_RAM_reg_8000_8063_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_21\
    );
RAM_reg_8000_8063_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_8000_8063_9_11_n_0,
      DOB => RAM_reg_8000_8063_9_11_n_1,
      DOC => RAM_reg_8000_8063_9_11_n_2,
      DOD => NLW_RAM_reg_8000_8063_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_21\
    );
RAM_reg_8064_8127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_8064_8127_0_2_n_0,
      DOB => RAM_reg_8064_8127_0_2_n_1,
      DOC => RAM_reg_8064_8127_0_2_n_2,
      DOD => NLW_RAM_reg_8064_8127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_22\
    );
RAM_reg_8064_8127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_8064_8127_12_14_n_0,
      DOB => RAM_reg_8064_8127_12_14_n_1,
      DOC => RAM_reg_8064_8127_12_14_n_2,
      DOD => NLW_RAM_reg_8064_8127_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_22\
    );
RAM_reg_8064_8127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_8064_8127_15_17_n_0,
      DOB => RAM_reg_8064_8127_15_17_n_1,
      DOC => RAM_reg_8064_8127_15_17_n_2,
      DOD => NLW_RAM_reg_8064_8127_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_22\
    );
RAM_reg_8064_8127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_8064_8127_18_20_n_0,
      DOB => RAM_reg_8064_8127_18_20_n_1,
      DOC => RAM_reg_8064_8127_18_20_n_2,
      DOD => NLW_RAM_reg_8064_8127_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_22\
    );
RAM_reg_8064_8127_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_8064_8127_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_8064_8127_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_22\
    );
RAM_reg_8064_8127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_8064_8127_3_5_n_0,
      DOB => RAM_reg_8064_8127_3_5_n_1,
      DOC => RAM_reg_8064_8127_3_5_n_2,
      DOD => NLW_RAM_reg_8064_8127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_22\
    );
RAM_reg_8064_8127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_8064_8127_6_8_n_0,
      DOB => RAM_reg_8064_8127_6_8_n_1,
      DOC => RAM_reg_8064_8127_6_8_n_2,
      DOD => NLW_RAM_reg_8064_8127_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_22\
    );
RAM_reg_8064_8127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_8064_8127_9_11_n_0,
      DOB => RAM_reg_8064_8127_9_11_n_1,
      DOC => RAM_reg_8064_8127_9_11_n_2,
      DOD => NLW_RAM_reg_8064_8127_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_22\
    );
RAM_reg_8128_8191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_8128_8191_0_2_n_0,
      DOB => RAM_reg_8128_8191_0_2_n_1,
      DOC => RAM_reg_8128_8191_0_2_n_2,
      DOD => NLW_RAM_reg_8128_8191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_21\
    );
RAM_reg_8128_8191_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_8128_8191_12_14_n_0,
      DOB => RAM_reg_8128_8191_12_14_n_1,
      DOC => RAM_reg_8128_8191_12_14_n_2,
      DOD => NLW_RAM_reg_8128_8191_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_21\
    );
RAM_reg_8128_8191_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_8128_8191_15_17_n_0,
      DOB => RAM_reg_8128_8191_15_17_n_1,
      DOC => RAM_reg_8128_8191_15_17_n_2,
      DOD => NLW_RAM_reg_8128_8191_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_21\
    );
RAM_reg_8128_8191_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_8128_8191_18_20_n_0,
      DOB => RAM_reg_8128_8191_18_20_n_1,
      DOC => RAM_reg_8128_8191_18_20_n_2,
      DOD => NLW_RAM_reg_8128_8191_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_21\
    );
RAM_reg_8128_8191_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_8128_8191_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep\,
      DPRA1 => \gc1.count_d2_reg[1]_rep\,
      DPRA2 => \gc1.count_d2_reg[2]_rep\,
      DPRA3 => \gc1.count_d2_reg[3]_rep\,
      DPRA4 => \gc1.count_d2_reg[4]_rep\,
      DPRA5 => \gc1.count_d2_reg[5]_rep\,
      SPO => NLW_RAM_reg_8128_8191_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_21\
    );
RAM_reg_8128_8191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_8128_8191_3_5_n_0,
      DOB => RAM_reg_8128_8191_3_5_n_1,
      DOC => RAM_reg_8128_8191_3_5_n_2,
      DOD => NLW_RAM_reg_8128_8191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_21\
    );
RAM_reg_8128_8191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_8128_8191_6_8_n_0,
      DOB => RAM_reg_8128_8191_6_8_n_1,
      DOC => RAM_reg_8128_8191_6_8_n_2,
      DOD => NLW_RAM_reg_8128_8191_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_21\
    );
RAM_reg_8128_8191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_8128_8191_9_11_n_0,
      DOB => RAM_reg_8128_8191_9_11_n_1,
      DOC => RAM_reg_8128_8191_9_11_n_2,
      DOD => NLW_RAM_reg_8128_8191_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[11]_21\
    );
RAM_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_832_895_0_2_n_0,
      DOB => RAM_reg_832_895_0_2_n_1,
      DOC => RAM_reg_832_895_0_2_n_2,
      DOD => NLW_RAM_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_1\
    );
RAM_reg_832_895_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_832_895_12_14_n_0,
      DOB => RAM_reg_832_895_12_14_n_1,
      DOC => RAM_reg_832_895_12_14_n_2,
      DOD => NLW_RAM_reg_832_895_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_1\
    );
RAM_reg_832_895_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_832_895_15_17_n_0,
      DOB => RAM_reg_832_895_15_17_n_1,
      DOC => RAM_reg_832_895_15_17_n_2,
      DOD => NLW_RAM_reg_832_895_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_1\
    );
RAM_reg_832_895_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_832_895_18_20_n_0,
      DOB => RAM_reg_832_895_18_20_n_1,
      DOC => RAM_reg_832_895_18_20_n_2,
      DOD => NLW_RAM_reg_832_895_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_1\
    );
RAM_reg_832_895_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_832_895_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_832_895_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_1\
    );
RAM_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_832_895_3_5_n_0,
      DOB => RAM_reg_832_895_3_5_n_1,
      DOC => RAM_reg_832_895_3_5_n_2,
      DOD => NLW_RAM_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_1\
    );
RAM_reg_832_895_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_832_895_6_8_n_0,
      DOB => RAM_reg_832_895_6_8_n_1,
      DOC => RAM_reg_832_895_6_8_n_2,
      DOD => NLW_RAM_reg_832_895_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_1\
    );
RAM_reg_832_895_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_832_895_9_11_n_0,
      DOB => RAM_reg_832_895_9_11_n_1,
      DOC => RAM_reg_832_895_9_11_n_2,
      DOD => NLW_RAM_reg_832_895_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_1\
    );
RAM_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_896_959_0_2_n_0,
      DOB => RAM_reg_896_959_0_2_n_1,
      DOC => RAM_reg_896_959_0_2_n_2,
      DOD => NLW_RAM_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_2\
    );
RAM_reg_896_959_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_896_959_12_14_n_0,
      DOB => RAM_reg_896_959_12_14_n_1,
      DOC => RAM_reg_896_959_12_14_n_2,
      DOD => NLW_RAM_reg_896_959_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_2\
    );
RAM_reg_896_959_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_896_959_15_17_n_0,
      DOB => RAM_reg_896_959_15_17_n_1,
      DOC => RAM_reg_896_959_15_17_n_2,
      DOD => NLW_RAM_reg_896_959_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_2\
    );
RAM_reg_896_959_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_896_959_18_20_n_0,
      DOB => RAM_reg_896_959_18_20_n_1,
      DOC => RAM_reg_896_959_18_20_n_2,
      DOD => NLW_RAM_reg_896_959_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_2\
    );
RAM_reg_896_959_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_896_959_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_896_959_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_2\
    );
RAM_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_896_959_3_5_n_0,
      DOB => RAM_reg_896_959_3_5_n_1,
      DOC => RAM_reg_896_959_3_5_n_2,
      DOD => NLW_RAM_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_2\
    );
RAM_reg_896_959_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_896_959_6_8_n_0,
      DOB => RAM_reg_896_959_6_8_n_1,
      DOC => RAM_reg_896_959_6_8_n_2,
      DOD => NLW_RAM_reg_896_959_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_2\
    );
RAM_reg_896_959_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_896_959_9_11_n_0,
      DOB => RAM_reg_896_959_9_11_n_1,
      DOC => RAM_reg_896_959_9_11_n_2,
      DOD => NLW_RAM_reg_896_959_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_2\
    );
RAM_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      ADDRD(5 downto 0) => Q(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => '0',
      DOA => RAM_reg_960_1023_0_2_n_0,
      DOB => RAM_reg_960_1023_0_2_n_1,
      DOC => RAM_reg_960_1023_0_2_n_2,
      DOD => NLW_RAM_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_3\
    );
RAM_reg_960_1023_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      DIA => fg_rxd_wr_length(11),
      DIB => fg_rxd_wr_length(12),
      DIC => fg_rxd_wr_length(13),
      DID => '0',
      DOA => RAM_reg_960_1023_12_14_n_0,
      DOB => RAM_reg_960_1023_12_14_n_1,
      DOC => RAM_reg_960_1023_12_14_n_2,
      DOD => NLW_RAM_reg_960_1023_12_14_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_3\
    );
RAM_reg_960_1023_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      DIA => fg_rxd_wr_length(14),
      DIB => fg_rxd_wr_length(15),
      DIC => fg_rxd_wr_length(16),
      DID => '0',
      DOA => RAM_reg_960_1023_15_17_n_0,
      DOB => RAM_reg_960_1023_15_17_n_1,
      DOC => RAM_reg_960_1023_15_17_n_2,
      DOD => NLW_RAM_reg_960_1023_15_17_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_3\
    );
RAM_reg_960_1023_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      DIA => fg_rxd_wr_length(17),
      DIB => fg_rxd_wr_length(18),
      DIC => fg_rxd_wr_length(19),
      DID => '0',
      DOA => RAM_reg_960_1023_18_20_n_0,
      DOB => RAM_reg_960_1023_18_20_n_1,
      DOC => RAM_reg_960_1023_18_20_n_2,
      DOD => NLW_RAM_reg_960_1023_18_20_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_3\
    );
RAM_reg_960_1023_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      A1 => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      A2 => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      A3 => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      A4 => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      A5 => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_960_1023_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[12]\(0),
      DPRA1 => \gc1.count_d2_reg[12]\(1),
      DPRA2 => \gc1.count_d2_reg[12]\(2),
      DPRA3 => \gc1.count_d2_reg[12]\(3),
      DPRA4 => \gc1.count_d2_reg[12]\(4),
      DPRA5 => \gc1.count_d2_reg[12]\(5),
      SPO => NLW_RAM_reg_960_1023_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_3\
    );
RAM_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      DIA => fg_rxd_wr_length(2),
      DIB => fg_rxd_wr_length(3),
      DIC => fg_rxd_wr_length(4),
      DID => '0',
      DOA => RAM_reg_960_1023_3_5_n_0,
      DOB => RAM_reg_960_1023_3_5_n_1,
      DOC => RAM_reg_960_1023_3_5_n_2,
      DOD => NLW_RAM_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_3\
    );
RAM_reg_960_1023_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      DIA => fg_rxd_wr_length(5),
      DIB => fg_rxd_wr_length(6),
      DIC => fg_rxd_wr_length(7),
      DID => '0',
      DOA => RAM_reg_960_1023_6_8_n_0,
      DOB => RAM_reg_960_1023_6_8_n_1,
      DOC => RAM_reg_960_1023_6_8_n_2,
      DOD => NLW_RAM_reg_960_1023_6_8_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_3\
    );
RAM_reg_960_1023_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      DIA => fg_rxd_wr_length(8),
      DIB => fg_rxd_wr_length(9),
      DIC => fg_rxd_wr_length(10),
      DID => '0',
      DOA => RAM_reg_960_1023_9_11_n_0,
      DOB => RAM_reg_960_1023_9_11_n_1,
      DOC => RAM_reg_960_1023_9_11_n_2,
      DOD => NLW_RAM_reg_960_1023_9_11_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[10]_3\
    );
\gpr1.dout_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[0]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[0]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[0]_i_7_n_0\,
      O => \gpr1.dout_i[0]_i_2_n_0\
    );
\gpr1.dout_i[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_0_2_n_0,
      I1 => RAM_reg_3200_3263_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_3136_3199_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_3072_3135_0_2_n_0,
      O => \gpr1.dout_i[0]_i_28_n_0\
    );
\gpr1.dout_i[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_0_2_n_0,
      I1 => RAM_reg_3456_3519_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_3392_3455_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_3328_3391_0_2_n_0,
      O => \gpr1.dout_i[0]_i_29_n_0\
    );
\gpr1.dout_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[0]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[0]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[0]_i_11_n_0\,
      O => \gpr1.dout_i[0]_i_3_n_0\
    );
\gpr1.dout_i[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_0_2_n_0,
      I1 => RAM_reg_3712_3775_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_3648_3711_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_3584_3647_0_2_n_0,
      O => \gpr1.dout_i[0]_i_30_n_0\
    );
\gpr1.dout_i[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_0_2_n_0,
      I1 => RAM_reg_3968_4031_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_3904_3967_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_3840_3903_0_2_n_0,
      O => \gpr1.dout_i[0]_i_31_n_0\
    );
\gpr1.dout_i[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_0_2_n_0,
      I1 => RAM_reg_2176_2239_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_2112_2175_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_2048_2111_0_2_n_0,
      O => \gpr1.dout_i[0]_i_32_n_0\
    );
\gpr1.dout_i[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_0_2_n_0,
      I1 => RAM_reg_2432_2495_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_2368_2431_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_2304_2367_0_2_n_0,
      O => \gpr1.dout_i[0]_i_33_n_0\
    );
\gpr1.dout_i[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_0_2_n_0,
      I1 => RAM_reg_2688_2751_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_2624_2687_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_2560_2623_0_2_n_0,
      O => \gpr1.dout_i[0]_i_34_n_0\
    );
\gpr1.dout_i[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2_n_0,
      I1 => RAM_reg_2944_3007_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_2880_2943_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_2816_2879_0_2_n_0,
      O => \gpr1.dout_i[0]_i_35_n_0\
    );
\gpr1.dout_i[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_0_2_n_0,
      I1 => RAM_reg_1152_1215_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_1088_1151_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_1024_1087_0_2_n_0,
      O => \gpr1.dout_i[0]_i_36_n_0\
    );
\gpr1.dout_i[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_0_2_n_0,
      I1 => RAM_reg_1408_1471_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_1344_1407_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_1280_1343_0_2_n_0,
      O => \gpr1.dout_i[0]_i_37_n_0\
    );
\gpr1.dout_i[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_0_2_n_0,
      I1 => RAM_reg_1664_1727_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_1600_1663_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_1536_1599_0_2_n_0,
      O => \gpr1.dout_i[0]_i_38_n_0\
    );
\gpr1.dout_i[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_0_2_n_0,
      I1 => RAM_reg_1920_1983_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_1856_1919_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_1792_1855_0_2_n_0,
      O => \gpr1.dout_i[0]_i_39_n_0\
    );
\gpr1.dout_i[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_0,
      I1 => RAM_reg_128_191_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_64_127_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_0_63_0_2_n_0,
      O => \gpr1.dout_i[0]_i_40_n_0\
    );
\gpr1.dout_i[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_0,
      I1 => RAM_reg_384_447_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_320_383_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_256_319_0_2_n_0,
      O => \gpr1.dout_i[0]_i_41_n_0\
    );
\gpr1.dout_i[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_0,
      I1 => RAM_reg_640_703_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_576_639_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_512_575_0_2_n_0,
      O => \gpr1.dout_i[0]_i_42_n_0\
    );
\gpr1.dout_i[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_0,
      I1 => RAM_reg_896_959_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_832_895_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_768_831_0_2_n_0,
      O => \gpr1.dout_i[0]_i_43_n_0\
    );
\gpr1.dout_i[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_0_2_n_0,
      I1 => RAM_reg_7296_7359_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_7232_7295_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_7168_7231_0_2_n_0,
      O => \gpr1.dout_i[0]_i_44_n_0\
    );
\gpr1.dout_i[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_0_2_n_0,
      I1 => RAM_reg_7552_7615_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_7488_7551_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_7424_7487_0_2_n_0,
      O => \gpr1.dout_i[0]_i_45_n_0\
    );
\gpr1.dout_i[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_0_2_n_0,
      I1 => RAM_reg_7808_7871_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_7744_7807_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_7680_7743_0_2_n_0,
      O => \gpr1.dout_i[0]_i_46_n_0\
    );
\gpr1.dout_i[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_0_2_n_0,
      I1 => RAM_reg_8064_8127_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_8000_8063_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_7936_7999_0_2_n_0,
      O => \gpr1.dout_i[0]_i_47_n_0\
    );
\gpr1.dout_i[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_0_2_n_0,
      I1 => RAM_reg_6272_6335_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_6208_6271_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_6144_6207_0_2_n_0,
      O => \gpr1.dout_i[0]_i_48_n_0\
    );
\gpr1.dout_i[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_0_2_n_0,
      I1 => RAM_reg_6528_6591_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_6464_6527_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_6400_6463_0_2_n_0,
      O => \gpr1.dout_i[0]_i_49_n_0\
    );
\gpr1.dout_i[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_0_2_n_0,
      I1 => RAM_reg_6784_6847_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_6720_6783_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_6656_6719_0_2_n_0,
      O => \gpr1.dout_i[0]_i_50_n_0\
    );
\gpr1.dout_i[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_0_2_n_0,
      I1 => RAM_reg_7040_7103_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_6976_7039_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_6912_6975_0_2_n_0,
      O => \gpr1.dout_i[0]_i_51_n_0\
    );
\gpr1.dout_i[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_0_2_n_0,
      I1 => RAM_reg_5248_5311_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_5184_5247_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_5120_5183_0_2_n_0,
      O => \gpr1.dout_i[0]_i_52_n_0\
    );
\gpr1.dout_i[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_0_2_n_0,
      I1 => RAM_reg_5504_5567_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_5440_5503_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_5376_5439_0_2_n_0,
      O => \gpr1.dout_i[0]_i_53_n_0\
    );
\gpr1.dout_i[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_0_2_n_0,
      I1 => RAM_reg_5760_5823_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_5696_5759_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_5632_5695_0_2_n_0,
      O => \gpr1.dout_i[0]_i_54_n_0\
    );
\gpr1.dout_i[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_0_2_n_0,
      I1 => RAM_reg_6016_6079_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_5952_6015_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_5888_5951_0_2_n_0,
      O => \gpr1.dout_i[0]_i_55_n_0\
    );
\gpr1.dout_i[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_0_2_n_0,
      I1 => RAM_reg_4224_4287_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_4160_4223_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_4096_4159_0_2_n_0,
      O => \gpr1.dout_i[0]_i_56_n_0\
    );
\gpr1.dout_i[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_0_2_n_0,
      I1 => RAM_reg_4480_4543_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_4416_4479_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_4352_4415_0_2_n_0,
      O => \gpr1.dout_i[0]_i_57_n_0\
    );
\gpr1.dout_i[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_0_2_n_0,
      I1 => RAM_reg_4736_4799_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_4672_4735_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_4608_4671_0_2_n_0,
      O => \gpr1.dout_i[0]_i_58_n_0\
    );
\gpr1.dout_i[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_0_2_n_0,
      I1 => RAM_reg_4992_5055_0_2_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_4928_4991_0_2_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_4864_4927_0_2_n_0,
      O => \gpr1.dout_i[0]_i_59_n_0\
    );
\gpr1.dout_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[10]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[10]_i_7_n_0\,
      O => \gpr1.dout_i[10]_i_2_n_0\
    );
\gpr1.dout_i[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_9_11_n_1,
      I1 => RAM_reg_3200_3263_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3136_3199_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3072_3135_9_11_n_1,
      O => \gpr1.dout_i[10]_i_28_n_0\
    );
\gpr1.dout_i[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_9_11_n_1,
      I1 => RAM_reg_3456_3519_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3392_3455_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3328_3391_9_11_n_1,
      O => \gpr1.dout_i[10]_i_29_n_0\
    );
\gpr1.dout_i[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[10]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[10]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[10]_i_11_n_0\,
      O => \gpr1.dout_i[10]_i_3_n_0\
    );
\gpr1.dout_i[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_9_11_n_1,
      I1 => RAM_reg_3712_3775_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3648_3711_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3584_3647_9_11_n_1,
      O => \gpr1.dout_i[10]_i_30_n_0\
    );
\gpr1.dout_i[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_9_11_n_1,
      I1 => RAM_reg_3968_4031_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3904_3967_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3840_3903_9_11_n_1,
      O => \gpr1.dout_i[10]_i_31_n_0\
    );
\gpr1.dout_i[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_9_11_n_1,
      I1 => RAM_reg_2176_2239_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2112_2175_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2048_2111_9_11_n_1,
      O => \gpr1.dout_i[10]_i_32_n_0\
    );
\gpr1.dout_i[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_9_11_n_1,
      I1 => RAM_reg_2432_2495_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2368_2431_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2304_2367_9_11_n_1,
      O => \gpr1.dout_i[10]_i_33_n_0\
    );
\gpr1.dout_i[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_9_11_n_1,
      I1 => RAM_reg_2688_2751_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2624_2687_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2560_2623_9_11_n_1,
      O => \gpr1.dout_i[10]_i_34_n_0\
    );
\gpr1.dout_i[10]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_9_11_n_1,
      I1 => RAM_reg_2944_3007_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2880_2943_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2816_2879_9_11_n_1,
      O => \gpr1.dout_i[10]_i_35_n_0\
    );
\gpr1.dout_i[10]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_9_11_n_1,
      I1 => RAM_reg_1152_1215_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1088_1151_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1024_1087_9_11_n_1,
      O => \gpr1.dout_i[10]_i_36_n_0\
    );
\gpr1.dout_i[10]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_9_11_n_1,
      I1 => RAM_reg_1408_1471_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1344_1407_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1280_1343_9_11_n_1,
      O => \gpr1.dout_i[10]_i_37_n_0\
    );
\gpr1.dout_i[10]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_9_11_n_1,
      I1 => RAM_reg_1664_1727_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1600_1663_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1536_1599_9_11_n_1,
      O => \gpr1.dout_i[10]_i_38_n_0\
    );
\gpr1.dout_i[10]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_9_11_n_1,
      I1 => RAM_reg_1920_1983_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1856_1919_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1792_1855_9_11_n_1,
      O => \gpr1.dout_i[10]_i_39_n_0\
    );
\gpr1.dout_i[10]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_1,
      I1 => RAM_reg_128_191_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_64_127_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_0_63_9_11_n_1,
      O => \gpr1.dout_i[10]_i_40_n_0\
    );
\gpr1.dout_i[10]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_1,
      I1 => RAM_reg_384_447_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_320_383_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_256_319_9_11_n_1,
      O => \gpr1.dout_i[10]_i_41_n_0\
    );
\gpr1.dout_i[10]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_1,
      I1 => RAM_reg_640_703_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_576_639_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_512_575_9_11_n_1,
      O => \gpr1.dout_i[10]_i_42_n_0\
    );
\gpr1.dout_i[10]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_1,
      I1 => RAM_reg_896_959_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_832_895_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_768_831_9_11_n_1,
      O => \gpr1.dout_i[10]_i_43_n_0\
    );
\gpr1.dout_i[10]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_9_11_n_1,
      I1 => RAM_reg_7296_7359_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7232_7295_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7168_7231_9_11_n_1,
      O => \gpr1.dout_i[10]_i_44_n_0\
    );
\gpr1.dout_i[10]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_9_11_n_1,
      I1 => RAM_reg_7552_7615_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7488_7551_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7424_7487_9_11_n_1,
      O => \gpr1.dout_i[10]_i_45_n_0\
    );
\gpr1.dout_i[10]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_9_11_n_1,
      I1 => RAM_reg_7808_7871_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7744_7807_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7680_7743_9_11_n_1,
      O => \gpr1.dout_i[10]_i_46_n_0\
    );
\gpr1.dout_i[10]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_9_11_n_1,
      I1 => RAM_reg_8064_8127_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_8000_8063_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7936_7999_9_11_n_1,
      O => \gpr1.dout_i[10]_i_47_n_0\
    );
\gpr1.dout_i[10]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_9_11_n_1,
      I1 => RAM_reg_6272_6335_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6208_6271_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6144_6207_9_11_n_1,
      O => \gpr1.dout_i[10]_i_48_n_0\
    );
\gpr1.dout_i[10]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_9_11_n_1,
      I1 => RAM_reg_6528_6591_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6464_6527_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6400_6463_9_11_n_1,
      O => \gpr1.dout_i[10]_i_49_n_0\
    );
\gpr1.dout_i[10]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_9_11_n_1,
      I1 => RAM_reg_6784_6847_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6720_6783_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6656_6719_9_11_n_1,
      O => \gpr1.dout_i[10]_i_50_n_0\
    );
\gpr1.dout_i[10]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_9_11_n_1,
      I1 => RAM_reg_7040_7103_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6976_7039_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6912_6975_9_11_n_1,
      O => \gpr1.dout_i[10]_i_51_n_0\
    );
\gpr1.dout_i[10]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_9_11_n_1,
      I1 => RAM_reg_5248_5311_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5184_5247_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5120_5183_9_11_n_1,
      O => \gpr1.dout_i[10]_i_52_n_0\
    );
\gpr1.dout_i[10]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_9_11_n_1,
      I1 => RAM_reg_5504_5567_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5440_5503_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5376_5439_9_11_n_1,
      O => \gpr1.dout_i[10]_i_53_n_0\
    );
\gpr1.dout_i[10]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_9_11_n_1,
      I1 => RAM_reg_5760_5823_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5696_5759_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5632_5695_9_11_n_1,
      O => \gpr1.dout_i[10]_i_54_n_0\
    );
\gpr1.dout_i[10]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_9_11_n_1,
      I1 => RAM_reg_6016_6079_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5952_6015_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5888_5951_9_11_n_1,
      O => \gpr1.dout_i[10]_i_55_n_0\
    );
\gpr1.dout_i[10]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_9_11_n_1,
      I1 => RAM_reg_4224_4287_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4160_4223_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4096_4159_9_11_n_1,
      O => \gpr1.dout_i[10]_i_56_n_0\
    );
\gpr1.dout_i[10]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_9_11_n_1,
      I1 => RAM_reg_4480_4543_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4416_4479_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4352_4415_9_11_n_1,
      O => \gpr1.dout_i[10]_i_57_n_0\
    );
\gpr1.dout_i[10]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_9_11_n_1,
      I1 => RAM_reg_4736_4799_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4672_4735_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4608_4671_9_11_n_1,
      O => \gpr1.dout_i[10]_i_58_n_0\
    );
\gpr1.dout_i[10]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_9_11_n_1,
      I1 => RAM_reg_4992_5055_9_11_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4928_4991_9_11_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4864_4927_9_11_n_1,
      O => \gpr1.dout_i[10]_i_59_n_0\
    );
\gpr1.dout_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[11]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[11]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[11]_i_7_n_0\,
      O => \gpr1.dout_i[11]_i_2_n_0\
    );
\gpr1.dout_i[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_9_11_n_2,
      I1 => RAM_reg_3200_3263_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3136_3199_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3072_3135_9_11_n_2,
      O => \gpr1.dout_i[11]_i_28_n_0\
    );
\gpr1.dout_i[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_9_11_n_2,
      I1 => RAM_reg_3456_3519_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3392_3455_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3328_3391_9_11_n_2,
      O => \gpr1.dout_i[11]_i_29_n_0\
    );
\gpr1.dout_i[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[11]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[11]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[11]_i_11_n_0\,
      O => \gpr1.dout_i[11]_i_3_n_0\
    );
\gpr1.dout_i[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_9_11_n_2,
      I1 => RAM_reg_3712_3775_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3648_3711_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3584_3647_9_11_n_2,
      O => \gpr1.dout_i[11]_i_30_n_0\
    );
\gpr1.dout_i[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_9_11_n_2,
      I1 => RAM_reg_3968_4031_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3904_3967_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3840_3903_9_11_n_2,
      O => \gpr1.dout_i[11]_i_31_n_0\
    );
\gpr1.dout_i[11]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_9_11_n_2,
      I1 => RAM_reg_2176_2239_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2112_2175_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2048_2111_9_11_n_2,
      O => \gpr1.dout_i[11]_i_32_n_0\
    );
\gpr1.dout_i[11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_9_11_n_2,
      I1 => RAM_reg_2432_2495_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2368_2431_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2304_2367_9_11_n_2,
      O => \gpr1.dout_i[11]_i_33_n_0\
    );
\gpr1.dout_i[11]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_9_11_n_2,
      I1 => RAM_reg_2688_2751_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2624_2687_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2560_2623_9_11_n_2,
      O => \gpr1.dout_i[11]_i_34_n_0\
    );
\gpr1.dout_i[11]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_9_11_n_2,
      I1 => RAM_reg_2944_3007_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2880_2943_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2816_2879_9_11_n_2,
      O => \gpr1.dout_i[11]_i_35_n_0\
    );
\gpr1.dout_i[11]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_9_11_n_2,
      I1 => RAM_reg_1152_1215_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1088_1151_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1024_1087_9_11_n_2,
      O => \gpr1.dout_i[11]_i_36_n_0\
    );
\gpr1.dout_i[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_9_11_n_2,
      I1 => RAM_reg_1408_1471_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1344_1407_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1280_1343_9_11_n_2,
      O => \gpr1.dout_i[11]_i_37_n_0\
    );
\gpr1.dout_i[11]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_9_11_n_2,
      I1 => RAM_reg_1664_1727_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1600_1663_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1536_1599_9_11_n_2,
      O => \gpr1.dout_i[11]_i_38_n_0\
    );
\gpr1.dout_i[11]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_9_11_n_2,
      I1 => RAM_reg_1920_1983_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1856_1919_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1792_1855_9_11_n_2,
      O => \gpr1.dout_i[11]_i_39_n_0\
    );
\gpr1.dout_i[11]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_2,
      I1 => RAM_reg_128_191_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_64_127_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_0_63_9_11_n_2,
      O => \gpr1.dout_i[11]_i_40_n_0\
    );
\gpr1.dout_i[11]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_2,
      I1 => RAM_reg_384_447_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_320_383_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_256_319_9_11_n_2,
      O => \gpr1.dout_i[11]_i_41_n_0\
    );
\gpr1.dout_i[11]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_2,
      I1 => RAM_reg_640_703_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_576_639_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_512_575_9_11_n_2,
      O => \gpr1.dout_i[11]_i_42_n_0\
    );
\gpr1.dout_i[11]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_2,
      I1 => RAM_reg_896_959_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_832_895_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_768_831_9_11_n_2,
      O => \gpr1.dout_i[11]_i_43_n_0\
    );
\gpr1.dout_i[11]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_9_11_n_2,
      I1 => RAM_reg_7296_7359_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7232_7295_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7168_7231_9_11_n_2,
      O => \gpr1.dout_i[11]_i_44_n_0\
    );
\gpr1.dout_i[11]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_9_11_n_2,
      I1 => RAM_reg_7552_7615_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7488_7551_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7424_7487_9_11_n_2,
      O => \gpr1.dout_i[11]_i_45_n_0\
    );
\gpr1.dout_i[11]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_9_11_n_2,
      I1 => RAM_reg_7808_7871_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7744_7807_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7680_7743_9_11_n_2,
      O => \gpr1.dout_i[11]_i_46_n_0\
    );
\gpr1.dout_i[11]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_9_11_n_2,
      I1 => RAM_reg_8064_8127_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_8000_8063_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7936_7999_9_11_n_2,
      O => \gpr1.dout_i[11]_i_47_n_0\
    );
\gpr1.dout_i[11]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_9_11_n_2,
      I1 => RAM_reg_6272_6335_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6208_6271_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6144_6207_9_11_n_2,
      O => \gpr1.dout_i[11]_i_48_n_0\
    );
\gpr1.dout_i[11]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_9_11_n_2,
      I1 => RAM_reg_6528_6591_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6464_6527_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6400_6463_9_11_n_2,
      O => \gpr1.dout_i[11]_i_49_n_0\
    );
\gpr1.dout_i[11]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_9_11_n_2,
      I1 => RAM_reg_6784_6847_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6720_6783_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6656_6719_9_11_n_2,
      O => \gpr1.dout_i[11]_i_50_n_0\
    );
\gpr1.dout_i[11]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_9_11_n_2,
      I1 => RAM_reg_7040_7103_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6976_7039_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6912_6975_9_11_n_2,
      O => \gpr1.dout_i[11]_i_51_n_0\
    );
\gpr1.dout_i[11]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_9_11_n_2,
      I1 => RAM_reg_5248_5311_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5184_5247_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5120_5183_9_11_n_2,
      O => \gpr1.dout_i[11]_i_52_n_0\
    );
\gpr1.dout_i[11]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_9_11_n_2,
      I1 => RAM_reg_5504_5567_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5440_5503_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5376_5439_9_11_n_2,
      O => \gpr1.dout_i[11]_i_53_n_0\
    );
\gpr1.dout_i[11]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_9_11_n_2,
      I1 => RAM_reg_5760_5823_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5696_5759_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5632_5695_9_11_n_2,
      O => \gpr1.dout_i[11]_i_54_n_0\
    );
\gpr1.dout_i[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_9_11_n_2,
      I1 => RAM_reg_6016_6079_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5952_6015_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5888_5951_9_11_n_2,
      O => \gpr1.dout_i[11]_i_55_n_0\
    );
\gpr1.dout_i[11]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_9_11_n_2,
      I1 => RAM_reg_4224_4287_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4160_4223_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4096_4159_9_11_n_2,
      O => \gpr1.dout_i[11]_i_56_n_0\
    );
\gpr1.dout_i[11]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_9_11_n_2,
      I1 => RAM_reg_4480_4543_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4416_4479_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4352_4415_9_11_n_2,
      O => \gpr1.dout_i[11]_i_57_n_0\
    );
\gpr1.dout_i[11]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_9_11_n_2,
      I1 => RAM_reg_4736_4799_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4672_4735_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4608_4671_9_11_n_2,
      O => \gpr1.dout_i[11]_i_58_n_0\
    );
\gpr1.dout_i[11]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_9_11_n_2,
      I1 => RAM_reg_4992_5055_9_11_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4928_4991_9_11_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4864_4927_9_11_n_2,
      O => \gpr1.dout_i[11]_i_59_n_0\
    );
\gpr1.dout_i[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[12]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[12]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[12]_i_7_n_0\,
      O => \gpr1.dout_i[12]_i_2_n_0\
    );
\gpr1.dout_i[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_12_14_n_0,
      I1 => RAM_reg_3200_3263_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3136_3199_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3072_3135_12_14_n_0,
      O => \gpr1.dout_i[12]_i_28_n_0\
    );
\gpr1.dout_i[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_12_14_n_0,
      I1 => RAM_reg_3456_3519_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3392_3455_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3328_3391_12_14_n_0,
      O => \gpr1.dout_i[12]_i_29_n_0\
    );
\gpr1.dout_i[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[12]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[12]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[12]_i_11_n_0\,
      O => \gpr1.dout_i[12]_i_3_n_0\
    );
\gpr1.dout_i[12]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_12_14_n_0,
      I1 => RAM_reg_3712_3775_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3648_3711_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3584_3647_12_14_n_0,
      O => \gpr1.dout_i[12]_i_30_n_0\
    );
\gpr1.dout_i[12]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_12_14_n_0,
      I1 => RAM_reg_3968_4031_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3904_3967_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3840_3903_12_14_n_0,
      O => \gpr1.dout_i[12]_i_31_n_0\
    );
\gpr1.dout_i[12]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_12_14_n_0,
      I1 => RAM_reg_2176_2239_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2112_2175_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2048_2111_12_14_n_0,
      O => \gpr1.dout_i[12]_i_32_n_0\
    );
\gpr1.dout_i[12]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_12_14_n_0,
      I1 => RAM_reg_2432_2495_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2368_2431_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2304_2367_12_14_n_0,
      O => \gpr1.dout_i[12]_i_33_n_0\
    );
\gpr1.dout_i[12]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_12_14_n_0,
      I1 => RAM_reg_2688_2751_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2624_2687_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2560_2623_12_14_n_0,
      O => \gpr1.dout_i[12]_i_34_n_0\
    );
\gpr1.dout_i[12]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_12_14_n_0,
      I1 => RAM_reg_2944_3007_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2880_2943_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2816_2879_12_14_n_0,
      O => \gpr1.dout_i[12]_i_35_n_0\
    );
\gpr1.dout_i[12]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_12_14_n_0,
      I1 => RAM_reg_1152_1215_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1088_1151_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1024_1087_12_14_n_0,
      O => \gpr1.dout_i[12]_i_36_n_0\
    );
\gpr1.dout_i[12]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_12_14_n_0,
      I1 => RAM_reg_1408_1471_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1344_1407_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1280_1343_12_14_n_0,
      O => \gpr1.dout_i[12]_i_37_n_0\
    );
\gpr1.dout_i[12]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_12_14_n_0,
      I1 => RAM_reg_1664_1727_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1600_1663_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1536_1599_12_14_n_0,
      O => \gpr1.dout_i[12]_i_38_n_0\
    );
\gpr1.dout_i[12]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_12_14_n_0,
      I1 => RAM_reg_1920_1983_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1856_1919_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1792_1855_12_14_n_0,
      O => \gpr1.dout_i[12]_i_39_n_0\
    );
\gpr1.dout_i[12]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_0,
      I1 => RAM_reg_128_191_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_64_127_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_0_63_12_14_n_0,
      O => \gpr1.dout_i[12]_i_40_n_0\
    );
\gpr1.dout_i[12]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_0,
      I1 => RAM_reg_384_447_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_320_383_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_256_319_12_14_n_0,
      O => \gpr1.dout_i[12]_i_41_n_0\
    );
\gpr1.dout_i[12]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_0,
      I1 => RAM_reg_640_703_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_576_639_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_512_575_12_14_n_0,
      O => \gpr1.dout_i[12]_i_42_n_0\
    );
\gpr1.dout_i[12]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_0,
      I1 => RAM_reg_896_959_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_832_895_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_768_831_12_14_n_0,
      O => \gpr1.dout_i[12]_i_43_n_0\
    );
\gpr1.dout_i[12]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_12_14_n_0,
      I1 => RAM_reg_7296_7359_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7232_7295_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7168_7231_12_14_n_0,
      O => \gpr1.dout_i[12]_i_44_n_0\
    );
\gpr1.dout_i[12]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_12_14_n_0,
      I1 => RAM_reg_7552_7615_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7488_7551_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7424_7487_12_14_n_0,
      O => \gpr1.dout_i[12]_i_45_n_0\
    );
\gpr1.dout_i[12]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_12_14_n_0,
      I1 => RAM_reg_7808_7871_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7744_7807_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7680_7743_12_14_n_0,
      O => \gpr1.dout_i[12]_i_46_n_0\
    );
\gpr1.dout_i[12]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_12_14_n_0,
      I1 => RAM_reg_8064_8127_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_8000_8063_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7936_7999_12_14_n_0,
      O => \gpr1.dout_i[12]_i_47_n_0\
    );
\gpr1.dout_i[12]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_12_14_n_0,
      I1 => RAM_reg_6272_6335_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6208_6271_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6144_6207_12_14_n_0,
      O => \gpr1.dout_i[12]_i_48_n_0\
    );
\gpr1.dout_i[12]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_12_14_n_0,
      I1 => RAM_reg_6528_6591_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6464_6527_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6400_6463_12_14_n_0,
      O => \gpr1.dout_i[12]_i_49_n_0\
    );
\gpr1.dout_i[12]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_12_14_n_0,
      I1 => RAM_reg_6784_6847_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6720_6783_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6656_6719_12_14_n_0,
      O => \gpr1.dout_i[12]_i_50_n_0\
    );
\gpr1.dout_i[12]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_12_14_n_0,
      I1 => RAM_reg_7040_7103_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6976_7039_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6912_6975_12_14_n_0,
      O => \gpr1.dout_i[12]_i_51_n_0\
    );
\gpr1.dout_i[12]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_12_14_n_0,
      I1 => RAM_reg_5248_5311_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5184_5247_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5120_5183_12_14_n_0,
      O => \gpr1.dout_i[12]_i_52_n_0\
    );
\gpr1.dout_i[12]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_12_14_n_0,
      I1 => RAM_reg_5504_5567_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5440_5503_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5376_5439_12_14_n_0,
      O => \gpr1.dout_i[12]_i_53_n_0\
    );
\gpr1.dout_i[12]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_12_14_n_0,
      I1 => RAM_reg_5760_5823_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5696_5759_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5632_5695_12_14_n_0,
      O => \gpr1.dout_i[12]_i_54_n_0\
    );
\gpr1.dout_i[12]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_12_14_n_0,
      I1 => RAM_reg_6016_6079_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5952_6015_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5888_5951_12_14_n_0,
      O => \gpr1.dout_i[12]_i_55_n_0\
    );
\gpr1.dout_i[12]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_12_14_n_0,
      I1 => RAM_reg_4224_4287_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4160_4223_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4096_4159_12_14_n_0,
      O => \gpr1.dout_i[12]_i_56_n_0\
    );
\gpr1.dout_i[12]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_12_14_n_0,
      I1 => RAM_reg_4480_4543_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4416_4479_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4352_4415_12_14_n_0,
      O => \gpr1.dout_i[12]_i_57_n_0\
    );
\gpr1.dout_i[12]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_12_14_n_0,
      I1 => RAM_reg_4736_4799_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4672_4735_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4608_4671_12_14_n_0,
      O => \gpr1.dout_i[12]_i_58_n_0\
    );
\gpr1.dout_i[12]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_12_14_n_0,
      I1 => RAM_reg_4992_5055_12_14_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4928_4991_12_14_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4864_4927_12_14_n_0,
      O => \gpr1.dout_i[12]_i_59_n_0\
    );
\gpr1.dout_i[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[13]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[13]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[13]_i_7_n_0\,
      O => \gpr1.dout_i[13]_i_2_n_0\
    );
\gpr1.dout_i[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_12_14_n_1,
      I1 => RAM_reg_3200_3263_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3136_3199_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3072_3135_12_14_n_1,
      O => \gpr1.dout_i[13]_i_28_n_0\
    );
\gpr1.dout_i[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_12_14_n_1,
      I1 => RAM_reg_3456_3519_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3392_3455_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3328_3391_12_14_n_1,
      O => \gpr1.dout_i[13]_i_29_n_0\
    );
\gpr1.dout_i[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[13]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[13]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[13]_i_11_n_0\,
      O => \gpr1.dout_i[13]_i_3_n_0\
    );
\gpr1.dout_i[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_12_14_n_1,
      I1 => RAM_reg_3712_3775_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3648_3711_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3584_3647_12_14_n_1,
      O => \gpr1.dout_i[13]_i_30_n_0\
    );
\gpr1.dout_i[13]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_12_14_n_1,
      I1 => RAM_reg_3968_4031_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_3904_3967_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_3840_3903_12_14_n_1,
      O => \gpr1.dout_i[13]_i_31_n_0\
    );
\gpr1.dout_i[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_12_14_n_1,
      I1 => RAM_reg_2176_2239_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2112_2175_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2048_2111_12_14_n_1,
      O => \gpr1.dout_i[13]_i_32_n_0\
    );
\gpr1.dout_i[13]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_12_14_n_1,
      I1 => RAM_reg_2432_2495_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2368_2431_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2304_2367_12_14_n_1,
      O => \gpr1.dout_i[13]_i_33_n_0\
    );
\gpr1.dout_i[13]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_12_14_n_1,
      I1 => RAM_reg_2688_2751_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2624_2687_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2560_2623_12_14_n_1,
      O => \gpr1.dout_i[13]_i_34_n_0\
    );
\gpr1.dout_i[13]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_12_14_n_1,
      I1 => RAM_reg_2944_3007_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_2880_2943_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_2816_2879_12_14_n_1,
      O => \gpr1.dout_i[13]_i_35_n_0\
    );
\gpr1.dout_i[13]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_12_14_n_1,
      I1 => RAM_reg_1152_1215_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1088_1151_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1024_1087_12_14_n_1,
      O => \gpr1.dout_i[13]_i_36_n_0\
    );
\gpr1.dout_i[13]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_12_14_n_1,
      I1 => RAM_reg_1408_1471_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1344_1407_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1280_1343_12_14_n_1,
      O => \gpr1.dout_i[13]_i_37_n_0\
    );
\gpr1.dout_i[13]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_12_14_n_1,
      I1 => RAM_reg_1664_1727_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1600_1663_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1536_1599_12_14_n_1,
      O => \gpr1.dout_i[13]_i_38_n_0\
    );
\gpr1.dout_i[13]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_12_14_n_1,
      I1 => RAM_reg_1920_1983_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_1856_1919_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_1792_1855_12_14_n_1,
      O => \gpr1.dout_i[13]_i_39_n_0\
    );
\gpr1.dout_i[13]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_1,
      I1 => RAM_reg_128_191_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_64_127_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_0_63_12_14_n_1,
      O => \gpr1.dout_i[13]_i_40_n_0\
    );
\gpr1.dout_i[13]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_1,
      I1 => RAM_reg_384_447_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_320_383_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_256_319_12_14_n_1,
      O => \gpr1.dout_i[13]_i_41_n_0\
    );
\gpr1.dout_i[13]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_1,
      I1 => RAM_reg_640_703_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_576_639_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_512_575_12_14_n_1,
      O => \gpr1.dout_i[13]_i_42_n_0\
    );
\gpr1.dout_i[13]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_1,
      I1 => RAM_reg_896_959_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_832_895_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_768_831_12_14_n_1,
      O => \gpr1.dout_i[13]_i_43_n_0\
    );
\gpr1.dout_i[13]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_12_14_n_1,
      I1 => RAM_reg_7296_7359_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7232_7295_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7168_7231_12_14_n_1,
      O => \gpr1.dout_i[13]_i_44_n_0\
    );
\gpr1.dout_i[13]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_12_14_n_1,
      I1 => RAM_reg_7552_7615_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7488_7551_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7424_7487_12_14_n_1,
      O => \gpr1.dout_i[13]_i_45_n_0\
    );
\gpr1.dout_i[13]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_12_14_n_1,
      I1 => RAM_reg_7808_7871_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_7744_7807_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7680_7743_12_14_n_1,
      O => \gpr1.dout_i[13]_i_46_n_0\
    );
\gpr1.dout_i[13]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_12_14_n_1,
      I1 => RAM_reg_8064_8127_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_8000_8063_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_7936_7999_12_14_n_1,
      O => \gpr1.dout_i[13]_i_47_n_0\
    );
\gpr1.dout_i[13]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_12_14_n_1,
      I1 => RAM_reg_6272_6335_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6208_6271_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6144_6207_12_14_n_1,
      O => \gpr1.dout_i[13]_i_48_n_0\
    );
\gpr1.dout_i[13]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_12_14_n_1,
      I1 => RAM_reg_6528_6591_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6464_6527_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6400_6463_12_14_n_1,
      O => \gpr1.dout_i[13]_i_49_n_0\
    );
\gpr1.dout_i[13]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_12_14_n_1,
      I1 => RAM_reg_6784_6847_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6720_6783_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6656_6719_12_14_n_1,
      O => \gpr1.dout_i[13]_i_50_n_0\
    );
\gpr1.dout_i[13]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_12_14_n_1,
      I1 => RAM_reg_7040_7103_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_6976_7039_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_6912_6975_12_14_n_1,
      O => \gpr1.dout_i[13]_i_51_n_0\
    );
\gpr1.dout_i[13]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_12_14_n_1,
      I1 => RAM_reg_5248_5311_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5184_5247_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5120_5183_12_14_n_1,
      O => \gpr1.dout_i[13]_i_52_n_0\
    );
\gpr1.dout_i[13]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_12_14_n_1,
      I1 => RAM_reg_5504_5567_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5440_5503_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5376_5439_12_14_n_1,
      O => \gpr1.dout_i[13]_i_53_n_0\
    );
\gpr1.dout_i[13]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_12_14_n_1,
      I1 => RAM_reg_5760_5823_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5696_5759_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5632_5695_12_14_n_1,
      O => \gpr1.dout_i[13]_i_54_n_0\
    );
\gpr1.dout_i[13]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_12_14_n_1,
      I1 => RAM_reg_6016_6079_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_5952_6015_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_5888_5951_12_14_n_1,
      O => \gpr1.dout_i[13]_i_55_n_0\
    );
\gpr1.dout_i[13]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_12_14_n_1,
      I1 => RAM_reg_4224_4287_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4160_4223_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4096_4159_12_14_n_1,
      O => \gpr1.dout_i[13]_i_56_n_0\
    );
\gpr1.dout_i[13]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_12_14_n_1,
      I1 => RAM_reg_4480_4543_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4416_4479_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4352_4415_12_14_n_1,
      O => \gpr1.dout_i[13]_i_57_n_0\
    );
\gpr1.dout_i[13]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_12_14_n_1,
      I1 => RAM_reg_4736_4799_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4672_4735_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4608_4671_12_14_n_1,
      O => \gpr1.dout_i[13]_i_58_n_0\
    );
\gpr1.dout_i[13]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_12_14_n_1,
      I1 => RAM_reg_4992_5055_12_14_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__0\,
      I3 => RAM_reg_4928_4991_12_14_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__0\,
      I5 => RAM_reg_4864_4927_12_14_n_1,
      O => \gpr1.dout_i[13]_i_59_n_0\
    );
\gpr1.dout_i[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[14]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[14]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[14]_i_7_n_0\,
      O => \gpr1.dout_i[14]_i_2_n_0\
    );
\gpr1.dout_i[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_12_14_n_2,
      I1 => RAM_reg_3200_3263_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3136_3199_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3072_3135_12_14_n_2,
      O => \gpr1.dout_i[14]_i_28_n_0\
    );
\gpr1.dout_i[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_12_14_n_2,
      I1 => RAM_reg_3456_3519_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3392_3455_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3328_3391_12_14_n_2,
      O => \gpr1.dout_i[14]_i_29_n_0\
    );
\gpr1.dout_i[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[14]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[14]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[14]_i_11_n_0\,
      O => \gpr1.dout_i[14]_i_3_n_0\
    );
\gpr1.dout_i[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_12_14_n_2,
      I1 => RAM_reg_3712_3775_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3648_3711_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3584_3647_12_14_n_2,
      O => \gpr1.dout_i[14]_i_30_n_0\
    );
\gpr1.dout_i[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_12_14_n_2,
      I1 => RAM_reg_3968_4031_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3904_3967_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3840_3903_12_14_n_2,
      O => \gpr1.dout_i[14]_i_31_n_0\
    );
\gpr1.dout_i[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_12_14_n_2,
      I1 => RAM_reg_2176_2239_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2112_2175_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2048_2111_12_14_n_2,
      O => \gpr1.dout_i[14]_i_32_n_0\
    );
\gpr1.dout_i[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_12_14_n_2,
      I1 => RAM_reg_2432_2495_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2368_2431_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2304_2367_12_14_n_2,
      O => \gpr1.dout_i[14]_i_33_n_0\
    );
\gpr1.dout_i[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_12_14_n_2,
      I1 => RAM_reg_2688_2751_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2624_2687_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2560_2623_12_14_n_2,
      O => \gpr1.dout_i[14]_i_34_n_0\
    );
\gpr1.dout_i[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_12_14_n_2,
      I1 => RAM_reg_2944_3007_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2880_2943_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2816_2879_12_14_n_2,
      O => \gpr1.dout_i[14]_i_35_n_0\
    );
\gpr1.dout_i[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_12_14_n_2,
      I1 => RAM_reg_1152_1215_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1088_1151_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1024_1087_12_14_n_2,
      O => \gpr1.dout_i[14]_i_36_n_0\
    );
\gpr1.dout_i[14]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_12_14_n_2,
      I1 => RAM_reg_1408_1471_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1344_1407_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1280_1343_12_14_n_2,
      O => \gpr1.dout_i[14]_i_37_n_0\
    );
\gpr1.dout_i[14]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_12_14_n_2,
      I1 => RAM_reg_1664_1727_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1600_1663_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1536_1599_12_14_n_2,
      O => \gpr1.dout_i[14]_i_38_n_0\
    );
\gpr1.dout_i[14]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_12_14_n_2,
      I1 => RAM_reg_1920_1983_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1856_1919_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1792_1855_12_14_n_2,
      O => \gpr1.dout_i[14]_i_39_n_0\
    );
\gpr1.dout_i[14]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_12_14_n_2,
      I1 => RAM_reg_128_191_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_64_127_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_0_63_12_14_n_2,
      O => \gpr1.dout_i[14]_i_40_n_0\
    );
\gpr1.dout_i[14]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_12_14_n_2,
      I1 => RAM_reg_384_447_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_320_383_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_256_319_12_14_n_2,
      O => \gpr1.dout_i[14]_i_41_n_0\
    );
\gpr1.dout_i[14]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_12_14_n_2,
      I1 => RAM_reg_640_703_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_576_639_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_512_575_12_14_n_2,
      O => \gpr1.dout_i[14]_i_42_n_0\
    );
\gpr1.dout_i[14]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_12_14_n_2,
      I1 => RAM_reg_896_959_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_832_895_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_768_831_12_14_n_2,
      O => \gpr1.dout_i[14]_i_43_n_0\
    );
\gpr1.dout_i[14]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_12_14_n_2,
      I1 => RAM_reg_7296_7359_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7232_7295_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7168_7231_12_14_n_2,
      O => \gpr1.dout_i[14]_i_44_n_0\
    );
\gpr1.dout_i[14]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_12_14_n_2,
      I1 => RAM_reg_7552_7615_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7488_7551_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7424_7487_12_14_n_2,
      O => \gpr1.dout_i[14]_i_45_n_0\
    );
\gpr1.dout_i[14]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_12_14_n_2,
      I1 => RAM_reg_7808_7871_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7744_7807_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7680_7743_12_14_n_2,
      O => \gpr1.dout_i[14]_i_46_n_0\
    );
\gpr1.dout_i[14]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_12_14_n_2,
      I1 => RAM_reg_8064_8127_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_8000_8063_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7936_7999_12_14_n_2,
      O => \gpr1.dout_i[14]_i_47_n_0\
    );
\gpr1.dout_i[14]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_12_14_n_2,
      I1 => RAM_reg_6272_6335_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6208_6271_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6144_6207_12_14_n_2,
      O => \gpr1.dout_i[14]_i_48_n_0\
    );
\gpr1.dout_i[14]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_12_14_n_2,
      I1 => RAM_reg_6528_6591_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6464_6527_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6400_6463_12_14_n_2,
      O => \gpr1.dout_i[14]_i_49_n_0\
    );
\gpr1.dout_i[14]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_12_14_n_2,
      I1 => RAM_reg_6784_6847_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6720_6783_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6656_6719_12_14_n_2,
      O => \gpr1.dout_i[14]_i_50_n_0\
    );
\gpr1.dout_i[14]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_12_14_n_2,
      I1 => RAM_reg_7040_7103_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6976_7039_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6912_6975_12_14_n_2,
      O => \gpr1.dout_i[14]_i_51_n_0\
    );
\gpr1.dout_i[14]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_12_14_n_2,
      I1 => RAM_reg_5248_5311_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5184_5247_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5120_5183_12_14_n_2,
      O => \gpr1.dout_i[14]_i_52_n_0\
    );
\gpr1.dout_i[14]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_12_14_n_2,
      I1 => RAM_reg_5504_5567_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5440_5503_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5376_5439_12_14_n_2,
      O => \gpr1.dout_i[14]_i_53_n_0\
    );
\gpr1.dout_i[14]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_12_14_n_2,
      I1 => RAM_reg_5760_5823_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5696_5759_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5632_5695_12_14_n_2,
      O => \gpr1.dout_i[14]_i_54_n_0\
    );
\gpr1.dout_i[14]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_12_14_n_2,
      I1 => RAM_reg_6016_6079_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5952_6015_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5888_5951_12_14_n_2,
      O => \gpr1.dout_i[14]_i_55_n_0\
    );
\gpr1.dout_i[14]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_12_14_n_2,
      I1 => RAM_reg_4224_4287_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4160_4223_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4096_4159_12_14_n_2,
      O => \gpr1.dout_i[14]_i_56_n_0\
    );
\gpr1.dout_i[14]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_12_14_n_2,
      I1 => RAM_reg_4480_4543_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4416_4479_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4352_4415_12_14_n_2,
      O => \gpr1.dout_i[14]_i_57_n_0\
    );
\gpr1.dout_i[14]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_12_14_n_2,
      I1 => RAM_reg_4736_4799_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4672_4735_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4608_4671_12_14_n_2,
      O => \gpr1.dout_i[14]_i_58_n_0\
    );
\gpr1.dout_i[14]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_12_14_n_2,
      I1 => RAM_reg_4992_5055_12_14_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4928_4991_12_14_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4864_4927_12_14_n_2,
      O => \gpr1.dout_i[14]_i_59_n_0\
    );
\gpr1.dout_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[15]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[15]_i_7_n_0\,
      O => \gpr1.dout_i[15]_i_2_n_0\
    );
\gpr1.dout_i[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_15_17_n_0,
      I1 => RAM_reg_3200_3263_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3136_3199_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3072_3135_15_17_n_0,
      O => \gpr1.dout_i[15]_i_28_n_0\
    );
\gpr1.dout_i[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_15_17_n_0,
      I1 => RAM_reg_3456_3519_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3392_3455_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3328_3391_15_17_n_0,
      O => \gpr1.dout_i[15]_i_29_n_0\
    );
\gpr1.dout_i[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[15]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[15]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[15]_i_11_n_0\,
      O => \gpr1.dout_i[15]_i_3_n_0\
    );
\gpr1.dout_i[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_15_17_n_0,
      I1 => RAM_reg_3712_3775_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3648_3711_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3584_3647_15_17_n_0,
      O => \gpr1.dout_i[15]_i_30_n_0\
    );
\gpr1.dout_i[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_15_17_n_0,
      I1 => RAM_reg_3968_4031_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3904_3967_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3840_3903_15_17_n_0,
      O => \gpr1.dout_i[15]_i_31_n_0\
    );
\gpr1.dout_i[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_15_17_n_0,
      I1 => RAM_reg_2176_2239_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2112_2175_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2048_2111_15_17_n_0,
      O => \gpr1.dout_i[15]_i_32_n_0\
    );
\gpr1.dout_i[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_15_17_n_0,
      I1 => RAM_reg_2432_2495_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2368_2431_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2304_2367_15_17_n_0,
      O => \gpr1.dout_i[15]_i_33_n_0\
    );
\gpr1.dout_i[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_15_17_n_0,
      I1 => RAM_reg_2688_2751_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2624_2687_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2560_2623_15_17_n_0,
      O => \gpr1.dout_i[15]_i_34_n_0\
    );
\gpr1.dout_i[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_15_17_n_0,
      I1 => RAM_reg_2944_3007_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2880_2943_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2816_2879_15_17_n_0,
      O => \gpr1.dout_i[15]_i_35_n_0\
    );
\gpr1.dout_i[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_15_17_n_0,
      I1 => RAM_reg_1152_1215_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1088_1151_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1024_1087_15_17_n_0,
      O => \gpr1.dout_i[15]_i_36_n_0\
    );
\gpr1.dout_i[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_15_17_n_0,
      I1 => RAM_reg_1408_1471_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1344_1407_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1280_1343_15_17_n_0,
      O => \gpr1.dout_i[15]_i_37_n_0\
    );
\gpr1.dout_i[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_15_17_n_0,
      I1 => RAM_reg_1664_1727_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1600_1663_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1536_1599_15_17_n_0,
      O => \gpr1.dout_i[15]_i_38_n_0\
    );
\gpr1.dout_i[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_15_17_n_0,
      I1 => RAM_reg_1920_1983_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1856_1919_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1792_1855_15_17_n_0,
      O => \gpr1.dout_i[15]_i_39_n_0\
    );
\gpr1.dout_i[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_0,
      I1 => RAM_reg_128_191_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_64_127_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_0_63_15_17_n_0,
      O => \gpr1.dout_i[15]_i_40_n_0\
    );
\gpr1.dout_i[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_17_n_0,
      I1 => RAM_reg_384_447_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_320_383_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_256_319_15_17_n_0,
      O => \gpr1.dout_i[15]_i_41_n_0\
    );
\gpr1.dout_i[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_17_n_0,
      I1 => RAM_reg_640_703_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_576_639_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_512_575_15_17_n_0,
      O => \gpr1.dout_i[15]_i_42_n_0\
    );
\gpr1.dout_i[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_17_n_0,
      I1 => RAM_reg_896_959_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_832_895_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_768_831_15_17_n_0,
      O => \gpr1.dout_i[15]_i_43_n_0\
    );
\gpr1.dout_i[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_15_17_n_0,
      I1 => RAM_reg_7296_7359_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7232_7295_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7168_7231_15_17_n_0,
      O => \gpr1.dout_i[15]_i_44_n_0\
    );
\gpr1.dout_i[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_15_17_n_0,
      I1 => RAM_reg_7552_7615_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7488_7551_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7424_7487_15_17_n_0,
      O => \gpr1.dout_i[15]_i_45_n_0\
    );
\gpr1.dout_i[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_15_17_n_0,
      I1 => RAM_reg_7808_7871_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7744_7807_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7680_7743_15_17_n_0,
      O => \gpr1.dout_i[15]_i_46_n_0\
    );
\gpr1.dout_i[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_15_17_n_0,
      I1 => RAM_reg_8064_8127_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_8000_8063_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7936_7999_15_17_n_0,
      O => \gpr1.dout_i[15]_i_47_n_0\
    );
\gpr1.dout_i[15]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_15_17_n_0,
      I1 => RAM_reg_6272_6335_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6208_6271_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6144_6207_15_17_n_0,
      O => \gpr1.dout_i[15]_i_48_n_0\
    );
\gpr1.dout_i[15]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_15_17_n_0,
      I1 => RAM_reg_6528_6591_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6464_6527_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6400_6463_15_17_n_0,
      O => \gpr1.dout_i[15]_i_49_n_0\
    );
\gpr1.dout_i[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_15_17_n_0,
      I1 => RAM_reg_6784_6847_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6720_6783_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6656_6719_15_17_n_0,
      O => \gpr1.dout_i[15]_i_50_n_0\
    );
\gpr1.dout_i[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_15_17_n_0,
      I1 => RAM_reg_7040_7103_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6976_7039_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6912_6975_15_17_n_0,
      O => \gpr1.dout_i[15]_i_51_n_0\
    );
\gpr1.dout_i[15]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_15_17_n_0,
      I1 => RAM_reg_5248_5311_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5184_5247_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5120_5183_15_17_n_0,
      O => \gpr1.dout_i[15]_i_52_n_0\
    );
\gpr1.dout_i[15]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_15_17_n_0,
      I1 => RAM_reg_5504_5567_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5440_5503_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5376_5439_15_17_n_0,
      O => \gpr1.dout_i[15]_i_53_n_0\
    );
\gpr1.dout_i[15]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_15_17_n_0,
      I1 => RAM_reg_5760_5823_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5696_5759_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5632_5695_15_17_n_0,
      O => \gpr1.dout_i[15]_i_54_n_0\
    );
\gpr1.dout_i[15]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_15_17_n_0,
      I1 => RAM_reg_6016_6079_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5952_6015_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5888_5951_15_17_n_0,
      O => \gpr1.dout_i[15]_i_55_n_0\
    );
\gpr1.dout_i[15]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_15_17_n_0,
      I1 => RAM_reg_4224_4287_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4160_4223_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4096_4159_15_17_n_0,
      O => \gpr1.dout_i[15]_i_56_n_0\
    );
\gpr1.dout_i[15]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_15_17_n_0,
      I1 => RAM_reg_4480_4543_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4416_4479_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4352_4415_15_17_n_0,
      O => \gpr1.dout_i[15]_i_57_n_0\
    );
\gpr1.dout_i[15]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_15_17_n_0,
      I1 => RAM_reg_4736_4799_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4672_4735_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4608_4671_15_17_n_0,
      O => \gpr1.dout_i[15]_i_58_n_0\
    );
\gpr1.dout_i[15]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_15_17_n_0,
      I1 => RAM_reg_4992_5055_15_17_n_0,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4928_4991_15_17_n_0,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4864_4927_15_17_n_0,
      O => \gpr1.dout_i[15]_i_59_n_0\
    );
\gpr1.dout_i[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[16]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[16]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[16]_i_7_n_0\,
      O => \gpr1.dout_i[16]_i_2_n_0\
    );
\gpr1.dout_i[16]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_15_17_n_1,
      I1 => RAM_reg_3200_3263_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3136_3199_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3072_3135_15_17_n_1,
      O => \gpr1.dout_i[16]_i_28_n_0\
    );
\gpr1.dout_i[16]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_15_17_n_1,
      I1 => RAM_reg_3456_3519_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3392_3455_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3328_3391_15_17_n_1,
      O => \gpr1.dout_i[16]_i_29_n_0\
    );
\gpr1.dout_i[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[16]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[16]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[16]_i_11_n_0\,
      O => \gpr1.dout_i[16]_i_3_n_0\
    );
\gpr1.dout_i[16]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_15_17_n_1,
      I1 => RAM_reg_3712_3775_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3648_3711_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3584_3647_15_17_n_1,
      O => \gpr1.dout_i[16]_i_30_n_0\
    );
\gpr1.dout_i[16]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_15_17_n_1,
      I1 => RAM_reg_3968_4031_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3904_3967_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3840_3903_15_17_n_1,
      O => \gpr1.dout_i[16]_i_31_n_0\
    );
\gpr1.dout_i[16]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_15_17_n_1,
      I1 => RAM_reg_2176_2239_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2112_2175_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2048_2111_15_17_n_1,
      O => \gpr1.dout_i[16]_i_32_n_0\
    );
\gpr1.dout_i[16]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_15_17_n_1,
      I1 => RAM_reg_2432_2495_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2368_2431_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2304_2367_15_17_n_1,
      O => \gpr1.dout_i[16]_i_33_n_0\
    );
\gpr1.dout_i[16]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_15_17_n_1,
      I1 => RAM_reg_2688_2751_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2624_2687_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2560_2623_15_17_n_1,
      O => \gpr1.dout_i[16]_i_34_n_0\
    );
\gpr1.dout_i[16]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_15_17_n_1,
      I1 => RAM_reg_2944_3007_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2880_2943_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2816_2879_15_17_n_1,
      O => \gpr1.dout_i[16]_i_35_n_0\
    );
\gpr1.dout_i[16]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_15_17_n_1,
      I1 => RAM_reg_1152_1215_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1088_1151_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1024_1087_15_17_n_1,
      O => \gpr1.dout_i[16]_i_36_n_0\
    );
\gpr1.dout_i[16]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_15_17_n_1,
      I1 => RAM_reg_1408_1471_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1344_1407_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1280_1343_15_17_n_1,
      O => \gpr1.dout_i[16]_i_37_n_0\
    );
\gpr1.dout_i[16]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_15_17_n_1,
      I1 => RAM_reg_1664_1727_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1600_1663_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1536_1599_15_17_n_1,
      O => \gpr1.dout_i[16]_i_38_n_0\
    );
\gpr1.dout_i[16]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_15_17_n_1,
      I1 => RAM_reg_1920_1983_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1856_1919_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1792_1855_15_17_n_1,
      O => \gpr1.dout_i[16]_i_39_n_0\
    );
\gpr1.dout_i[16]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_1,
      I1 => RAM_reg_128_191_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_64_127_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_0_63_15_17_n_1,
      O => \gpr1.dout_i[16]_i_40_n_0\
    );
\gpr1.dout_i[16]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_17_n_1,
      I1 => RAM_reg_384_447_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_320_383_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_256_319_15_17_n_1,
      O => \gpr1.dout_i[16]_i_41_n_0\
    );
\gpr1.dout_i[16]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_17_n_1,
      I1 => RAM_reg_640_703_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_576_639_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_512_575_15_17_n_1,
      O => \gpr1.dout_i[16]_i_42_n_0\
    );
\gpr1.dout_i[16]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_17_n_1,
      I1 => RAM_reg_896_959_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_832_895_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_768_831_15_17_n_1,
      O => \gpr1.dout_i[16]_i_43_n_0\
    );
\gpr1.dout_i[16]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_15_17_n_1,
      I1 => RAM_reg_7296_7359_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7232_7295_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7168_7231_15_17_n_1,
      O => \gpr1.dout_i[16]_i_44_n_0\
    );
\gpr1.dout_i[16]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_15_17_n_1,
      I1 => RAM_reg_7552_7615_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7488_7551_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7424_7487_15_17_n_1,
      O => \gpr1.dout_i[16]_i_45_n_0\
    );
\gpr1.dout_i[16]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_15_17_n_1,
      I1 => RAM_reg_7808_7871_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7744_7807_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7680_7743_15_17_n_1,
      O => \gpr1.dout_i[16]_i_46_n_0\
    );
\gpr1.dout_i[16]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_15_17_n_1,
      I1 => RAM_reg_8064_8127_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_8000_8063_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7936_7999_15_17_n_1,
      O => \gpr1.dout_i[16]_i_47_n_0\
    );
\gpr1.dout_i[16]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_15_17_n_1,
      I1 => RAM_reg_6272_6335_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6208_6271_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6144_6207_15_17_n_1,
      O => \gpr1.dout_i[16]_i_48_n_0\
    );
\gpr1.dout_i[16]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_15_17_n_1,
      I1 => RAM_reg_6528_6591_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6464_6527_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6400_6463_15_17_n_1,
      O => \gpr1.dout_i[16]_i_49_n_0\
    );
\gpr1.dout_i[16]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_15_17_n_1,
      I1 => RAM_reg_6784_6847_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6720_6783_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6656_6719_15_17_n_1,
      O => \gpr1.dout_i[16]_i_50_n_0\
    );
\gpr1.dout_i[16]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_15_17_n_1,
      I1 => RAM_reg_7040_7103_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6976_7039_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6912_6975_15_17_n_1,
      O => \gpr1.dout_i[16]_i_51_n_0\
    );
\gpr1.dout_i[16]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_15_17_n_1,
      I1 => RAM_reg_5248_5311_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5184_5247_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5120_5183_15_17_n_1,
      O => \gpr1.dout_i[16]_i_52_n_0\
    );
\gpr1.dout_i[16]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_15_17_n_1,
      I1 => RAM_reg_5504_5567_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5440_5503_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5376_5439_15_17_n_1,
      O => \gpr1.dout_i[16]_i_53_n_0\
    );
\gpr1.dout_i[16]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_15_17_n_1,
      I1 => RAM_reg_5760_5823_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5696_5759_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5632_5695_15_17_n_1,
      O => \gpr1.dout_i[16]_i_54_n_0\
    );
\gpr1.dout_i[16]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_15_17_n_1,
      I1 => RAM_reg_6016_6079_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5952_6015_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5888_5951_15_17_n_1,
      O => \gpr1.dout_i[16]_i_55_n_0\
    );
\gpr1.dout_i[16]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_15_17_n_1,
      I1 => RAM_reg_4224_4287_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4160_4223_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4096_4159_15_17_n_1,
      O => \gpr1.dout_i[16]_i_56_n_0\
    );
\gpr1.dout_i[16]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_15_17_n_1,
      I1 => RAM_reg_4480_4543_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4416_4479_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4352_4415_15_17_n_1,
      O => \gpr1.dout_i[16]_i_57_n_0\
    );
\gpr1.dout_i[16]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_15_17_n_1,
      I1 => RAM_reg_4736_4799_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4672_4735_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4608_4671_15_17_n_1,
      O => \gpr1.dout_i[16]_i_58_n_0\
    );
\gpr1.dout_i[16]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_15_17_n_1,
      I1 => RAM_reg_4992_5055_15_17_n_1,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4928_4991_15_17_n_1,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4864_4927_15_17_n_1,
      O => \gpr1.dout_i[16]_i_59_n_0\
    );
\gpr1.dout_i[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[17]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[17]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[17]_i_7_n_0\,
      O => \gpr1.dout_i[17]_i_2_n_0\
    );
\gpr1.dout_i[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_15_17_n_2,
      I1 => RAM_reg_3200_3263_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3136_3199_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3072_3135_15_17_n_2,
      O => \gpr1.dout_i[17]_i_28_n_0\
    );
\gpr1.dout_i[17]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_15_17_n_2,
      I1 => RAM_reg_3456_3519_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3392_3455_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3328_3391_15_17_n_2,
      O => \gpr1.dout_i[17]_i_29_n_0\
    );
\gpr1.dout_i[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[17]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[17]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[17]_i_11_n_0\,
      O => \gpr1.dout_i[17]_i_3_n_0\
    );
\gpr1.dout_i[17]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_15_17_n_2,
      I1 => RAM_reg_3712_3775_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3648_3711_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3584_3647_15_17_n_2,
      O => \gpr1.dout_i[17]_i_30_n_0\
    );
\gpr1.dout_i[17]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_15_17_n_2,
      I1 => RAM_reg_3968_4031_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_3904_3967_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_3840_3903_15_17_n_2,
      O => \gpr1.dout_i[17]_i_31_n_0\
    );
\gpr1.dout_i[17]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_15_17_n_2,
      I1 => RAM_reg_2176_2239_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2112_2175_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2048_2111_15_17_n_2,
      O => \gpr1.dout_i[17]_i_32_n_0\
    );
\gpr1.dout_i[17]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_15_17_n_2,
      I1 => RAM_reg_2432_2495_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2368_2431_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2304_2367_15_17_n_2,
      O => \gpr1.dout_i[17]_i_33_n_0\
    );
\gpr1.dout_i[17]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_15_17_n_2,
      I1 => RAM_reg_2688_2751_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2624_2687_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2560_2623_15_17_n_2,
      O => \gpr1.dout_i[17]_i_34_n_0\
    );
\gpr1.dout_i[17]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_15_17_n_2,
      I1 => RAM_reg_2944_3007_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_2880_2943_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_2816_2879_15_17_n_2,
      O => \gpr1.dout_i[17]_i_35_n_0\
    );
\gpr1.dout_i[17]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_15_17_n_2,
      I1 => RAM_reg_1152_1215_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1088_1151_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1024_1087_15_17_n_2,
      O => \gpr1.dout_i[17]_i_36_n_0\
    );
\gpr1.dout_i[17]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_15_17_n_2,
      I1 => RAM_reg_1408_1471_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1344_1407_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1280_1343_15_17_n_2,
      O => \gpr1.dout_i[17]_i_37_n_0\
    );
\gpr1.dout_i[17]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_15_17_n_2,
      I1 => RAM_reg_1664_1727_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1600_1663_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1536_1599_15_17_n_2,
      O => \gpr1.dout_i[17]_i_38_n_0\
    );
\gpr1.dout_i[17]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_15_17_n_2,
      I1 => RAM_reg_1920_1983_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_1856_1919_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_1792_1855_15_17_n_2,
      O => \gpr1.dout_i[17]_i_39_n_0\
    );
\gpr1.dout_i[17]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_15_17_n_2,
      I1 => RAM_reg_128_191_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_64_127_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_0_63_15_17_n_2,
      O => \gpr1.dout_i[17]_i_40_n_0\
    );
\gpr1.dout_i[17]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_15_17_n_2,
      I1 => RAM_reg_384_447_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_320_383_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_256_319_15_17_n_2,
      O => \gpr1.dout_i[17]_i_41_n_0\
    );
\gpr1.dout_i[17]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_15_17_n_2,
      I1 => RAM_reg_640_703_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_576_639_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_512_575_15_17_n_2,
      O => \gpr1.dout_i[17]_i_42_n_0\
    );
\gpr1.dout_i[17]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_15_17_n_2,
      I1 => RAM_reg_896_959_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_832_895_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_768_831_15_17_n_2,
      O => \gpr1.dout_i[17]_i_43_n_0\
    );
\gpr1.dout_i[17]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_15_17_n_2,
      I1 => RAM_reg_7296_7359_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7232_7295_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7168_7231_15_17_n_2,
      O => \gpr1.dout_i[17]_i_44_n_0\
    );
\gpr1.dout_i[17]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_15_17_n_2,
      I1 => RAM_reg_7552_7615_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7488_7551_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7424_7487_15_17_n_2,
      O => \gpr1.dout_i[17]_i_45_n_0\
    );
\gpr1.dout_i[17]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_15_17_n_2,
      I1 => RAM_reg_7808_7871_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_7744_7807_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7680_7743_15_17_n_2,
      O => \gpr1.dout_i[17]_i_46_n_0\
    );
\gpr1.dout_i[17]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_15_17_n_2,
      I1 => RAM_reg_8064_8127_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_8000_8063_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_7936_7999_15_17_n_2,
      O => \gpr1.dout_i[17]_i_47_n_0\
    );
\gpr1.dout_i[17]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_15_17_n_2,
      I1 => RAM_reg_6272_6335_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6208_6271_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6144_6207_15_17_n_2,
      O => \gpr1.dout_i[17]_i_48_n_0\
    );
\gpr1.dout_i[17]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_15_17_n_2,
      I1 => RAM_reg_6528_6591_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6464_6527_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6400_6463_15_17_n_2,
      O => \gpr1.dout_i[17]_i_49_n_0\
    );
\gpr1.dout_i[17]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_15_17_n_2,
      I1 => RAM_reg_6784_6847_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6720_6783_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6656_6719_15_17_n_2,
      O => \gpr1.dout_i[17]_i_50_n_0\
    );
\gpr1.dout_i[17]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_15_17_n_2,
      I1 => RAM_reg_7040_7103_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_6976_7039_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_6912_6975_15_17_n_2,
      O => \gpr1.dout_i[17]_i_51_n_0\
    );
\gpr1.dout_i[17]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_15_17_n_2,
      I1 => RAM_reg_5248_5311_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5184_5247_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5120_5183_15_17_n_2,
      O => \gpr1.dout_i[17]_i_52_n_0\
    );
\gpr1.dout_i[17]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_15_17_n_2,
      I1 => RAM_reg_5504_5567_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5440_5503_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5376_5439_15_17_n_2,
      O => \gpr1.dout_i[17]_i_53_n_0\
    );
\gpr1.dout_i[17]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_15_17_n_2,
      I1 => RAM_reg_5760_5823_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5696_5759_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5632_5695_15_17_n_2,
      O => \gpr1.dout_i[17]_i_54_n_0\
    );
\gpr1.dout_i[17]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_15_17_n_2,
      I1 => RAM_reg_6016_6079_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_5952_6015_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_5888_5951_15_17_n_2,
      O => \gpr1.dout_i[17]_i_55_n_0\
    );
\gpr1.dout_i[17]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_15_17_n_2,
      I1 => RAM_reg_4224_4287_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4160_4223_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4096_4159_15_17_n_2,
      O => \gpr1.dout_i[17]_i_56_n_0\
    );
\gpr1.dout_i[17]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_15_17_n_2,
      I1 => RAM_reg_4480_4543_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4416_4479_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4352_4415_15_17_n_2,
      O => \gpr1.dout_i[17]_i_57_n_0\
    );
\gpr1.dout_i[17]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_15_17_n_2,
      I1 => RAM_reg_4736_4799_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4672_4735_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4608_4671_15_17_n_2,
      O => \gpr1.dout_i[17]_i_58_n_0\
    );
\gpr1.dout_i[17]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_15_17_n_2,
      I1 => RAM_reg_4992_5055_15_17_n_2,
      I2 => \gc1.count_d2_reg[7]_rep\,
      I3 => RAM_reg_4928_4991_15_17_n_2,
      I4 => \gc1.count_d2_reg[6]_rep\,
      I5 => RAM_reg_4864_4927_15_17_n_2,
      O => \gpr1.dout_i[17]_i_59_n_0\
    );
\gpr1.dout_i[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[18]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[18]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[18]_i_7_n_0\,
      O => \gpr1.dout_i[18]_i_2_n_0\
    );
\gpr1.dout_i[18]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_18_20_n_0,
      I1 => RAM_reg_3200_3263_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3136_3199_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3072_3135_18_20_n_0,
      O => \gpr1.dout_i[18]_i_28_n_0\
    );
\gpr1.dout_i[18]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_18_20_n_0,
      I1 => RAM_reg_3456_3519_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3392_3455_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3328_3391_18_20_n_0,
      O => \gpr1.dout_i[18]_i_29_n_0\
    );
\gpr1.dout_i[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[18]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[18]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[18]_i_11_n_0\,
      O => \gpr1.dout_i[18]_i_3_n_0\
    );
\gpr1.dout_i[18]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_18_20_n_0,
      I1 => RAM_reg_3712_3775_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3648_3711_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3584_3647_18_20_n_0,
      O => \gpr1.dout_i[18]_i_30_n_0\
    );
\gpr1.dout_i[18]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_18_20_n_0,
      I1 => RAM_reg_3968_4031_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3904_3967_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3840_3903_18_20_n_0,
      O => \gpr1.dout_i[18]_i_31_n_0\
    );
\gpr1.dout_i[18]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_18_20_n_0,
      I1 => RAM_reg_2176_2239_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2112_2175_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2048_2111_18_20_n_0,
      O => \gpr1.dout_i[18]_i_32_n_0\
    );
\gpr1.dout_i[18]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_18_20_n_0,
      I1 => RAM_reg_2432_2495_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2368_2431_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2304_2367_18_20_n_0,
      O => \gpr1.dout_i[18]_i_33_n_0\
    );
\gpr1.dout_i[18]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_18_20_n_0,
      I1 => RAM_reg_2688_2751_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2624_2687_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2560_2623_18_20_n_0,
      O => \gpr1.dout_i[18]_i_34_n_0\
    );
\gpr1.dout_i[18]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_18_20_n_0,
      I1 => RAM_reg_2944_3007_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2880_2943_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2816_2879_18_20_n_0,
      O => \gpr1.dout_i[18]_i_35_n_0\
    );
\gpr1.dout_i[18]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_18_20_n_0,
      I1 => RAM_reg_1152_1215_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1088_1151_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1024_1087_18_20_n_0,
      O => \gpr1.dout_i[18]_i_36_n_0\
    );
\gpr1.dout_i[18]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_18_20_n_0,
      I1 => RAM_reg_1408_1471_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1344_1407_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1280_1343_18_20_n_0,
      O => \gpr1.dout_i[18]_i_37_n_0\
    );
\gpr1.dout_i[18]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_18_20_n_0,
      I1 => RAM_reg_1664_1727_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1600_1663_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1536_1599_18_20_n_0,
      O => \gpr1.dout_i[18]_i_38_n_0\
    );
\gpr1.dout_i[18]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_18_20_n_0,
      I1 => RAM_reg_1920_1983_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1856_1919_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1792_1855_18_20_n_0,
      O => \gpr1.dout_i[18]_i_39_n_0\
    );
\gpr1.dout_i[18]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_0,
      I1 => RAM_reg_128_191_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_64_127_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_0_63_18_20_n_0,
      O => \gpr1.dout_i[18]_i_40_n_0\
    );
\gpr1.dout_i[18]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_18_20_n_0,
      I1 => RAM_reg_384_447_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_320_383_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_256_319_18_20_n_0,
      O => \gpr1.dout_i[18]_i_41_n_0\
    );
\gpr1.dout_i[18]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_18_20_n_0,
      I1 => RAM_reg_640_703_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_576_639_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_512_575_18_20_n_0,
      O => \gpr1.dout_i[18]_i_42_n_0\
    );
\gpr1.dout_i[18]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_18_20_n_0,
      I1 => RAM_reg_896_959_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_832_895_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_768_831_18_20_n_0,
      O => \gpr1.dout_i[18]_i_43_n_0\
    );
\gpr1.dout_i[18]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_18_20_n_0,
      I1 => RAM_reg_7296_7359_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7232_7295_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7168_7231_18_20_n_0,
      O => \gpr1.dout_i[18]_i_44_n_0\
    );
\gpr1.dout_i[18]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_18_20_n_0,
      I1 => RAM_reg_7552_7615_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7488_7551_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7424_7487_18_20_n_0,
      O => \gpr1.dout_i[18]_i_45_n_0\
    );
\gpr1.dout_i[18]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_18_20_n_0,
      I1 => RAM_reg_7808_7871_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7744_7807_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7680_7743_18_20_n_0,
      O => \gpr1.dout_i[18]_i_46_n_0\
    );
\gpr1.dout_i[18]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_18_20_n_0,
      I1 => RAM_reg_8064_8127_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_8000_8063_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7936_7999_18_20_n_0,
      O => \gpr1.dout_i[18]_i_47_n_0\
    );
\gpr1.dout_i[18]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_18_20_n_0,
      I1 => RAM_reg_6272_6335_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6208_6271_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6144_6207_18_20_n_0,
      O => \gpr1.dout_i[18]_i_48_n_0\
    );
\gpr1.dout_i[18]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_18_20_n_0,
      I1 => RAM_reg_6528_6591_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6464_6527_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6400_6463_18_20_n_0,
      O => \gpr1.dout_i[18]_i_49_n_0\
    );
\gpr1.dout_i[18]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_18_20_n_0,
      I1 => RAM_reg_6784_6847_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6720_6783_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6656_6719_18_20_n_0,
      O => \gpr1.dout_i[18]_i_50_n_0\
    );
\gpr1.dout_i[18]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_18_20_n_0,
      I1 => RAM_reg_7040_7103_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6976_7039_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6912_6975_18_20_n_0,
      O => \gpr1.dout_i[18]_i_51_n_0\
    );
\gpr1.dout_i[18]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_18_20_n_0,
      I1 => RAM_reg_5248_5311_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5184_5247_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5120_5183_18_20_n_0,
      O => \gpr1.dout_i[18]_i_52_n_0\
    );
\gpr1.dout_i[18]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_18_20_n_0,
      I1 => RAM_reg_5504_5567_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5440_5503_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5376_5439_18_20_n_0,
      O => \gpr1.dout_i[18]_i_53_n_0\
    );
\gpr1.dout_i[18]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_18_20_n_0,
      I1 => RAM_reg_5760_5823_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5696_5759_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5632_5695_18_20_n_0,
      O => \gpr1.dout_i[18]_i_54_n_0\
    );
\gpr1.dout_i[18]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_18_20_n_0,
      I1 => RAM_reg_6016_6079_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5952_6015_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5888_5951_18_20_n_0,
      O => \gpr1.dout_i[18]_i_55_n_0\
    );
\gpr1.dout_i[18]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_18_20_n_0,
      I1 => RAM_reg_4224_4287_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4160_4223_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4096_4159_18_20_n_0,
      O => \gpr1.dout_i[18]_i_56_n_0\
    );
\gpr1.dout_i[18]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_18_20_n_0,
      I1 => RAM_reg_4480_4543_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4416_4479_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4352_4415_18_20_n_0,
      O => \gpr1.dout_i[18]_i_57_n_0\
    );
\gpr1.dout_i[18]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_18_20_n_0,
      I1 => RAM_reg_4736_4799_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4672_4735_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4608_4671_18_20_n_0,
      O => \gpr1.dout_i[18]_i_58_n_0\
    );
\gpr1.dout_i[18]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_18_20_n_0,
      I1 => RAM_reg_4992_5055_18_20_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4928_4991_18_20_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4864_4927_18_20_n_0,
      O => \gpr1.dout_i[18]_i_59_n_0\
    );
\gpr1.dout_i[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[19]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[19]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[19]_i_7_n_0\,
      O => \gpr1.dout_i[19]_i_2_n_0\
    );
\gpr1.dout_i[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_18_20_n_1,
      I1 => RAM_reg_3200_3263_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3136_3199_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3072_3135_18_20_n_1,
      O => \gpr1.dout_i[19]_i_28_n_0\
    );
\gpr1.dout_i[19]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_18_20_n_1,
      I1 => RAM_reg_3456_3519_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3392_3455_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3328_3391_18_20_n_1,
      O => \gpr1.dout_i[19]_i_29_n_0\
    );
\gpr1.dout_i[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[19]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[19]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[19]_i_11_n_0\,
      O => \gpr1.dout_i[19]_i_3_n_0\
    );
\gpr1.dout_i[19]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_18_20_n_1,
      I1 => RAM_reg_3712_3775_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3648_3711_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3584_3647_18_20_n_1,
      O => \gpr1.dout_i[19]_i_30_n_0\
    );
\gpr1.dout_i[19]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_18_20_n_1,
      I1 => RAM_reg_3968_4031_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3904_3967_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3840_3903_18_20_n_1,
      O => \gpr1.dout_i[19]_i_31_n_0\
    );
\gpr1.dout_i[19]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_18_20_n_1,
      I1 => RAM_reg_2176_2239_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2112_2175_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2048_2111_18_20_n_1,
      O => \gpr1.dout_i[19]_i_32_n_0\
    );
\gpr1.dout_i[19]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_18_20_n_1,
      I1 => RAM_reg_2432_2495_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2368_2431_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2304_2367_18_20_n_1,
      O => \gpr1.dout_i[19]_i_33_n_0\
    );
\gpr1.dout_i[19]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_18_20_n_1,
      I1 => RAM_reg_2688_2751_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2624_2687_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2560_2623_18_20_n_1,
      O => \gpr1.dout_i[19]_i_34_n_0\
    );
\gpr1.dout_i[19]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_18_20_n_1,
      I1 => RAM_reg_2944_3007_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2880_2943_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2816_2879_18_20_n_1,
      O => \gpr1.dout_i[19]_i_35_n_0\
    );
\gpr1.dout_i[19]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_18_20_n_1,
      I1 => RAM_reg_1152_1215_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1088_1151_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1024_1087_18_20_n_1,
      O => \gpr1.dout_i[19]_i_36_n_0\
    );
\gpr1.dout_i[19]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_18_20_n_1,
      I1 => RAM_reg_1408_1471_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1344_1407_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1280_1343_18_20_n_1,
      O => \gpr1.dout_i[19]_i_37_n_0\
    );
\gpr1.dout_i[19]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_18_20_n_1,
      I1 => RAM_reg_1664_1727_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1600_1663_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1536_1599_18_20_n_1,
      O => \gpr1.dout_i[19]_i_38_n_0\
    );
\gpr1.dout_i[19]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_18_20_n_1,
      I1 => RAM_reg_1920_1983_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1856_1919_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1792_1855_18_20_n_1,
      O => \gpr1.dout_i[19]_i_39_n_0\
    );
\gpr1.dout_i[19]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_1,
      I1 => RAM_reg_128_191_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_64_127_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_0_63_18_20_n_1,
      O => \gpr1.dout_i[19]_i_40_n_0\
    );
\gpr1.dout_i[19]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_18_20_n_1,
      I1 => RAM_reg_384_447_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_320_383_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_256_319_18_20_n_1,
      O => \gpr1.dout_i[19]_i_41_n_0\
    );
\gpr1.dout_i[19]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_18_20_n_1,
      I1 => RAM_reg_640_703_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_576_639_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_512_575_18_20_n_1,
      O => \gpr1.dout_i[19]_i_42_n_0\
    );
\gpr1.dout_i[19]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_18_20_n_1,
      I1 => RAM_reg_896_959_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_832_895_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_768_831_18_20_n_1,
      O => \gpr1.dout_i[19]_i_43_n_0\
    );
\gpr1.dout_i[19]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_18_20_n_1,
      I1 => RAM_reg_7296_7359_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7232_7295_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7168_7231_18_20_n_1,
      O => \gpr1.dout_i[19]_i_44_n_0\
    );
\gpr1.dout_i[19]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_18_20_n_1,
      I1 => RAM_reg_7552_7615_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7488_7551_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7424_7487_18_20_n_1,
      O => \gpr1.dout_i[19]_i_45_n_0\
    );
\gpr1.dout_i[19]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_18_20_n_1,
      I1 => RAM_reg_7808_7871_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7744_7807_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7680_7743_18_20_n_1,
      O => \gpr1.dout_i[19]_i_46_n_0\
    );
\gpr1.dout_i[19]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_18_20_n_1,
      I1 => RAM_reg_8064_8127_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_8000_8063_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7936_7999_18_20_n_1,
      O => \gpr1.dout_i[19]_i_47_n_0\
    );
\gpr1.dout_i[19]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_18_20_n_1,
      I1 => RAM_reg_6272_6335_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6208_6271_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6144_6207_18_20_n_1,
      O => \gpr1.dout_i[19]_i_48_n_0\
    );
\gpr1.dout_i[19]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_18_20_n_1,
      I1 => RAM_reg_6528_6591_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6464_6527_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6400_6463_18_20_n_1,
      O => \gpr1.dout_i[19]_i_49_n_0\
    );
\gpr1.dout_i[19]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_18_20_n_1,
      I1 => RAM_reg_6784_6847_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6720_6783_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6656_6719_18_20_n_1,
      O => \gpr1.dout_i[19]_i_50_n_0\
    );
\gpr1.dout_i[19]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_18_20_n_1,
      I1 => RAM_reg_7040_7103_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6976_7039_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6912_6975_18_20_n_1,
      O => \gpr1.dout_i[19]_i_51_n_0\
    );
\gpr1.dout_i[19]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_18_20_n_1,
      I1 => RAM_reg_5248_5311_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5184_5247_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5120_5183_18_20_n_1,
      O => \gpr1.dout_i[19]_i_52_n_0\
    );
\gpr1.dout_i[19]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_18_20_n_1,
      I1 => RAM_reg_5504_5567_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5440_5503_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5376_5439_18_20_n_1,
      O => \gpr1.dout_i[19]_i_53_n_0\
    );
\gpr1.dout_i[19]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_18_20_n_1,
      I1 => RAM_reg_5760_5823_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5696_5759_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5632_5695_18_20_n_1,
      O => \gpr1.dout_i[19]_i_54_n_0\
    );
\gpr1.dout_i[19]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_18_20_n_1,
      I1 => RAM_reg_6016_6079_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5952_6015_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5888_5951_18_20_n_1,
      O => \gpr1.dout_i[19]_i_55_n_0\
    );
\gpr1.dout_i[19]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_18_20_n_1,
      I1 => RAM_reg_4224_4287_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4160_4223_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4096_4159_18_20_n_1,
      O => \gpr1.dout_i[19]_i_56_n_0\
    );
\gpr1.dout_i[19]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_18_20_n_1,
      I1 => RAM_reg_4480_4543_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4416_4479_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4352_4415_18_20_n_1,
      O => \gpr1.dout_i[19]_i_57_n_0\
    );
\gpr1.dout_i[19]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_18_20_n_1,
      I1 => RAM_reg_4736_4799_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4672_4735_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4608_4671_18_20_n_1,
      O => \gpr1.dout_i[19]_i_58_n_0\
    );
\gpr1.dout_i[19]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_18_20_n_1,
      I1 => RAM_reg_4992_5055_18_20_n_1,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4928_4991_18_20_n_1,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4864_4927_18_20_n_1,
      O => \gpr1.dout_i[19]_i_59_n_0\
    );
\gpr1.dout_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[1]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[1]_i_7_n_0\,
      O => \gpr1.dout_i[1]_i_2_n_0\
    );
\gpr1.dout_i[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_0_2_n_1,
      I1 => RAM_reg_3200_3263_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_3136_3199_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_3072_3135_0_2_n_1,
      O => \gpr1.dout_i[1]_i_28_n_0\
    );
\gpr1.dout_i[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_0_2_n_1,
      I1 => RAM_reg_3456_3519_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_3392_3455_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_3328_3391_0_2_n_1,
      O => \gpr1.dout_i[1]_i_29_n_0\
    );
\gpr1.dout_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[1]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[1]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[1]_i_11_n_0\,
      O => \gpr1.dout_i[1]_i_3_n_0\
    );
\gpr1.dout_i[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_0_2_n_1,
      I1 => RAM_reg_3712_3775_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_3648_3711_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_3584_3647_0_2_n_1,
      O => \gpr1.dout_i[1]_i_30_n_0\
    );
\gpr1.dout_i[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_0_2_n_1,
      I1 => RAM_reg_3968_4031_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_3904_3967_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_3840_3903_0_2_n_1,
      O => \gpr1.dout_i[1]_i_31_n_0\
    );
\gpr1.dout_i[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_0_2_n_1,
      I1 => RAM_reg_2176_2239_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_2112_2175_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_2048_2111_0_2_n_1,
      O => \gpr1.dout_i[1]_i_32_n_0\
    );
\gpr1.dout_i[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_0_2_n_1,
      I1 => RAM_reg_2432_2495_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_2368_2431_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_2304_2367_0_2_n_1,
      O => \gpr1.dout_i[1]_i_33_n_0\
    );
\gpr1.dout_i[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_0_2_n_1,
      I1 => RAM_reg_2688_2751_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_2624_2687_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_2560_2623_0_2_n_1,
      O => \gpr1.dout_i[1]_i_34_n_0\
    );
\gpr1.dout_i[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2_n_1,
      I1 => RAM_reg_2944_3007_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_2880_2943_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_2816_2879_0_2_n_1,
      O => \gpr1.dout_i[1]_i_35_n_0\
    );
\gpr1.dout_i[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_0_2_n_1,
      I1 => RAM_reg_1152_1215_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_1088_1151_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_1024_1087_0_2_n_1,
      O => \gpr1.dout_i[1]_i_36_n_0\
    );
\gpr1.dout_i[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_0_2_n_1,
      I1 => RAM_reg_1408_1471_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_1344_1407_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_1280_1343_0_2_n_1,
      O => \gpr1.dout_i[1]_i_37_n_0\
    );
\gpr1.dout_i[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_0_2_n_1,
      I1 => RAM_reg_1664_1727_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_1600_1663_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_1536_1599_0_2_n_1,
      O => \gpr1.dout_i[1]_i_38_n_0\
    );
\gpr1.dout_i[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_0_2_n_1,
      I1 => RAM_reg_1920_1983_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_1856_1919_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_1792_1855_0_2_n_1,
      O => \gpr1.dout_i[1]_i_39_n_0\
    );
\gpr1.dout_i[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_1,
      I1 => RAM_reg_128_191_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_64_127_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_0_63_0_2_n_1,
      O => \gpr1.dout_i[1]_i_40_n_0\
    );
\gpr1.dout_i[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_1,
      I1 => RAM_reg_384_447_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_320_383_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_256_319_0_2_n_1,
      O => \gpr1.dout_i[1]_i_41_n_0\
    );
\gpr1.dout_i[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_1,
      I1 => RAM_reg_640_703_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_576_639_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_512_575_0_2_n_1,
      O => \gpr1.dout_i[1]_i_42_n_0\
    );
\gpr1.dout_i[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_1,
      I1 => RAM_reg_896_959_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_832_895_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_768_831_0_2_n_1,
      O => \gpr1.dout_i[1]_i_43_n_0\
    );
\gpr1.dout_i[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_0_2_n_1,
      I1 => RAM_reg_7296_7359_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_7232_7295_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_7168_7231_0_2_n_1,
      O => \gpr1.dout_i[1]_i_44_n_0\
    );
\gpr1.dout_i[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_0_2_n_1,
      I1 => RAM_reg_7552_7615_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_7488_7551_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_7424_7487_0_2_n_1,
      O => \gpr1.dout_i[1]_i_45_n_0\
    );
\gpr1.dout_i[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_0_2_n_1,
      I1 => RAM_reg_7808_7871_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_7744_7807_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_7680_7743_0_2_n_1,
      O => \gpr1.dout_i[1]_i_46_n_0\
    );
\gpr1.dout_i[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_0_2_n_1,
      I1 => RAM_reg_8064_8127_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_8000_8063_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_7936_7999_0_2_n_1,
      O => \gpr1.dout_i[1]_i_47_n_0\
    );
\gpr1.dout_i[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_0_2_n_1,
      I1 => RAM_reg_6272_6335_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_6208_6271_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_6144_6207_0_2_n_1,
      O => \gpr1.dout_i[1]_i_48_n_0\
    );
\gpr1.dout_i[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_0_2_n_1,
      I1 => RAM_reg_6528_6591_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_6464_6527_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_6400_6463_0_2_n_1,
      O => \gpr1.dout_i[1]_i_49_n_0\
    );
\gpr1.dout_i[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_0_2_n_1,
      I1 => RAM_reg_6784_6847_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_6720_6783_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_6656_6719_0_2_n_1,
      O => \gpr1.dout_i[1]_i_50_n_0\
    );
\gpr1.dout_i[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_0_2_n_1,
      I1 => RAM_reg_7040_7103_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_6976_7039_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_6912_6975_0_2_n_1,
      O => \gpr1.dout_i[1]_i_51_n_0\
    );
\gpr1.dout_i[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_0_2_n_1,
      I1 => RAM_reg_5248_5311_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_5184_5247_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_5120_5183_0_2_n_1,
      O => \gpr1.dout_i[1]_i_52_n_0\
    );
\gpr1.dout_i[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_0_2_n_1,
      I1 => RAM_reg_5504_5567_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_5440_5503_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_5376_5439_0_2_n_1,
      O => \gpr1.dout_i[1]_i_53_n_0\
    );
\gpr1.dout_i[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_0_2_n_1,
      I1 => RAM_reg_5760_5823_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_5696_5759_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_5632_5695_0_2_n_1,
      O => \gpr1.dout_i[1]_i_54_n_0\
    );
\gpr1.dout_i[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_0_2_n_1,
      I1 => RAM_reg_6016_6079_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_5952_6015_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_5888_5951_0_2_n_1,
      O => \gpr1.dout_i[1]_i_55_n_0\
    );
\gpr1.dout_i[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_0_2_n_1,
      I1 => RAM_reg_4224_4287_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_4160_4223_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_4096_4159_0_2_n_1,
      O => \gpr1.dout_i[1]_i_56_n_0\
    );
\gpr1.dout_i[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_0_2_n_1,
      I1 => RAM_reg_4480_4543_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_4416_4479_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_4352_4415_0_2_n_1,
      O => \gpr1.dout_i[1]_i_57_n_0\
    );
\gpr1.dout_i[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_0_2_n_1,
      I1 => RAM_reg_4736_4799_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_4672_4735_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_4608_4671_0_2_n_1,
      O => \gpr1.dout_i[1]_i_58_n_0\
    );
\gpr1.dout_i[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_0_2_n_1,
      I1 => RAM_reg_4992_5055_0_2_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__3\,
      I3 => RAM_reg_4928_4991_0_2_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__3\,
      I5 => RAM_reg_4864_4927_0_2_n_1,
      O => \gpr1.dout_i[1]_i_59_n_0\
    );
\gpr1.dout_i[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[20]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[20]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[20]_i_7_n_0\,
      O => \gpr1.dout_i[20]_i_2_n_0\
    );
\gpr1.dout_i[20]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_18_20_n_2,
      I1 => RAM_reg_3200_3263_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3136_3199_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3072_3135_18_20_n_2,
      O => \gpr1.dout_i[20]_i_28_n_0\
    );
\gpr1.dout_i[20]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_18_20_n_2,
      I1 => RAM_reg_3456_3519_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3392_3455_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3328_3391_18_20_n_2,
      O => \gpr1.dout_i[20]_i_29_n_0\
    );
\gpr1.dout_i[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[20]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[20]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[20]_i_11_n_0\,
      O => \gpr1.dout_i[20]_i_3_n_0\
    );
\gpr1.dout_i[20]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_18_20_n_2,
      I1 => RAM_reg_3712_3775_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3648_3711_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3584_3647_18_20_n_2,
      O => \gpr1.dout_i[20]_i_30_n_0\
    );
\gpr1.dout_i[20]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_18_20_n_2,
      I1 => RAM_reg_3968_4031_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3904_3967_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3840_3903_18_20_n_2,
      O => \gpr1.dout_i[20]_i_31_n_0\
    );
\gpr1.dout_i[20]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_18_20_n_2,
      I1 => RAM_reg_2176_2239_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2112_2175_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2048_2111_18_20_n_2,
      O => \gpr1.dout_i[20]_i_32_n_0\
    );
\gpr1.dout_i[20]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_18_20_n_2,
      I1 => RAM_reg_2432_2495_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2368_2431_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2304_2367_18_20_n_2,
      O => \gpr1.dout_i[20]_i_33_n_0\
    );
\gpr1.dout_i[20]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_18_20_n_2,
      I1 => RAM_reg_2688_2751_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2624_2687_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2560_2623_18_20_n_2,
      O => \gpr1.dout_i[20]_i_34_n_0\
    );
\gpr1.dout_i[20]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_18_20_n_2,
      I1 => RAM_reg_2944_3007_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2880_2943_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2816_2879_18_20_n_2,
      O => \gpr1.dout_i[20]_i_35_n_0\
    );
\gpr1.dout_i[20]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_18_20_n_2,
      I1 => RAM_reg_1152_1215_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1088_1151_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1024_1087_18_20_n_2,
      O => \gpr1.dout_i[20]_i_36_n_0\
    );
\gpr1.dout_i[20]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_18_20_n_2,
      I1 => RAM_reg_1408_1471_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1344_1407_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1280_1343_18_20_n_2,
      O => \gpr1.dout_i[20]_i_37_n_0\
    );
\gpr1.dout_i[20]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_18_20_n_2,
      I1 => RAM_reg_1664_1727_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1600_1663_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1536_1599_18_20_n_2,
      O => \gpr1.dout_i[20]_i_38_n_0\
    );
\gpr1.dout_i[20]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_18_20_n_2,
      I1 => RAM_reg_1920_1983_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1856_1919_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1792_1855_18_20_n_2,
      O => \gpr1.dout_i[20]_i_39_n_0\
    );
\gpr1.dout_i[20]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_18_20_n_2,
      I1 => RAM_reg_128_191_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_64_127_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_0_63_18_20_n_2,
      O => \gpr1.dout_i[20]_i_40_n_0\
    );
\gpr1.dout_i[20]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_18_20_n_2,
      I1 => RAM_reg_384_447_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_320_383_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_256_319_18_20_n_2,
      O => \gpr1.dout_i[20]_i_41_n_0\
    );
\gpr1.dout_i[20]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_18_20_n_2,
      I1 => RAM_reg_640_703_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_576_639_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_512_575_18_20_n_2,
      O => \gpr1.dout_i[20]_i_42_n_0\
    );
\gpr1.dout_i[20]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_18_20_n_2,
      I1 => RAM_reg_896_959_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_832_895_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_768_831_18_20_n_2,
      O => \gpr1.dout_i[20]_i_43_n_0\
    );
\gpr1.dout_i[20]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_18_20_n_2,
      I1 => RAM_reg_7296_7359_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7232_7295_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7168_7231_18_20_n_2,
      O => \gpr1.dout_i[20]_i_44_n_0\
    );
\gpr1.dout_i[20]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_18_20_n_2,
      I1 => RAM_reg_7552_7615_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7488_7551_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7424_7487_18_20_n_2,
      O => \gpr1.dout_i[20]_i_45_n_0\
    );
\gpr1.dout_i[20]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_18_20_n_2,
      I1 => RAM_reg_7808_7871_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7744_7807_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7680_7743_18_20_n_2,
      O => \gpr1.dout_i[20]_i_46_n_0\
    );
\gpr1.dout_i[20]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_18_20_n_2,
      I1 => RAM_reg_8064_8127_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_8000_8063_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7936_7999_18_20_n_2,
      O => \gpr1.dout_i[20]_i_47_n_0\
    );
\gpr1.dout_i[20]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_18_20_n_2,
      I1 => RAM_reg_6272_6335_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6208_6271_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6144_6207_18_20_n_2,
      O => \gpr1.dout_i[20]_i_48_n_0\
    );
\gpr1.dout_i[20]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_18_20_n_2,
      I1 => RAM_reg_6528_6591_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6464_6527_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6400_6463_18_20_n_2,
      O => \gpr1.dout_i[20]_i_49_n_0\
    );
\gpr1.dout_i[20]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_18_20_n_2,
      I1 => RAM_reg_6784_6847_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6720_6783_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6656_6719_18_20_n_2,
      O => \gpr1.dout_i[20]_i_50_n_0\
    );
\gpr1.dout_i[20]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_18_20_n_2,
      I1 => RAM_reg_7040_7103_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6976_7039_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6912_6975_18_20_n_2,
      O => \gpr1.dout_i[20]_i_51_n_0\
    );
\gpr1.dout_i[20]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_18_20_n_2,
      I1 => RAM_reg_5248_5311_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5184_5247_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5120_5183_18_20_n_2,
      O => \gpr1.dout_i[20]_i_52_n_0\
    );
\gpr1.dout_i[20]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_18_20_n_2,
      I1 => RAM_reg_5504_5567_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5440_5503_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5376_5439_18_20_n_2,
      O => \gpr1.dout_i[20]_i_53_n_0\
    );
\gpr1.dout_i[20]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_18_20_n_2,
      I1 => RAM_reg_5760_5823_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5696_5759_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5632_5695_18_20_n_2,
      O => \gpr1.dout_i[20]_i_54_n_0\
    );
\gpr1.dout_i[20]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_18_20_n_2,
      I1 => RAM_reg_6016_6079_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5952_6015_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5888_5951_18_20_n_2,
      O => \gpr1.dout_i[20]_i_55_n_0\
    );
\gpr1.dout_i[20]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_18_20_n_2,
      I1 => RAM_reg_4224_4287_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4160_4223_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4096_4159_18_20_n_2,
      O => \gpr1.dout_i[20]_i_56_n_0\
    );
\gpr1.dout_i[20]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_18_20_n_2,
      I1 => RAM_reg_4480_4543_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4416_4479_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4352_4415_18_20_n_2,
      O => \gpr1.dout_i[20]_i_57_n_0\
    );
\gpr1.dout_i[20]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_18_20_n_2,
      I1 => RAM_reg_4736_4799_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4672_4735_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4608_4671_18_20_n_2,
      O => \gpr1.dout_i[20]_i_58_n_0\
    );
\gpr1.dout_i[20]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_18_20_n_2,
      I1 => RAM_reg_4992_5055_18_20_n_2,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4928_4991_18_20_n_2,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4864_4927_18_20_n_2,
      O => \gpr1.dout_i[20]_i_59_n_0\
    );
\gpr1.dout_i[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[21]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[21]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[21]_i_7_n_0\,
      O => \gpr1.dout_i[21]_i_2_n_0\
    );
\gpr1.dout_i[21]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_21_21_n_0,
      I1 => RAM_reg_3200_3263_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3136_3199_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3072_3135_21_21_n_0,
      O => \gpr1.dout_i[21]_i_28_n_0\
    );
\gpr1.dout_i[21]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_21_21_n_0,
      I1 => RAM_reg_3456_3519_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3392_3455_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3328_3391_21_21_n_0,
      O => \gpr1.dout_i[21]_i_29_n_0\
    );
\gpr1.dout_i[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[21]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[21]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[21]_i_11_n_0\,
      O => \gpr1.dout_i[21]_i_3_n_0\
    );
\gpr1.dout_i[21]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_21_21_n_0,
      I1 => RAM_reg_3712_3775_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3648_3711_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3584_3647_21_21_n_0,
      O => \gpr1.dout_i[21]_i_30_n_0\
    );
\gpr1.dout_i[21]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_21_21_n_0,
      I1 => RAM_reg_3968_4031_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_3904_3967_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_3840_3903_21_21_n_0,
      O => \gpr1.dout_i[21]_i_31_n_0\
    );
\gpr1.dout_i[21]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_21_21_n_0,
      I1 => RAM_reg_2176_2239_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2112_2175_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2048_2111_21_21_n_0,
      O => \gpr1.dout_i[21]_i_32_n_0\
    );
\gpr1.dout_i[21]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_21_21_n_0,
      I1 => RAM_reg_2432_2495_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2368_2431_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2304_2367_21_21_n_0,
      O => \gpr1.dout_i[21]_i_33_n_0\
    );
\gpr1.dout_i[21]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_21_21_n_0,
      I1 => RAM_reg_2688_2751_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2624_2687_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2560_2623_21_21_n_0,
      O => \gpr1.dout_i[21]_i_34_n_0\
    );
\gpr1.dout_i[21]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_21_21_n_0,
      I1 => RAM_reg_2944_3007_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_2880_2943_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_2816_2879_21_21_n_0,
      O => \gpr1.dout_i[21]_i_35_n_0\
    );
\gpr1.dout_i[21]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_21_21_n_0,
      I1 => RAM_reg_1152_1215_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1088_1151_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1024_1087_21_21_n_0,
      O => \gpr1.dout_i[21]_i_36_n_0\
    );
\gpr1.dout_i[21]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_21_21_n_0,
      I1 => RAM_reg_1408_1471_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1344_1407_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1280_1343_21_21_n_0,
      O => \gpr1.dout_i[21]_i_37_n_0\
    );
\gpr1.dout_i[21]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_21_21_n_0,
      I1 => RAM_reg_1664_1727_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1600_1663_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1536_1599_21_21_n_0,
      O => \gpr1.dout_i[21]_i_38_n_0\
    );
\gpr1.dout_i[21]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_21_21_n_0,
      I1 => RAM_reg_1920_1983_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_1856_1919_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_1792_1855_21_21_n_0,
      O => \gpr1.dout_i[21]_i_39_n_0\
    );
\gpr1.dout_i[21]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_21_21_n_0,
      I1 => RAM_reg_128_191_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_64_127_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_0_63_21_21_n_0,
      O => \gpr1.dout_i[21]_i_40_n_0\
    );
\gpr1.dout_i[21]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_21_21_n_0,
      I1 => RAM_reg_384_447_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_320_383_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_256_319_21_21_n_0,
      O => \gpr1.dout_i[21]_i_41_n_0\
    );
\gpr1.dout_i[21]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_21_21_n_0,
      I1 => RAM_reg_640_703_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_576_639_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_512_575_21_21_n_0,
      O => \gpr1.dout_i[21]_i_42_n_0\
    );
\gpr1.dout_i[21]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_21_21_n_0,
      I1 => RAM_reg_896_959_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_832_895_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_768_831_21_21_n_0,
      O => \gpr1.dout_i[21]_i_43_n_0\
    );
\gpr1.dout_i[21]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_21_21_n_0,
      I1 => RAM_reg_7296_7359_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7232_7295_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7168_7231_21_21_n_0,
      O => \gpr1.dout_i[21]_i_44_n_0\
    );
\gpr1.dout_i[21]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_21_21_n_0,
      I1 => RAM_reg_7552_7615_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7488_7551_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7424_7487_21_21_n_0,
      O => \gpr1.dout_i[21]_i_45_n_0\
    );
\gpr1.dout_i[21]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_21_21_n_0,
      I1 => RAM_reg_7808_7871_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_7744_7807_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7680_7743_21_21_n_0,
      O => \gpr1.dout_i[21]_i_46_n_0\
    );
\gpr1.dout_i[21]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_21_21_n_0,
      I1 => RAM_reg_8064_8127_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_8000_8063_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_7936_7999_21_21_n_0,
      O => \gpr1.dout_i[21]_i_47_n_0\
    );
\gpr1.dout_i[21]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_21_21_n_0,
      I1 => RAM_reg_6272_6335_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6208_6271_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6144_6207_21_21_n_0,
      O => \gpr1.dout_i[21]_i_48_n_0\
    );
\gpr1.dout_i[21]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_21_21_n_0,
      I1 => RAM_reg_6528_6591_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6464_6527_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6400_6463_21_21_n_0,
      O => \gpr1.dout_i[21]_i_49_n_0\
    );
\gpr1.dout_i[21]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_21_21_n_0,
      I1 => RAM_reg_6784_6847_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6720_6783_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6656_6719_21_21_n_0,
      O => \gpr1.dout_i[21]_i_50_n_0\
    );
\gpr1.dout_i[21]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_21_21_n_0,
      I1 => RAM_reg_7040_7103_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_6976_7039_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_6912_6975_21_21_n_0,
      O => \gpr1.dout_i[21]_i_51_n_0\
    );
\gpr1.dout_i[21]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_21_21_n_0,
      I1 => RAM_reg_5248_5311_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5184_5247_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5120_5183_21_21_n_0,
      O => \gpr1.dout_i[21]_i_52_n_0\
    );
\gpr1.dout_i[21]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_21_21_n_0,
      I1 => RAM_reg_5504_5567_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5440_5503_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5376_5439_21_21_n_0,
      O => \gpr1.dout_i[21]_i_53_n_0\
    );
\gpr1.dout_i[21]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_21_21_n_0,
      I1 => RAM_reg_5760_5823_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5696_5759_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5632_5695_21_21_n_0,
      O => \gpr1.dout_i[21]_i_54_n_0\
    );
\gpr1.dout_i[21]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_21_21_n_0,
      I1 => RAM_reg_6016_6079_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_5952_6015_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_5888_5951_21_21_n_0,
      O => \gpr1.dout_i[21]_i_55_n_0\
    );
\gpr1.dout_i[21]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_21_21_n_0,
      I1 => RAM_reg_4224_4287_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4160_4223_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4096_4159_21_21_n_0,
      O => \gpr1.dout_i[21]_i_56_n_0\
    );
\gpr1.dout_i[21]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_21_21_n_0,
      I1 => RAM_reg_4480_4543_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4416_4479_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4352_4415_21_21_n_0,
      O => \gpr1.dout_i[21]_i_57_n_0\
    );
\gpr1.dout_i[21]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_21_21_n_0,
      I1 => RAM_reg_4736_4799_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4672_4735_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4608_4671_21_21_n_0,
      O => \gpr1.dout_i[21]_i_58_n_0\
    );
\gpr1.dout_i[21]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_21_21_n_0,
      I1 => RAM_reg_4992_5055_21_21_n_0,
      I2 => \gc1.count_d2_reg[12]\(7),
      I3 => RAM_reg_4928_4991_21_21_n_0,
      I4 => \gc1.count_d2_reg[12]\(6),
      I5 => RAM_reg_4864_4927_21_21_n_0,
      O => \gpr1.dout_i[21]_i_59_n_0\
    );
\gpr1.dout_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[2]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[2]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[2]_i_7_n_0\,
      O => \gpr1.dout_i[2]_i_2_n_0\
    );
\gpr1.dout_i[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_0_2_n_2,
      I1 => RAM_reg_3200_3263_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3136_3199_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3072_3135_0_2_n_2,
      O => \gpr1.dout_i[2]_i_28_n_0\
    );
\gpr1.dout_i[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_0_2_n_2,
      I1 => RAM_reg_3456_3519_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3392_3455_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3328_3391_0_2_n_2,
      O => \gpr1.dout_i[2]_i_29_n_0\
    );
\gpr1.dout_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[2]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[2]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[2]_i_11_n_0\,
      O => \gpr1.dout_i[2]_i_3_n_0\
    );
\gpr1.dout_i[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_0_2_n_2,
      I1 => RAM_reg_3712_3775_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3648_3711_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3584_3647_0_2_n_2,
      O => \gpr1.dout_i[2]_i_30_n_0\
    );
\gpr1.dout_i[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_0_2_n_2,
      I1 => RAM_reg_3968_4031_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3904_3967_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3840_3903_0_2_n_2,
      O => \gpr1.dout_i[2]_i_31_n_0\
    );
\gpr1.dout_i[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_0_2_n_2,
      I1 => RAM_reg_2176_2239_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2112_2175_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2048_2111_0_2_n_2,
      O => \gpr1.dout_i[2]_i_32_n_0\
    );
\gpr1.dout_i[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_0_2_n_2,
      I1 => RAM_reg_2432_2495_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2368_2431_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2304_2367_0_2_n_2,
      O => \gpr1.dout_i[2]_i_33_n_0\
    );
\gpr1.dout_i[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_0_2_n_2,
      I1 => RAM_reg_2688_2751_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2624_2687_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2560_2623_0_2_n_2,
      O => \gpr1.dout_i[2]_i_34_n_0\
    );
\gpr1.dout_i[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_0_2_n_2,
      I1 => RAM_reg_2944_3007_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2880_2943_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2816_2879_0_2_n_2,
      O => \gpr1.dout_i[2]_i_35_n_0\
    );
\gpr1.dout_i[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_0_2_n_2,
      I1 => RAM_reg_1152_1215_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1088_1151_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1024_1087_0_2_n_2,
      O => \gpr1.dout_i[2]_i_36_n_0\
    );
\gpr1.dout_i[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_0_2_n_2,
      I1 => RAM_reg_1408_1471_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1344_1407_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1280_1343_0_2_n_2,
      O => \gpr1.dout_i[2]_i_37_n_0\
    );
\gpr1.dout_i[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_0_2_n_2,
      I1 => RAM_reg_1664_1727_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1600_1663_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1536_1599_0_2_n_2,
      O => \gpr1.dout_i[2]_i_38_n_0\
    );
\gpr1.dout_i[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_0_2_n_2,
      I1 => RAM_reg_1920_1983_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1856_1919_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1792_1855_0_2_n_2,
      O => \gpr1.dout_i[2]_i_39_n_0\
    );
\gpr1.dout_i[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_n_2,
      I1 => RAM_reg_128_191_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_64_127_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_0_63_0_2_n_2,
      O => \gpr1.dout_i[2]_i_40_n_0\
    );
\gpr1.dout_i[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_2_n_2,
      I1 => RAM_reg_384_447_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_320_383_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_256_319_0_2_n_2,
      O => \gpr1.dout_i[2]_i_41_n_0\
    );
\gpr1.dout_i[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_2_n_2,
      I1 => RAM_reg_640_703_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_576_639_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_512_575_0_2_n_2,
      O => \gpr1.dout_i[2]_i_42_n_0\
    );
\gpr1.dout_i[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_2_n_2,
      I1 => RAM_reg_896_959_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_832_895_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_768_831_0_2_n_2,
      O => \gpr1.dout_i[2]_i_43_n_0\
    );
\gpr1.dout_i[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_0_2_n_2,
      I1 => RAM_reg_7296_7359_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7232_7295_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7168_7231_0_2_n_2,
      O => \gpr1.dout_i[2]_i_44_n_0\
    );
\gpr1.dout_i[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_0_2_n_2,
      I1 => RAM_reg_7552_7615_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7488_7551_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7424_7487_0_2_n_2,
      O => \gpr1.dout_i[2]_i_45_n_0\
    );
\gpr1.dout_i[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_0_2_n_2,
      I1 => RAM_reg_7808_7871_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7744_7807_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7680_7743_0_2_n_2,
      O => \gpr1.dout_i[2]_i_46_n_0\
    );
\gpr1.dout_i[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_0_2_n_2,
      I1 => RAM_reg_8064_8127_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_8000_8063_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7936_7999_0_2_n_2,
      O => \gpr1.dout_i[2]_i_47_n_0\
    );
\gpr1.dout_i[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_0_2_n_2,
      I1 => RAM_reg_6272_6335_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6208_6271_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6144_6207_0_2_n_2,
      O => \gpr1.dout_i[2]_i_48_n_0\
    );
\gpr1.dout_i[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_0_2_n_2,
      I1 => RAM_reg_6528_6591_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6464_6527_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6400_6463_0_2_n_2,
      O => \gpr1.dout_i[2]_i_49_n_0\
    );
\gpr1.dout_i[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_0_2_n_2,
      I1 => RAM_reg_6784_6847_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6720_6783_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6656_6719_0_2_n_2,
      O => \gpr1.dout_i[2]_i_50_n_0\
    );
\gpr1.dout_i[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_0_2_n_2,
      I1 => RAM_reg_7040_7103_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6976_7039_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6912_6975_0_2_n_2,
      O => \gpr1.dout_i[2]_i_51_n_0\
    );
\gpr1.dout_i[2]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_0_2_n_2,
      I1 => RAM_reg_5248_5311_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5184_5247_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5120_5183_0_2_n_2,
      O => \gpr1.dout_i[2]_i_52_n_0\
    );
\gpr1.dout_i[2]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_0_2_n_2,
      I1 => RAM_reg_5504_5567_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5440_5503_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5376_5439_0_2_n_2,
      O => \gpr1.dout_i[2]_i_53_n_0\
    );
\gpr1.dout_i[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_0_2_n_2,
      I1 => RAM_reg_5760_5823_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5696_5759_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5632_5695_0_2_n_2,
      O => \gpr1.dout_i[2]_i_54_n_0\
    );
\gpr1.dout_i[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_0_2_n_2,
      I1 => RAM_reg_6016_6079_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5952_6015_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5888_5951_0_2_n_2,
      O => \gpr1.dout_i[2]_i_55_n_0\
    );
\gpr1.dout_i[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_0_2_n_2,
      I1 => RAM_reg_4224_4287_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4160_4223_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4096_4159_0_2_n_2,
      O => \gpr1.dout_i[2]_i_56_n_0\
    );
\gpr1.dout_i[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_0_2_n_2,
      I1 => RAM_reg_4480_4543_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4416_4479_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4352_4415_0_2_n_2,
      O => \gpr1.dout_i[2]_i_57_n_0\
    );
\gpr1.dout_i[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_0_2_n_2,
      I1 => RAM_reg_4736_4799_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4672_4735_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4608_4671_0_2_n_2,
      O => \gpr1.dout_i[2]_i_58_n_0\
    );
\gpr1.dout_i[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_0_2_n_2,
      I1 => RAM_reg_4992_5055_0_2_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4928_4991_0_2_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4864_4927_0_2_n_2,
      O => \gpr1.dout_i[2]_i_59_n_0\
    );
\gpr1.dout_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[3]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[3]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[3]_i_7_n_0\,
      O => \gpr1.dout_i[3]_i_2_n_0\
    );
\gpr1.dout_i[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_3_5_n_0,
      I1 => RAM_reg_3200_3263_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3136_3199_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3072_3135_3_5_n_0,
      O => \gpr1.dout_i[3]_i_28_n_0\
    );
\gpr1.dout_i[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_3_5_n_0,
      I1 => RAM_reg_3456_3519_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3392_3455_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3328_3391_3_5_n_0,
      O => \gpr1.dout_i[3]_i_29_n_0\
    );
\gpr1.dout_i[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[3]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[3]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[3]_i_11_n_0\,
      O => \gpr1.dout_i[3]_i_3_n_0\
    );
\gpr1.dout_i[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_3_5_n_0,
      I1 => RAM_reg_3712_3775_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3648_3711_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3584_3647_3_5_n_0,
      O => \gpr1.dout_i[3]_i_30_n_0\
    );
\gpr1.dout_i[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_3_5_n_0,
      I1 => RAM_reg_3968_4031_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3904_3967_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3840_3903_3_5_n_0,
      O => \gpr1.dout_i[3]_i_31_n_0\
    );
\gpr1.dout_i[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_3_5_n_0,
      I1 => RAM_reg_2176_2239_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2112_2175_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2048_2111_3_5_n_0,
      O => \gpr1.dout_i[3]_i_32_n_0\
    );
\gpr1.dout_i[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_3_5_n_0,
      I1 => RAM_reg_2432_2495_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2368_2431_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2304_2367_3_5_n_0,
      O => \gpr1.dout_i[3]_i_33_n_0\
    );
\gpr1.dout_i[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_3_5_n_0,
      I1 => RAM_reg_2688_2751_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2624_2687_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2560_2623_3_5_n_0,
      O => \gpr1.dout_i[3]_i_34_n_0\
    );
\gpr1.dout_i[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_3_5_n_0,
      I1 => RAM_reg_2944_3007_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2880_2943_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2816_2879_3_5_n_0,
      O => \gpr1.dout_i[3]_i_35_n_0\
    );
\gpr1.dout_i[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_3_5_n_0,
      I1 => RAM_reg_1152_1215_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1088_1151_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1024_1087_3_5_n_0,
      O => \gpr1.dout_i[3]_i_36_n_0\
    );
\gpr1.dout_i[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_3_5_n_0,
      I1 => RAM_reg_1408_1471_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1344_1407_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1280_1343_3_5_n_0,
      O => \gpr1.dout_i[3]_i_37_n_0\
    );
\gpr1.dout_i[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_3_5_n_0,
      I1 => RAM_reg_1664_1727_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1600_1663_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1536_1599_3_5_n_0,
      O => \gpr1.dout_i[3]_i_38_n_0\
    );
\gpr1.dout_i[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_3_5_n_0,
      I1 => RAM_reg_1920_1983_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1856_1919_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1792_1855_3_5_n_0,
      O => \gpr1.dout_i[3]_i_39_n_0\
    );
\gpr1.dout_i[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_0,
      I1 => RAM_reg_128_191_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_64_127_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_0_63_3_5_n_0,
      O => \gpr1.dout_i[3]_i_40_n_0\
    );
\gpr1.dout_i[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_0,
      I1 => RAM_reg_384_447_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_320_383_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_256_319_3_5_n_0,
      O => \gpr1.dout_i[3]_i_41_n_0\
    );
\gpr1.dout_i[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_0,
      I1 => RAM_reg_640_703_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_576_639_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_512_575_3_5_n_0,
      O => \gpr1.dout_i[3]_i_42_n_0\
    );
\gpr1.dout_i[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_0,
      I1 => RAM_reg_896_959_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_832_895_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_768_831_3_5_n_0,
      O => \gpr1.dout_i[3]_i_43_n_0\
    );
\gpr1.dout_i[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_3_5_n_0,
      I1 => RAM_reg_7296_7359_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7232_7295_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7168_7231_3_5_n_0,
      O => \gpr1.dout_i[3]_i_44_n_0\
    );
\gpr1.dout_i[3]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_3_5_n_0,
      I1 => RAM_reg_7552_7615_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7488_7551_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7424_7487_3_5_n_0,
      O => \gpr1.dout_i[3]_i_45_n_0\
    );
\gpr1.dout_i[3]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_3_5_n_0,
      I1 => RAM_reg_7808_7871_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7744_7807_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7680_7743_3_5_n_0,
      O => \gpr1.dout_i[3]_i_46_n_0\
    );
\gpr1.dout_i[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_3_5_n_0,
      I1 => RAM_reg_8064_8127_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_8000_8063_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7936_7999_3_5_n_0,
      O => \gpr1.dout_i[3]_i_47_n_0\
    );
\gpr1.dout_i[3]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_3_5_n_0,
      I1 => RAM_reg_6272_6335_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6208_6271_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6144_6207_3_5_n_0,
      O => \gpr1.dout_i[3]_i_48_n_0\
    );
\gpr1.dout_i[3]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_3_5_n_0,
      I1 => RAM_reg_6528_6591_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6464_6527_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6400_6463_3_5_n_0,
      O => \gpr1.dout_i[3]_i_49_n_0\
    );
\gpr1.dout_i[3]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_3_5_n_0,
      I1 => RAM_reg_6784_6847_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6720_6783_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6656_6719_3_5_n_0,
      O => \gpr1.dout_i[3]_i_50_n_0\
    );
\gpr1.dout_i[3]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_3_5_n_0,
      I1 => RAM_reg_7040_7103_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6976_7039_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6912_6975_3_5_n_0,
      O => \gpr1.dout_i[3]_i_51_n_0\
    );
\gpr1.dout_i[3]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_3_5_n_0,
      I1 => RAM_reg_5248_5311_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5184_5247_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5120_5183_3_5_n_0,
      O => \gpr1.dout_i[3]_i_52_n_0\
    );
\gpr1.dout_i[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_3_5_n_0,
      I1 => RAM_reg_5504_5567_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5440_5503_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5376_5439_3_5_n_0,
      O => \gpr1.dout_i[3]_i_53_n_0\
    );
\gpr1.dout_i[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_3_5_n_0,
      I1 => RAM_reg_5760_5823_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5696_5759_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5632_5695_3_5_n_0,
      O => \gpr1.dout_i[3]_i_54_n_0\
    );
\gpr1.dout_i[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_3_5_n_0,
      I1 => RAM_reg_6016_6079_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5952_6015_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5888_5951_3_5_n_0,
      O => \gpr1.dout_i[3]_i_55_n_0\
    );
\gpr1.dout_i[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_3_5_n_0,
      I1 => RAM_reg_4224_4287_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4160_4223_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4096_4159_3_5_n_0,
      O => \gpr1.dout_i[3]_i_56_n_0\
    );
\gpr1.dout_i[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_3_5_n_0,
      I1 => RAM_reg_4480_4543_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4416_4479_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4352_4415_3_5_n_0,
      O => \gpr1.dout_i[3]_i_57_n_0\
    );
\gpr1.dout_i[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_3_5_n_0,
      I1 => RAM_reg_4736_4799_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4672_4735_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4608_4671_3_5_n_0,
      O => \gpr1.dout_i[3]_i_58_n_0\
    );
\gpr1.dout_i[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_3_5_n_0,
      I1 => RAM_reg_4992_5055_3_5_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4928_4991_3_5_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4864_4927_3_5_n_0,
      O => \gpr1.dout_i[3]_i_59_n_0\
    );
\gpr1.dout_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[4]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[4]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[4]_i_7_n_0\,
      O => \gpr1.dout_i[4]_i_2_n_0\
    );
\gpr1.dout_i[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_3_5_n_1,
      I1 => RAM_reg_3200_3263_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3136_3199_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3072_3135_3_5_n_1,
      O => \gpr1.dout_i[4]_i_28_n_0\
    );
\gpr1.dout_i[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_3_5_n_1,
      I1 => RAM_reg_3456_3519_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3392_3455_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3328_3391_3_5_n_1,
      O => \gpr1.dout_i[4]_i_29_n_0\
    );
\gpr1.dout_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[4]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[4]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[4]_i_11_n_0\,
      O => \gpr1.dout_i[4]_i_3_n_0\
    );
\gpr1.dout_i[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_3_5_n_1,
      I1 => RAM_reg_3712_3775_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3648_3711_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3584_3647_3_5_n_1,
      O => \gpr1.dout_i[4]_i_30_n_0\
    );
\gpr1.dout_i[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_3_5_n_1,
      I1 => RAM_reg_3968_4031_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3904_3967_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3840_3903_3_5_n_1,
      O => \gpr1.dout_i[4]_i_31_n_0\
    );
\gpr1.dout_i[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_3_5_n_1,
      I1 => RAM_reg_2176_2239_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2112_2175_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2048_2111_3_5_n_1,
      O => \gpr1.dout_i[4]_i_32_n_0\
    );
\gpr1.dout_i[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_3_5_n_1,
      I1 => RAM_reg_2432_2495_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2368_2431_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2304_2367_3_5_n_1,
      O => \gpr1.dout_i[4]_i_33_n_0\
    );
\gpr1.dout_i[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_3_5_n_1,
      I1 => RAM_reg_2688_2751_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2624_2687_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2560_2623_3_5_n_1,
      O => \gpr1.dout_i[4]_i_34_n_0\
    );
\gpr1.dout_i[4]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_3_5_n_1,
      I1 => RAM_reg_2944_3007_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2880_2943_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2816_2879_3_5_n_1,
      O => \gpr1.dout_i[4]_i_35_n_0\
    );
\gpr1.dout_i[4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_3_5_n_1,
      I1 => RAM_reg_1152_1215_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1088_1151_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1024_1087_3_5_n_1,
      O => \gpr1.dout_i[4]_i_36_n_0\
    );
\gpr1.dout_i[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_3_5_n_1,
      I1 => RAM_reg_1408_1471_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1344_1407_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1280_1343_3_5_n_1,
      O => \gpr1.dout_i[4]_i_37_n_0\
    );
\gpr1.dout_i[4]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_3_5_n_1,
      I1 => RAM_reg_1664_1727_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1600_1663_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1536_1599_3_5_n_1,
      O => \gpr1.dout_i[4]_i_38_n_0\
    );
\gpr1.dout_i[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_3_5_n_1,
      I1 => RAM_reg_1920_1983_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1856_1919_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1792_1855_3_5_n_1,
      O => \gpr1.dout_i[4]_i_39_n_0\
    );
\gpr1.dout_i[4]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_1,
      I1 => RAM_reg_128_191_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_64_127_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_0_63_3_5_n_1,
      O => \gpr1.dout_i[4]_i_40_n_0\
    );
\gpr1.dout_i[4]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_1,
      I1 => RAM_reg_384_447_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_320_383_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_256_319_3_5_n_1,
      O => \gpr1.dout_i[4]_i_41_n_0\
    );
\gpr1.dout_i[4]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_1,
      I1 => RAM_reg_640_703_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_576_639_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_512_575_3_5_n_1,
      O => \gpr1.dout_i[4]_i_42_n_0\
    );
\gpr1.dout_i[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_1,
      I1 => RAM_reg_896_959_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_832_895_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_768_831_3_5_n_1,
      O => \gpr1.dout_i[4]_i_43_n_0\
    );
\gpr1.dout_i[4]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_3_5_n_1,
      I1 => RAM_reg_7296_7359_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7232_7295_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7168_7231_3_5_n_1,
      O => \gpr1.dout_i[4]_i_44_n_0\
    );
\gpr1.dout_i[4]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_3_5_n_1,
      I1 => RAM_reg_7552_7615_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7488_7551_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7424_7487_3_5_n_1,
      O => \gpr1.dout_i[4]_i_45_n_0\
    );
\gpr1.dout_i[4]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_3_5_n_1,
      I1 => RAM_reg_7808_7871_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7744_7807_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7680_7743_3_5_n_1,
      O => \gpr1.dout_i[4]_i_46_n_0\
    );
\gpr1.dout_i[4]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_3_5_n_1,
      I1 => RAM_reg_8064_8127_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_8000_8063_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7936_7999_3_5_n_1,
      O => \gpr1.dout_i[4]_i_47_n_0\
    );
\gpr1.dout_i[4]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_3_5_n_1,
      I1 => RAM_reg_6272_6335_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6208_6271_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6144_6207_3_5_n_1,
      O => \gpr1.dout_i[4]_i_48_n_0\
    );
\gpr1.dout_i[4]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_3_5_n_1,
      I1 => RAM_reg_6528_6591_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6464_6527_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6400_6463_3_5_n_1,
      O => \gpr1.dout_i[4]_i_49_n_0\
    );
\gpr1.dout_i[4]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_3_5_n_1,
      I1 => RAM_reg_6784_6847_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6720_6783_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6656_6719_3_5_n_1,
      O => \gpr1.dout_i[4]_i_50_n_0\
    );
\gpr1.dout_i[4]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_3_5_n_1,
      I1 => RAM_reg_7040_7103_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6976_7039_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6912_6975_3_5_n_1,
      O => \gpr1.dout_i[4]_i_51_n_0\
    );
\gpr1.dout_i[4]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_3_5_n_1,
      I1 => RAM_reg_5248_5311_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5184_5247_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5120_5183_3_5_n_1,
      O => \gpr1.dout_i[4]_i_52_n_0\
    );
\gpr1.dout_i[4]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_3_5_n_1,
      I1 => RAM_reg_5504_5567_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5440_5503_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5376_5439_3_5_n_1,
      O => \gpr1.dout_i[4]_i_53_n_0\
    );
\gpr1.dout_i[4]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_3_5_n_1,
      I1 => RAM_reg_5760_5823_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5696_5759_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5632_5695_3_5_n_1,
      O => \gpr1.dout_i[4]_i_54_n_0\
    );
\gpr1.dout_i[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_3_5_n_1,
      I1 => RAM_reg_6016_6079_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5952_6015_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5888_5951_3_5_n_1,
      O => \gpr1.dout_i[4]_i_55_n_0\
    );
\gpr1.dout_i[4]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_3_5_n_1,
      I1 => RAM_reg_4224_4287_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4160_4223_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4096_4159_3_5_n_1,
      O => \gpr1.dout_i[4]_i_56_n_0\
    );
\gpr1.dout_i[4]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_3_5_n_1,
      I1 => RAM_reg_4480_4543_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4416_4479_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4352_4415_3_5_n_1,
      O => \gpr1.dout_i[4]_i_57_n_0\
    );
\gpr1.dout_i[4]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_3_5_n_1,
      I1 => RAM_reg_4736_4799_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4672_4735_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4608_4671_3_5_n_1,
      O => \gpr1.dout_i[4]_i_58_n_0\
    );
\gpr1.dout_i[4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_3_5_n_1,
      I1 => RAM_reg_4992_5055_3_5_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4928_4991_3_5_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4864_4927_3_5_n_1,
      O => \gpr1.dout_i[4]_i_59_n_0\
    );
\gpr1.dout_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[5]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[5]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[5]_i_7_n_0\,
      O => \gpr1.dout_i[5]_i_2_n_0\
    );
\gpr1.dout_i[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_3_5_n_2,
      I1 => RAM_reg_3200_3263_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3136_3199_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3072_3135_3_5_n_2,
      O => \gpr1.dout_i[5]_i_28_n_0\
    );
\gpr1.dout_i[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_3_5_n_2,
      I1 => RAM_reg_3456_3519_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3392_3455_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3328_3391_3_5_n_2,
      O => \gpr1.dout_i[5]_i_29_n_0\
    );
\gpr1.dout_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[5]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[5]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[5]_i_11_n_0\,
      O => \gpr1.dout_i[5]_i_3_n_0\
    );
\gpr1.dout_i[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_3_5_n_2,
      I1 => RAM_reg_3712_3775_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3648_3711_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3584_3647_3_5_n_2,
      O => \gpr1.dout_i[5]_i_30_n_0\
    );
\gpr1.dout_i[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_3_5_n_2,
      I1 => RAM_reg_3968_4031_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_3904_3967_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_3840_3903_3_5_n_2,
      O => \gpr1.dout_i[5]_i_31_n_0\
    );
\gpr1.dout_i[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_3_5_n_2,
      I1 => RAM_reg_2176_2239_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2112_2175_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2048_2111_3_5_n_2,
      O => \gpr1.dout_i[5]_i_32_n_0\
    );
\gpr1.dout_i[5]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_3_5_n_2,
      I1 => RAM_reg_2432_2495_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2368_2431_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2304_2367_3_5_n_2,
      O => \gpr1.dout_i[5]_i_33_n_0\
    );
\gpr1.dout_i[5]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_3_5_n_2,
      I1 => RAM_reg_2688_2751_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2624_2687_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2560_2623_3_5_n_2,
      O => \gpr1.dout_i[5]_i_34_n_0\
    );
\gpr1.dout_i[5]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_3_5_n_2,
      I1 => RAM_reg_2944_3007_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_2880_2943_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_2816_2879_3_5_n_2,
      O => \gpr1.dout_i[5]_i_35_n_0\
    );
\gpr1.dout_i[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_3_5_n_2,
      I1 => RAM_reg_1152_1215_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1088_1151_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1024_1087_3_5_n_2,
      O => \gpr1.dout_i[5]_i_36_n_0\
    );
\gpr1.dout_i[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_3_5_n_2,
      I1 => RAM_reg_1408_1471_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1344_1407_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1280_1343_3_5_n_2,
      O => \gpr1.dout_i[5]_i_37_n_0\
    );
\gpr1.dout_i[5]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_3_5_n_2,
      I1 => RAM_reg_1664_1727_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1600_1663_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1536_1599_3_5_n_2,
      O => \gpr1.dout_i[5]_i_38_n_0\
    );
\gpr1.dout_i[5]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_3_5_n_2,
      I1 => RAM_reg_1920_1983_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_1856_1919_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_1792_1855_3_5_n_2,
      O => \gpr1.dout_i[5]_i_39_n_0\
    );
\gpr1.dout_i[5]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_3_5_n_2,
      I1 => RAM_reg_128_191_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_64_127_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_0_63_3_5_n_2,
      O => \gpr1.dout_i[5]_i_40_n_0\
    );
\gpr1.dout_i[5]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_3_5_n_2,
      I1 => RAM_reg_384_447_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_320_383_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_256_319_3_5_n_2,
      O => \gpr1.dout_i[5]_i_41_n_0\
    );
\gpr1.dout_i[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_3_5_n_2,
      I1 => RAM_reg_640_703_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_576_639_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_512_575_3_5_n_2,
      O => \gpr1.dout_i[5]_i_42_n_0\
    );
\gpr1.dout_i[5]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_3_5_n_2,
      I1 => RAM_reg_896_959_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_832_895_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_768_831_3_5_n_2,
      O => \gpr1.dout_i[5]_i_43_n_0\
    );
\gpr1.dout_i[5]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_3_5_n_2,
      I1 => RAM_reg_7296_7359_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7232_7295_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7168_7231_3_5_n_2,
      O => \gpr1.dout_i[5]_i_44_n_0\
    );
\gpr1.dout_i[5]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_3_5_n_2,
      I1 => RAM_reg_7552_7615_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7488_7551_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7424_7487_3_5_n_2,
      O => \gpr1.dout_i[5]_i_45_n_0\
    );
\gpr1.dout_i[5]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_3_5_n_2,
      I1 => RAM_reg_7808_7871_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_7744_7807_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7680_7743_3_5_n_2,
      O => \gpr1.dout_i[5]_i_46_n_0\
    );
\gpr1.dout_i[5]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_3_5_n_2,
      I1 => RAM_reg_8064_8127_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_8000_8063_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_7936_7999_3_5_n_2,
      O => \gpr1.dout_i[5]_i_47_n_0\
    );
\gpr1.dout_i[5]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_3_5_n_2,
      I1 => RAM_reg_6272_6335_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6208_6271_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6144_6207_3_5_n_2,
      O => \gpr1.dout_i[5]_i_48_n_0\
    );
\gpr1.dout_i[5]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_3_5_n_2,
      I1 => RAM_reg_6528_6591_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6464_6527_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6400_6463_3_5_n_2,
      O => \gpr1.dout_i[5]_i_49_n_0\
    );
\gpr1.dout_i[5]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_3_5_n_2,
      I1 => RAM_reg_6784_6847_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6720_6783_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6656_6719_3_5_n_2,
      O => \gpr1.dout_i[5]_i_50_n_0\
    );
\gpr1.dout_i[5]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_3_5_n_2,
      I1 => RAM_reg_7040_7103_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_6976_7039_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_6912_6975_3_5_n_2,
      O => \gpr1.dout_i[5]_i_51_n_0\
    );
\gpr1.dout_i[5]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_3_5_n_2,
      I1 => RAM_reg_5248_5311_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5184_5247_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5120_5183_3_5_n_2,
      O => \gpr1.dout_i[5]_i_52_n_0\
    );
\gpr1.dout_i[5]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_3_5_n_2,
      I1 => RAM_reg_5504_5567_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5440_5503_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5376_5439_3_5_n_2,
      O => \gpr1.dout_i[5]_i_53_n_0\
    );
\gpr1.dout_i[5]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_3_5_n_2,
      I1 => RAM_reg_5760_5823_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5696_5759_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5632_5695_3_5_n_2,
      O => \gpr1.dout_i[5]_i_54_n_0\
    );
\gpr1.dout_i[5]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_3_5_n_2,
      I1 => RAM_reg_6016_6079_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_5952_6015_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_5888_5951_3_5_n_2,
      O => \gpr1.dout_i[5]_i_55_n_0\
    );
\gpr1.dout_i[5]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_3_5_n_2,
      I1 => RAM_reg_4224_4287_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4160_4223_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4096_4159_3_5_n_2,
      O => \gpr1.dout_i[5]_i_56_n_0\
    );
\gpr1.dout_i[5]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_3_5_n_2,
      I1 => RAM_reg_4480_4543_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4416_4479_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4352_4415_3_5_n_2,
      O => \gpr1.dout_i[5]_i_57_n_0\
    );
\gpr1.dout_i[5]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_3_5_n_2,
      I1 => RAM_reg_4736_4799_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4672_4735_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4608_4671_3_5_n_2,
      O => \gpr1.dout_i[5]_i_58_n_0\
    );
\gpr1.dout_i[5]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_3_5_n_2,
      I1 => RAM_reg_4992_5055_3_5_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__2\,
      I3 => RAM_reg_4928_4991_3_5_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__2\,
      I5 => RAM_reg_4864_4927_3_5_n_2,
      O => \gpr1.dout_i[5]_i_59_n_0\
    );
\gpr1.dout_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[6]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[6]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[6]_i_7_n_0\,
      O => \gpr1.dout_i[6]_i_2_n_0\
    );
\gpr1.dout_i[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_6_8_n_0,
      I1 => RAM_reg_3200_3263_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3136_3199_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3072_3135_6_8_n_0,
      O => \gpr1.dout_i[6]_i_28_n_0\
    );
\gpr1.dout_i[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_6_8_n_0,
      I1 => RAM_reg_3456_3519_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3392_3455_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3328_3391_6_8_n_0,
      O => \gpr1.dout_i[6]_i_29_n_0\
    );
\gpr1.dout_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[6]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[6]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[6]_i_11_n_0\,
      O => \gpr1.dout_i[6]_i_3_n_0\
    );
\gpr1.dout_i[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_6_8_n_0,
      I1 => RAM_reg_3712_3775_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3648_3711_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3584_3647_6_8_n_0,
      O => \gpr1.dout_i[6]_i_30_n_0\
    );
\gpr1.dout_i[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_6_8_n_0,
      I1 => RAM_reg_3968_4031_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3904_3967_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3840_3903_6_8_n_0,
      O => \gpr1.dout_i[6]_i_31_n_0\
    );
\gpr1.dout_i[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_6_8_n_0,
      I1 => RAM_reg_2176_2239_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2112_2175_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2048_2111_6_8_n_0,
      O => \gpr1.dout_i[6]_i_32_n_0\
    );
\gpr1.dout_i[6]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_6_8_n_0,
      I1 => RAM_reg_2432_2495_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2368_2431_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2304_2367_6_8_n_0,
      O => \gpr1.dout_i[6]_i_33_n_0\
    );
\gpr1.dout_i[6]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_6_8_n_0,
      I1 => RAM_reg_2688_2751_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2624_2687_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2560_2623_6_8_n_0,
      O => \gpr1.dout_i[6]_i_34_n_0\
    );
\gpr1.dout_i[6]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_6_8_n_0,
      I1 => RAM_reg_2944_3007_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2880_2943_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2816_2879_6_8_n_0,
      O => \gpr1.dout_i[6]_i_35_n_0\
    );
\gpr1.dout_i[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_6_8_n_0,
      I1 => RAM_reg_1152_1215_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1088_1151_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1024_1087_6_8_n_0,
      O => \gpr1.dout_i[6]_i_36_n_0\
    );
\gpr1.dout_i[6]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_6_8_n_0,
      I1 => RAM_reg_1408_1471_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1344_1407_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1280_1343_6_8_n_0,
      O => \gpr1.dout_i[6]_i_37_n_0\
    );
\gpr1.dout_i[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_6_8_n_0,
      I1 => RAM_reg_1664_1727_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1600_1663_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1536_1599_6_8_n_0,
      O => \gpr1.dout_i[6]_i_38_n_0\
    );
\gpr1.dout_i[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_6_8_n_0,
      I1 => RAM_reg_1920_1983_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1856_1919_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1792_1855_6_8_n_0,
      O => \gpr1.dout_i[6]_i_39_n_0\
    );
\gpr1.dout_i[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_0,
      I1 => RAM_reg_128_191_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_64_127_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_0_63_6_8_n_0,
      O => \gpr1.dout_i[6]_i_40_n_0\
    );
\gpr1.dout_i[6]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_0,
      I1 => RAM_reg_384_447_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_320_383_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_256_319_6_8_n_0,
      O => \gpr1.dout_i[6]_i_41_n_0\
    );
\gpr1.dout_i[6]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_0,
      I1 => RAM_reg_640_703_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_576_639_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_512_575_6_8_n_0,
      O => \gpr1.dout_i[6]_i_42_n_0\
    );
\gpr1.dout_i[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_0,
      I1 => RAM_reg_896_959_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_832_895_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_768_831_6_8_n_0,
      O => \gpr1.dout_i[6]_i_43_n_0\
    );
\gpr1.dout_i[6]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_6_8_n_0,
      I1 => RAM_reg_7296_7359_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7232_7295_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7168_7231_6_8_n_0,
      O => \gpr1.dout_i[6]_i_44_n_0\
    );
\gpr1.dout_i[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_6_8_n_0,
      I1 => RAM_reg_7552_7615_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7488_7551_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7424_7487_6_8_n_0,
      O => \gpr1.dout_i[6]_i_45_n_0\
    );
\gpr1.dout_i[6]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_6_8_n_0,
      I1 => RAM_reg_7808_7871_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7744_7807_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7680_7743_6_8_n_0,
      O => \gpr1.dout_i[6]_i_46_n_0\
    );
\gpr1.dout_i[6]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_6_8_n_0,
      I1 => RAM_reg_8064_8127_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_8000_8063_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7936_7999_6_8_n_0,
      O => \gpr1.dout_i[6]_i_47_n_0\
    );
\gpr1.dout_i[6]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_6_8_n_0,
      I1 => RAM_reg_6272_6335_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6208_6271_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6144_6207_6_8_n_0,
      O => \gpr1.dout_i[6]_i_48_n_0\
    );
\gpr1.dout_i[6]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_6_8_n_0,
      I1 => RAM_reg_6528_6591_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6464_6527_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6400_6463_6_8_n_0,
      O => \gpr1.dout_i[6]_i_49_n_0\
    );
\gpr1.dout_i[6]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_6_8_n_0,
      I1 => RAM_reg_6784_6847_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6720_6783_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6656_6719_6_8_n_0,
      O => \gpr1.dout_i[6]_i_50_n_0\
    );
\gpr1.dout_i[6]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_6_8_n_0,
      I1 => RAM_reg_7040_7103_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6976_7039_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6912_6975_6_8_n_0,
      O => \gpr1.dout_i[6]_i_51_n_0\
    );
\gpr1.dout_i[6]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_6_8_n_0,
      I1 => RAM_reg_5248_5311_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5184_5247_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5120_5183_6_8_n_0,
      O => \gpr1.dout_i[6]_i_52_n_0\
    );
\gpr1.dout_i[6]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_6_8_n_0,
      I1 => RAM_reg_5504_5567_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5440_5503_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5376_5439_6_8_n_0,
      O => \gpr1.dout_i[6]_i_53_n_0\
    );
\gpr1.dout_i[6]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_6_8_n_0,
      I1 => RAM_reg_5760_5823_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5696_5759_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5632_5695_6_8_n_0,
      O => \gpr1.dout_i[6]_i_54_n_0\
    );
\gpr1.dout_i[6]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_6_8_n_0,
      I1 => RAM_reg_6016_6079_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5952_6015_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5888_5951_6_8_n_0,
      O => \gpr1.dout_i[6]_i_55_n_0\
    );
\gpr1.dout_i[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_6_8_n_0,
      I1 => RAM_reg_4224_4287_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4160_4223_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4096_4159_6_8_n_0,
      O => \gpr1.dout_i[6]_i_56_n_0\
    );
\gpr1.dout_i[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_6_8_n_0,
      I1 => RAM_reg_4480_4543_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4416_4479_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4352_4415_6_8_n_0,
      O => \gpr1.dout_i[6]_i_57_n_0\
    );
\gpr1.dout_i[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_6_8_n_0,
      I1 => RAM_reg_4736_4799_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4672_4735_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4608_4671_6_8_n_0,
      O => \gpr1.dout_i[6]_i_58_n_0\
    );
\gpr1.dout_i[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_6_8_n_0,
      I1 => RAM_reg_4992_5055_6_8_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4928_4991_6_8_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4864_4927_6_8_n_0,
      O => \gpr1.dout_i[6]_i_59_n_0\
    );
\gpr1.dout_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[7]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[7]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[7]_i_7_n_0\,
      O => \gpr1.dout_i[7]_i_2_n_0\
    );
\gpr1.dout_i[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_6_8_n_1,
      I1 => RAM_reg_3200_3263_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3136_3199_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3072_3135_6_8_n_1,
      O => \gpr1.dout_i[7]_i_28_n_0\
    );
\gpr1.dout_i[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_6_8_n_1,
      I1 => RAM_reg_3456_3519_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3392_3455_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3328_3391_6_8_n_1,
      O => \gpr1.dout_i[7]_i_29_n_0\
    );
\gpr1.dout_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[7]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[7]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[7]_i_11_n_0\,
      O => \gpr1.dout_i[7]_i_3_n_0\
    );
\gpr1.dout_i[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_6_8_n_1,
      I1 => RAM_reg_3712_3775_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3648_3711_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3584_3647_6_8_n_1,
      O => \gpr1.dout_i[7]_i_30_n_0\
    );
\gpr1.dout_i[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_6_8_n_1,
      I1 => RAM_reg_3968_4031_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3904_3967_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3840_3903_6_8_n_1,
      O => \gpr1.dout_i[7]_i_31_n_0\
    );
\gpr1.dout_i[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_6_8_n_1,
      I1 => RAM_reg_2176_2239_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2112_2175_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2048_2111_6_8_n_1,
      O => \gpr1.dout_i[7]_i_32_n_0\
    );
\gpr1.dout_i[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_6_8_n_1,
      I1 => RAM_reg_2432_2495_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2368_2431_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2304_2367_6_8_n_1,
      O => \gpr1.dout_i[7]_i_33_n_0\
    );
\gpr1.dout_i[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_6_8_n_1,
      I1 => RAM_reg_2688_2751_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2624_2687_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2560_2623_6_8_n_1,
      O => \gpr1.dout_i[7]_i_34_n_0\
    );
\gpr1.dout_i[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_6_8_n_1,
      I1 => RAM_reg_2944_3007_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2880_2943_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2816_2879_6_8_n_1,
      O => \gpr1.dout_i[7]_i_35_n_0\
    );
\gpr1.dout_i[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_6_8_n_1,
      I1 => RAM_reg_1152_1215_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1088_1151_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1024_1087_6_8_n_1,
      O => \gpr1.dout_i[7]_i_36_n_0\
    );
\gpr1.dout_i[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_6_8_n_1,
      I1 => RAM_reg_1408_1471_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1344_1407_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1280_1343_6_8_n_1,
      O => \gpr1.dout_i[7]_i_37_n_0\
    );
\gpr1.dout_i[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_6_8_n_1,
      I1 => RAM_reg_1664_1727_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1600_1663_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1536_1599_6_8_n_1,
      O => \gpr1.dout_i[7]_i_38_n_0\
    );
\gpr1.dout_i[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_6_8_n_1,
      I1 => RAM_reg_1920_1983_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1856_1919_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1792_1855_6_8_n_1,
      O => \gpr1.dout_i[7]_i_39_n_0\
    );
\gpr1.dout_i[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_1,
      I1 => RAM_reg_128_191_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_64_127_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_0_63_6_8_n_1,
      O => \gpr1.dout_i[7]_i_40_n_0\
    );
\gpr1.dout_i[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_1,
      I1 => RAM_reg_384_447_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_320_383_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_256_319_6_8_n_1,
      O => \gpr1.dout_i[7]_i_41_n_0\
    );
\gpr1.dout_i[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_1,
      I1 => RAM_reg_640_703_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_576_639_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_512_575_6_8_n_1,
      O => \gpr1.dout_i[7]_i_42_n_0\
    );
\gpr1.dout_i[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_1,
      I1 => RAM_reg_896_959_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_832_895_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_768_831_6_8_n_1,
      O => \gpr1.dout_i[7]_i_43_n_0\
    );
\gpr1.dout_i[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_6_8_n_1,
      I1 => RAM_reg_7296_7359_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7232_7295_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7168_7231_6_8_n_1,
      O => \gpr1.dout_i[7]_i_44_n_0\
    );
\gpr1.dout_i[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_6_8_n_1,
      I1 => RAM_reg_7552_7615_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7488_7551_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7424_7487_6_8_n_1,
      O => \gpr1.dout_i[7]_i_45_n_0\
    );
\gpr1.dout_i[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_6_8_n_1,
      I1 => RAM_reg_7808_7871_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7744_7807_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7680_7743_6_8_n_1,
      O => \gpr1.dout_i[7]_i_46_n_0\
    );
\gpr1.dout_i[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_6_8_n_1,
      I1 => RAM_reg_8064_8127_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_8000_8063_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7936_7999_6_8_n_1,
      O => \gpr1.dout_i[7]_i_47_n_0\
    );
\gpr1.dout_i[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_6_8_n_1,
      I1 => RAM_reg_6272_6335_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6208_6271_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6144_6207_6_8_n_1,
      O => \gpr1.dout_i[7]_i_48_n_0\
    );
\gpr1.dout_i[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_6_8_n_1,
      I1 => RAM_reg_6528_6591_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6464_6527_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6400_6463_6_8_n_1,
      O => \gpr1.dout_i[7]_i_49_n_0\
    );
\gpr1.dout_i[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_6_8_n_1,
      I1 => RAM_reg_6784_6847_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6720_6783_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6656_6719_6_8_n_1,
      O => \gpr1.dout_i[7]_i_50_n_0\
    );
\gpr1.dout_i[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_6_8_n_1,
      I1 => RAM_reg_7040_7103_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6976_7039_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6912_6975_6_8_n_1,
      O => \gpr1.dout_i[7]_i_51_n_0\
    );
\gpr1.dout_i[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_6_8_n_1,
      I1 => RAM_reg_5248_5311_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5184_5247_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5120_5183_6_8_n_1,
      O => \gpr1.dout_i[7]_i_52_n_0\
    );
\gpr1.dout_i[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_6_8_n_1,
      I1 => RAM_reg_5504_5567_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5440_5503_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5376_5439_6_8_n_1,
      O => \gpr1.dout_i[7]_i_53_n_0\
    );
\gpr1.dout_i[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_6_8_n_1,
      I1 => RAM_reg_5760_5823_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5696_5759_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5632_5695_6_8_n_1,
      O => \gpr1.dout_i[7]_i_54_n_0\
    );
\gpr1.dout_i[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_6_8_n_1,
      I1 => RAM_reg_6016_6079_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5952_6015_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5888_5951_6_8_n_1,
      O => \gpr1.dout_i[7]_i_55_n_0\
    );
\gpr1.dout_i[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_6_8_n_1,
      I1 => RAM_reg_4224_4287_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4160_4223_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4096_4159_6_8_n_1,
      O => \gpr1.dout_i[7]_i_56_n_0\
    );
\gpr1.dout_i[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_6_8_n_1,
      I1 => RAM_reg_4480_4543_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4416_4479_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4352_4415_6_8_n_1,
      O => \gpr1.dout_i[7]_i_57_n_0\
    );
\gpr1.dout_i[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_6_8_n_1,
      I1 => RAM_reg_4736_4799_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4672_4735_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4608_4671_6_8_n_1,
      O => \gpr1.dout_i[7]_i_58_n_0\
    );
\gpr1.dout_i[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_6_8_n_1,
      I1 => RAM_reg_4992_5055_6_8_n_1,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4928_4991_6_8_n_1,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4864_4927_6_8_n_1,
      O => \gpr1.dout_i[7]_i_59_n_0\
    );
\gpr1.dout_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[8]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[8]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[8]_i_7_n_0\,
      O => \gpr1.dout_i[8]_i_2_n_0\
    );
\gpr1.dout_i[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_6_8_n_2,
      I1 => RAM_reg_3200_3263_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3136_3199_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3072_3135_6_8_n_2,
      O => \gpr1.dout_i[8]_i_28_n_0\
    );
\gpr1.dout_i[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_6_8_n_2,
      I1 => RAM_reg_3456_3519_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3392_3455_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3328_3391_6_8_n_2,
      O => \gpr1.dout_i[8]_i_29_n_0\
    );
\gpr1.dout_i[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[8]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[8]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[8]_i_11_n_0\,
      O => \gpr1.dout_i[8]_i_3_n_0\
    );
\gpr1.dout_i[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_6_8_n_2,
      I1 => RAM_reg_3712_3775_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3648_3711_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3584_3647_6_8_n_2,
      O => \gpr1.dout_i[8]_i_30_n_0\
    );
\gpr1.dout_i[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_6_8_n_2,
      I1 => RAM_reg_3968_4031_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3904_3967_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3840_3903_6_8_n_2,
      O => \gpr1.dout_i[8]_i_31_n_0\
    );
\gpr1.dout_i[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_6_8_n_2,
      I1 => RAM_reg_2176_2239_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2112_2175_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2048_2111_6_8_n_2,
      O => \gpr1.dout_i[8]_i_32_n_0\
    );
\gpr1.dout_i[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_6_8_n_2,
      I1 => RAM_reg_2432_2495_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2368_2431_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2304_2367_6_8_n_2,
      O => \gpr1.dout_i[8]_i_33_n_0\
    );
\gpr1.dout_i[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_6_8_n_2,
      I1 => RAM_reg_2688_2751_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2624_2687_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2560_2623_6_8_n_2,
      O => \gpr1.dout_i[8]_i_34_n_0\
    );
\gpr1.dout_i[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_6_8_n_2,
      I1 => RAM_reg_2944_3007_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2880_2943_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2816_2879_6_8_n_2,
      O => \gpr1.dout_i[8]_i_35_n_0\
    );
\gpr1.dout_i[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_6_8_n_2,
      I1 => RAM_reg_1152_1215_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1088_1151_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1024_1087_6_8_n_2,
      O => \gpr1.dout_i[8]_i_36_n_0\
    );
\gpr1.dout_i[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_6_8_n_2,
      I1 => RAM_reg_1408_1471_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1344_1407_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1280_1343_6_8_n_2,
      O => \gpr1.dout_i[8]_i_37_n_0\
    );
\gpr1.dout_i[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_6_8_n_2,
      I1 => RAM_reg_1664_1727_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1600_1663_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1536_1599_6_8_n_2,
      O => \gpr1.dout_i[8]_i_38_n_0\
    );
\gpr1.dout_i[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_6_8_n_2,
      I1 => RAM_reg_1920_1983_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1856_1919_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1792_1855_6_8_n_2,
      O => \gpr1.dout_i[8]_i_39_n_0\
    );
\gpr1.dout_i[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_6_8_n_2,
      I1 => RAM_reg_128_191_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_64_127_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_0_63_6_8_n_2,
      O => \gpr1.dout_i[8]_i_40_n_0\
    );
\gpr1.dout_i[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_6_8_n_2,
      I1 => RAM_reg_384_447_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_320_383_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_256_319_6_8_n_2,
      O => \gpr1.dout_i[8]_i_41_n_0\
    );
\gpr1.dout_i[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_6_8_n_2,
      I1 => RAM_reg_640_703_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_576_639_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_512_575_6_8_n_2,
      O => \gpr1.dout_i[8]_i_42_n_0\
    );
\gpr1.dout_i[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_6_8_n_2,
      I1 => RAM_reg_896_959_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_832_895_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_768_831_6_8_n_2,
      O => \gpr1.dout_i[8]_i_43_n_0\
    );
\gpr1.dout_i[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_6_8_n_2,
      I1 => RAM_reg_7296_7359_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7232_7295_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7168_7231_6_8_n_2,
      O => \gpr1.dout_i[8]_i_44_n_0\
    );
\gpr1.dout_i[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_6_8_n_2,
      I1 => RAM_reg_7552_7615_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7488_7551_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7424_7487_6_8_n_2,
      O => \gpr1.dout_i[8]_i_45_n_0\
    );
\gpr1.dout_i[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_6_8_n_2,
      I1 => RAM_reg_7808_7871_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7744_7807_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7680_7743_6_8_n_2,
      O => \gpr1.dout_i[8]_i_46_n_0\
    );
\gpr1.dout_i[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_6_8_n_2,
      I1 => RAM_reg_8064_8127_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_8000_8063_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7936_7999_6_8_n_2,
      O => \gpr1.dout_i[8]_i_47_n_0\
    );
\gpr1.dout_i[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_6_8_n_2,
      I1 => RAM_reg_6272_6335_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6208_6271_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6144_6207_6_8_n_2,
      O => \gpr1.dout_i[8]_i_48_n_0\
    );
\gpr1.dout_i[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_6_8_n_2,
      I1 => RAM_reg_6528_6591_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6464_6527_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6400_6463_6_8_n_2,
      O => \gpr1.dout_i[8]_i_49_n_0\
    );
\gpr1.dout_i[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_6_8_n_2,
      I1 => RAM_reg_6784_6847_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6720_6783_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6656_6719_6_8_n_2,
      O => \gpr1.dout_i[8]_i_50_n_0\
    );
\gpr1.dout_i[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_6_8_n_2,
      I1 => RAM_reg_7040_7103_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6976_7039_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6912_6975_6_8_n_2,
      O => \gpr1.dout_i[8]_i_51_n_0\
    );
\gpr1.dout_i[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_6_8_n_2,
      I1 => RAM_reg_5248_5311_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5184_5247_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5120_5183_6_8_n_2,
      O => \gpr1.dout_i[8]_i_52_n_0\
    );
\gpr1.dout_i[8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_6_8_n_2,
      I1 => RAM_reg_5504_5567_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5440_5503_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5376_5439_6_8_n_2,
      O => \gpr1.dout_i[8]_i_53_n_0\
    );
\gpr1.dout_i[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_6_8_n_2,
      I1 => RAM_reg_5760_5823_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5696_5759_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5632_5695_6_8_n_2,
      O => \gpr1.dout_i[8]_i_54_n_0\
    );
\gpr1.dout_i[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_6_8_n_2,
      I1 => RAM_reg_6016_6079_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5952_6015_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5888_5951_6_8_n_2,
      O => \gpr1.dout_i[8]_i_55_n_0\
    );
\gpr1.dout_i[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_6_8_n_2,
      I1 => RAM_reg_4224_4287_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4160_4223_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4096_4159_6_8_n_2,
      O => \gpr1.dout_i[8]_i_56_n_0\
    );
\gpr1.dout_i[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_6_8_n_2,
      I1 => RAM_reg_4480_4543_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4416_4479_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4352_4415_6_8_n_2,
      O => \gpr1.dout_i[8]_i_57_n_0\
    );
\gpr1.dout_i[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_6_8_n_2,
      I1 => RAM_reg_4736_4799_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4672_4735_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4608_4671_6_8_n_2,
      O => \gpr1.dout_i[8]_i_58_n_0\
    );
\gpr1.dout_i[8]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_6_8_n_2,
      I1 => RAM_reg_4992_5055_6_8_n_2,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4928_4991_6_8_n_2,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4864_4927_6_8_n_2,
      O => \gpr1.dout_i[8]_i_59_n_0\
    );
\gpr1.dout_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[9]_i_4_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_5_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[9]_i_6_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[9]_i_7_n_0\,
      O => \gpr1.dout_i[9]_i_2_n_0\
    );
\gpr1.dout_i[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3264_3327_9_11_n_0,
      I1 => RAM_reg_3200_3263_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3136_3199_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3072_3135_9_11_n_0,
      O => \gpr1.dout_i[9]_i_28_n_0\
    );
\gpr1.dout_i[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3520_3583_9_11_n_0,
      I1 => RAM_reg_3456_3519_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3392_3455_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3328_3391_9_11_n_0,
      O => \gpr1.dout_i[9]_i_29_n_0\
    );
\gpr1.dout_i[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gpr1.dout_i_reg[9]_i_8_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_9_n_0\,
      I2 => \gc1.count_d2_reg[12]\(11),
      I3 => \gpr1.dout_i_reg[9]_i_10_n_0\,
      I4 => \gc1.count_d2_reg[12]\(10),
      I5 => \gpr1.dout_i_reg[9]_i_11_n_0\,
      O => \gpr1.dout_i[9]_i_3_n_0\
    );
\gpr1.dout_i[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3776_3839_9_11_n_0,
      I1 => RAM_reg_3712_3775_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3648_3711_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3584_3647_9_11_n_0,
      O => \gpr1.dout_i[9]_i_30_n_0\
    );
\gpr1.dout_i[9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4032_4095_9_11_n_0,
      I1 => RAM_reg_3968_4031_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_3904_3967_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_3840_3903_9_11_n_0,
      O => \gpr1.dout_i[9]_i_31_n_0\
    );
\gpr1.dout_i[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2240_2303_9_11_n_0,
      I1 => RAM_reg_2176_2239_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2112_2175_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2048_2111_9_11_n_0,
      O => \gpr1.dout_i[9]_i_32_n_0\
    );
\gpr1.dout_i[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2496_2559_9_11_n_0,
      I1 => RAM_reg_2432_2495_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2368_2431_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2304_2367_9_11_n_0,
      O => \gpr1.dout_i[9]_i_33_n_0\
    );
\gpr1.dout_i[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_2752_2815_9_11_n_0,
      I1 => RAM_reg_2688_2751_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2624_2687_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2560_2623_9_11_n_0,
      O => \gpr1.dout_i[9]_i_34_n_0\
    );
\gpr1.dout_i[9]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_3008_3071_9_11_n_0,
      I1 => RAM_reg_2944_3007_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_2880_2943_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_2816_2879_9_11_n_0,
      O => \gpr1.dout_i[9]_i_35_n_0\
    );
\gpr1.dout_i[9]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1216_1279_9_11_n_0,
      I1 => RAM_reg_1152_1215_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1088_1151_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1024_1087_9_11_n_0,
      O => \gpr1.dout_i[9]_i_36_n_0\
    );
\gpr1.dout_i[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1472_1535_9_11_n_0,
      I1 => RAM_reg_1408_1471_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1344_1407_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1280_1343_9_11_n_0,
      O => \gpr1.dout_i[9]_i_37_n_0\
    );
\gpr1.dout_i[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1728_1791_9_11_n_0,
      I1 => RAM_reg_1664_1727_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1600_1663_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1536_1599_9_11_n_0,
      O => \gpr1.dout_i[9]_i_38_n_0\
    );
\gpr1.dout_i[9]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_1984_2047_9_11_n_0,
      I1 => RAM_reg_1920_1983_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_1856_1919_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_1792_1855_9_11_n_0,
      O => \gpr1.dout_i[9]_i_39_n_0\
    );
\gpr1.dout_i[9]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_9_11_n_0,
      I1 => RAM_reg_128_191_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_64_127_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_0_63_9_11_n_0,
      O => \gpr1.dout_i[9]_i_40_n_0\
    );
\gpr1.dout_i[9]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_9_11_n_0,
      I1 => RAM_reg_384_447_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_320_383_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_256_319_9_11_n_0,
      O => \gpr1.dout_i[9]_i_41_n_0\
    );
\gpr1.dout_i[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_9_11_n_0,
      I1 => RAM_reg_640_703_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_576_639_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_512_575_9_11_n_0,
      O => \gpr1.dout_i[9]_i_42_n_0\
    );
\gpr1.dout_i[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_9_11_n_0,
      I1 => RAM_reg_896_959_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_832_895_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_768_831_9_11_n_0,
      O => \gpr1.dout_i[9]_i_43_n_0\
    );
\gpr1.dout_i[9]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7360_7423_9_11_n_0,
      I1 => RAM_reg_7296_7359_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7232_7295_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7168_7231_9_11_n_0,
      O => \gpr1.dout_i[9]_i_44_n_0\
    );
\gpr1.dout_i[9]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7616_7679_9_11_n_0,
      I1 => RAM_reg_7552_7615_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7488_7551_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7424_7487_9_11_n_0,
      O => \gpr1.dout_i[9]_i_45_n_0\
    );
\gpr1.dout_i[9]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7872_7935_9_11_n_0,
      I1 => RAM_reg_7808_7871_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_7744_7807_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7680_7743_9_11_n_0,
      O => \gpr1.dout_i[9]_i_46_n_0\
    );
\gpr1.dout_i[9]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_8128_8191_9_11_n_0,
      I1 => RAM_reg_8064_8127_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_8000_8063_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_7936_7999_9_11_n_0,
      O => \gpr1.dout_i[9]_i_47_n_0\
    );
\gpr1.dout_i[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6336_6399_9_11_n_0,
      I1 => RAM_reg_6272_6335_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6208_6271_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6144_6207_9_11_n_0,
      O => \gpr1.dout_i[9]_i_48_n_0\
    );
\gpr1.dout_i[9]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6592_6655_9_11_n_0,
      I1 => RAM_reg_6528_6591_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6464_6527_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6400_6463_9_11_n_0,
      O => \gpr1.dout_i[9]_i_49_n_0\
    );
\gpr1.dout_i[9]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6848_6911_9_11_n_0,
      I1 => RAM_reg_6784_6847_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6720_6783_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6656_6719_9_11_n_0,
      O => \gpr1.dout_i[9]_i_50_n_0\
    );
\gpr1.dout_i[9]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_7104_7167_9_11_n_0,
      I1 => RAM_reg_7040_7103_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_6976_7039_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_6912_6975_9_11_n_0,
      O => \gpr1.dout_i[9]_i_51_n_0\
    );
\gpr1.dout_i[9]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5312_5375_9_11_n_0,
      I1 => RAM_reg_5248_5311_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5184_5247_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5120_5183_9_11_n_0,
      O => \gpr1.dout_i[9]_i_52_n_0\
    );
\gpr1.dout_i[9]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5568_5631_9_11_n_0,
      I1 => RAM_reg_5504_5567_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5440_5503_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5376_5439_9_11_n_0,
      O => \gpr1.dout_i[9]_i_53_n_0\
    );
\gpr1.dout_i[9]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5824_5887_9_11_n_0,
      I1 => RAM_reg_5760_5823_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5696_5759_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5632_5695_9_11_n_0,
      O => \gpr1.dout_i[9]_i_54_n_0\
    );
\gpr1.dout_i[9]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_6080_6143_9_11_n_0,
      I1 => RAM_reg_6016_6079_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_5952_6015_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_5888_5951_9_11_n_0,
      O => \gpr1.dout_i[9]_i_55_n_0\
    );
\gpr1.dout_i[9]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4288_4351_9_11_n_0,
      I1 => RAM_reg_4224_4287_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4160_4223_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4096_4159_9_11_n_0,
      O => \gpr1.dout_i[9]_i_56_n_0\
    );
\gpr1.dout_i[9]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4544_4607_9_11_n_0,
      I1 => RAM_reg_4480_4543_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4416_4479_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4352_4415_9_11_n_0,
      O => \gpr1.dout_i[9]_i_57_n_0\
    );
\gpr1.dout_i[9]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_4800_4863_9_11_n_0,
      I1 => RAM_reg_4736_4799_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4672_4735_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4608_4671_9_11_n_0,
      O => \gpr1.dout_i[9]_i_58_n_0\
    );
\gpr1.dout_i[9]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_5056_5119_9_11_n_0,
      I1 => RAM_reg_4992_5055_9_11_n_0,
      I2 => \gc1.count_d2_reg[7]_rep__1\,
      I3 => RAM_reg_4928_4991_9_11_n_0,
      I4 => \gc1.count_d2_reg[6]_rep__1\,
      I5 => RAM_reg_4864_4927_9_11_n_0,
      O => \gpr1.dout_i[9]_i_59_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(0),
      Q => \goreg_dm.dout_i_reg[21]\(0),
      R => SR(0)
    );
\gpr1.dout_i_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_2_n_0\,
      I1 => \gpr1.dout_i[0]_i_3_n_0\,
      O => p_0_out(0),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_25_n_0\,
      O => \gpr1.dout_i_reg[0]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_27_n_0\,
      O => \gpr1.dout_i_reg[0]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_28_n_0\,
      I1 => \gpr1.dout_i[0]_i_29_n_0\,
      O => \gpr1.dout_i_reg[0]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_30_n_0\,
      I1 => \gpr1.dout_i[0]_i_31_n_0\,
      O => \gpr1.dout_i_reg[0]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_32_n_0\,
      I1 => \gpr1.dout_i[0]_i_33_n_0\,
      O => \gpr1.dout_i_reg[0]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_34_n_0\,
      I1 => \gpr1.dout_i[0]_i_35_n_0\,
      O => \gpr1.dout_i_reg[0]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_36_n_0\,
      I1 => \gpr1.dout_i[0]_i_37_n_0\,
      O => \gpr1.dout_i_reg[0]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_38_n_0\,
      I1 => \gpr1.dout_i[0]_i_39_n_0\,
      O => \gpr1.dout_i_reg[0]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_40_n_0\,
      I1 => \gpr1.dout_i[0]_i_41_n_0\,
      O => \gpr1.dout_i_reg[0]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_42_n_0\,
      I1 => \gpr1.dout_i[0]_i_43_n_0\,
      O => \gpr1.dout_i_reg[0]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_44_n_0\,
      I1 => \gpr1.dout_i[0]_i_45_n_0\,
      O => \gpr1.dout_i_reg[0]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_46_n_0\,
      I1 => \gpr1.dout_i[0]_i_47_n_0\,
      O => \gpr1.dout_i_reg[0]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_48_n_0\,
      I1 => \gpr1.dout_i[0]_i_49_n_0\,
      O => \gpr1.dout_i_reg[0]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_50_n_0\,
      I1 => \gpr1.dout_i[0]_i_51_n_0\,
      O => \gpr1.dout_i_reg[0]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_52_n_0\,
      I1 => \gpr1.dout_i[0]_i_53_n_0\,
      O => \gpr1.dout_i_reg[0]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_54_n_0\,
      I1 => \gpr1.dout_i[0]_i_55_n_0\,
      O => \gpr1.dout_i_reg[0]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_56_n_0\,
      I1 => \gpr1.dout_i[0]_i_57_n_0\,
      O => \gpr1.dout_i_reg[0]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_58_n_0\,
      I1 => \gpr1.dout_i[0]_i_59_n_0\,
      O => \gpr1.dout_i_reg[0]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_13_n_0\,
      O => \gpr1.dout_i_reg[0]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_15_n_0\,
      O => \gpr1.dout_i_reg[0]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_17_n_0\,
      O => \gpr1.dout_i_reg[0]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_19_n_0\,
      O => \gpr1.dout_i_reg[0]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_21_n_0\,
      O => \gpr1.dout_i_reg[0]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_23_n_0\,
      O => \gpr1.dout_i_reg[0]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(10),
      Q => \goreg_dm.dout_i_reg[21]\(10),
      R => SR(0)
    );
\gpr1.dout_i_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_2_n_0\,
      I1 => \gpr1.dout_i[10]_i_3_n_0\,
      O => p_0_out(10),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[10]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_25_n_0\,
      O => \gpr1.dout_i_reg[10]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[10]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_27_n_0\,
      O => \gpr1.dout_i_reg[10]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_28_n_0\,
      I1 => \gpr1.dout_i[10]_i_29_n_0\,
      O => \gpr1.dout_i_reg[10]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_30_n_0\,
      I1 => \gpr1.dout_i[10]_i_31_n_0\,
      O => \gpr1.dout_i_reg[10]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_32_n_0\,
      I1 => \gpr1.dout_i[10]_i_33_n_0\,
      O => \gpr1.dout_i_reg[10]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_34_n_0\,
      I1 => \gpr1.dout_i[10]_i_35_n_0\,
      O => \gpr1.dout_i_reg[10]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_36_n_0\,
      I1 => \gpr1.dout_i[10]_i_37_n_0\,
      O => \gpr1.dout_i_reg[10]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_38_n_0\,
      I1 => \gpr1.dout_i[10]_i_39_n_0\,
      O => \gpr1.dout_i_reg[10]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_40_n_0\,
      I1 => \gpr1.dout_i[10]_i_41_n_0\,
      O => \gpr1.dout_i_reg[10]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_42_n_0\,
      I1 => \gpr1.dout_i[10]_i_43_n_0\,
      O => \gpr1.dout_i_reg[10]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_44_n_0\,
      I1 => \gpr1.dout_i[10]_i_45_n_0\,
      O => \gpr1.dout_i_reg[10]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_46_n_0\,
      I1 => \gpr1.dout_i[10]_i_47_n_0\,
      O => \gpr1.dout_i_reg[10]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_48_n_0\,
      I1 => \gpr1.dout_i[10]_i_49_n_0\,
      O => \gpr1.dout_i_reg[10]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_50_n_0\,
      I1 => \gpr1.dout_i[10]_i_51_n_0\,
      O => \gpr1.dout_i_reg[10]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_52_n_0\,
      I1 => \gpr1.dout_i[10]_i_53_n_0\,
      O => \gpr1.dout_i_reg[10]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_54_n_0\,
      I1 => \gpr1.dout_i[10]_i_55_n_0\,
      O => \gpr1.dout_i_reg[10]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_56_n_0\,
      I1 => \gpr1.dout_i[10]_i_57_n_0\,
      O => \gpr1.dout_i_reg[10]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_58_n_0\,
      I1 => \gpr1.dout_i[10]_i_59_n_0\,
      O => \gpr1.dout_i_reg[10]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_13_n_0\,
      O => \gpr1.dout_i_reg[10]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_15_n_0\,
      O => \gpr1.dout_i_reg[10]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[10]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_17_n_0\,
      O => \gpr1.dout_i_reg[10]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[10]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_19_n_0\,
      O => \gpr1.dout_i_reg[10]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[10]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_21_n_0\,
      O => \gpr1.dout_i_reg[10]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[10]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_23_n_0\,
      O => \gpr1.dout_i_reg[10]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(11),
      Q => \goreg_dm.dout_i_reg[21]\(11),
      R => SR(0)
    );
\gpr1.dout_i_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_2_n_0\,
      I1 => \gpr1.dout_i[11]_i_3_n_0\,
      O => p_0_out(11),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[11]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_25_n_0\,
      O => \gpr1.dout_i_reg[11]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[11]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_27_n_0\,
      O => \gpr1.dout_i_reg[11]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_28_n_0\,
      I1 => \gpr1.dout_i[11]_i_29_n_0\,
      O => \gpr1.dout_i_reg[11]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_30_n_0\,
      I1 => \gpr1.dout_i[11]_i_31_n_0\,
      O => \gpr1.dout_i_reg[11]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_32_n_0\,
      I1 => \gpr1.dout_i[11]_i_33_n_0\,
      O => \gpr1.dout_i_reg[11]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_34_n_0\,
      I1 => \gpr1.dout_i[11]_i_35_n_0\,
      O => \gpr1.dout_i_reg[11]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_36_n_0\,
      I1 => \gpr1.dout_i[11]_i_37_n_0\,
      O => \gpr1.dout_i_reg[11]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_38_n_0\,
      I1 => \gpr1.dout_i[11]_i_39_n_0\,
      O => \gpr1.dout_i_reg[11]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_40_n_0\,
      I1 => \gpr1.dout_i[11]_i_41_n_0\,
      O => \gpr1.dout_i_reg[11]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_42_n_0\,
      I1 => \gpr1.dout_i[11]_i_43_n_0\,
      O => \gpr1.dout_i_reg[11]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_44_n_0\,
      I1 => \gpr1.dout_i[11]_i_45_n_0\,
      O => \gpr1.dout_i_reg[11]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_46_n_0\,
      I1 => \gpr1.dout_i[11]_i_47_n_0\,
      O => \gpr1.dout_i_reg[11]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_48_n_0\,
      I1 => \gpr1.dout_i[11]_i_49_n_0\,
      O => \gpr1.dout_i_reg[11]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_50_n_0\,
      I1 => \gpr1.dout_i[11]_i_51_n_0\,
      O => \gpr1.dout_i_reg[11]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_52_n_0\,
      I1 => \gpr1.dout_i[11]_i_53_n_0\,
      O => \gpr1.dout_i_reg[11]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_54_n_0\,
      I1 => \gpr1.dout_i[11]_i_55_n_0\,
      O => \gpr1.dout_i_reg[11]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_56_n_0\,
      I1 => \gpr1.dout_i[11]_i_57_n_0\,
      O => \gpr1.dout_i_reg[11]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_58_n_0\,
      I1 => \gpr1.dout_i[11]_i_59_n_0\,
      O => \gpr1.dout_i_reg[11]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[11]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_13_n_0\,
      O => \gpr1.dout_i_reg[11]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[11]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_15_n_0\,
      O => \gpr1.dout_i_reg[11]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[11]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_17_n_0\,
      O => \gpr1.dout_i_reg[11]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[11]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_19_n_0\,
      O => \gpr1.dout_i_reg[11]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[11]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_21_n_0\,
      O => \gpr1.dout_i_reg[11]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[11]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_23_n_0\,
      O => \gpr1.dout_i_reg[11]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(12),
      Q => \goreg_dm.dout_i_reg[21]\(12),
      R => SR(0)
    );
\gpr1.dout_i_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_2_n_0\,
      I1 => \gpr1.dout_i[12]_i_3_n_0\,
      O => p_0_out(12),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[12]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_25_n_0\,
      O => \gpr1.dout_i_reg[12]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[12]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_27_n_0\,
      O => \gpr1.dout_i_reg[12]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_28_n_0\,
      I1 => \gpr1.dout_i[12]_i_29_n_0\,
      O => \gpr1.dout_i_reg[12]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_30_n_0\,
      I1 => \gpr1.dout_i[12]_i_31_n_0\,
      O => \gpr1.dout_i_reg[12]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_32_n_0\,
      I1 => \gpr1.dout_i[12]_i_33_n_0\,
      O => \gpr1.dout_i_reg[12]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_34_n_0\,
      I1 => \gpr1.dout_i[12]_i_35_n_0\,
      O => \gpr1.dout_i_reg[12]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_36_n_0\,
      I1 => \gpr1.dout_i[12]_i_37_n_0\,
      O => \gpr1.dout_i_reg[12]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_38_n_0\,
      I1 => \gpr1.dout_i[12]_i_39_n_0\,
      O => \gpr1.dout_i_reg[12]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_40_n_0\,
      I1 => \gpr1.dout_i[12]_i_41_n_0\,
      O => \gpr1.dout_i_reg[12]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_42_n_0\,
      I1 => \gpr1.dout_i[12]_i_43_n_0\,
      O => \gpr1.dout_i_reg[12]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_44_n_0\,
      I1 => \gpr1.dout_i[12]_i_45_n_0\,
      O => \gpr1.dout_i_reg[12]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_46_n_0\,
      I1 => \gpr1.dout_i[12]_i_47_n_0\,
      O => \gpr1.dout_i_reg[12]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_48_n_0\,
      I1 => \gpr1.dout_i[12]_i_49_n_0\,
      O => \gpr1.dout_i_reg[12]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_50_n_0\,
      I1 => \gpr1.dout_i[12]_i_51_n_0\,
      O => \gpr1.dout_i_reg[12]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_52_n_0\,
      I1 => \gpr1.dout_i[12]_i_53_n_0\,
      O => \gpr1.dout_i_reg[12]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_54_n_0\,
      I1 => \gpr1.dout_i[12]_i_55_n_0\,
      O => \gpr1.dout_i_reg[12]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_56_n_0\,
      I1 => \gpr1.dout_i[12]_i_57_n_0\,
      O => \gpr1.dout_i_reg[12]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_58_n_0\,
      I1 => \gpr1.dout_i[12]_i_59_n_0\,
      O => \gpr1.dout_i_reg[12]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[12]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_13_n_0\,
      O => \gpr1.dout_i_reg[12]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[12]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_15_n_0\,
      O => \gpr1.dout_i_reg[12]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[12]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_17_n_0\,
      O => \gpr1.dout_i_reg[12]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[12]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_19_n_0\,
      O => \gpr1.dout_i_reg[12]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[12]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_21_n_0\,
      O => \gpr1.dout_i_reg[12]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[12]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_23_n_0\,
      O => \gpr1.dout_i_reg[12]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(13),
      Q => \goreg_dm.dout_i_reg[21]\(13),
      R => SR(0)
    );
\gpr1.dout_i_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_2_n_0\,
      I1 => \gpr1.dout_i[13]_i_3_n_0\,
      O => p_0_out(13),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[13]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_25_n_0\,
      O => \gpr1.dout_i_reg[13]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[13]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_27_n_0\,
      O => \gpr1.dout_i_reg[13]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_28_n_0\,
      I1 => \gpr1.dout_i[13]_i_29_n_0\,
      O => \gpr1.dout_i_reg[13]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_30_n_0\,
      I1 => \gpr1.dout_i[13]_i_31_n_0\,
      O => \gpr1.dout_i_reg[13]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_32_n_0\,
      I1 => \gpr1.dout_i[13]_i_33_n_0\,
      O => \gpr1.dout_i_reg[13]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_34_n_0\,
      I1 => \gpr1.dout_i[13]_i_35_n_0\,
      O => \gpr1.dout_i_reg[13]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_36_n_0\,
      I1 => \gpr1.dout_i[13]_i_37_n_0\,
      O => \gpr1.dout_i_reg[13]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_38_n_0\,
      I1 => \gpr1.dout_i[13]_i_39_n_0\,
      O => \gpr1.dout_i_reg[13]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_40_n_0\,
      I1 => \gpr1.dout_i[13]_i_41_n_0\,
      O => \gpr1.dout_i_reg[13]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_42_n_0\,
      I1 => \gpr1.dout_i[13]_i_43_n_0\,
      O => \gpr1.dout_i_reg[13]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_44_n_0\,
      I1 => \gpr1.dout_i[13]_i_45_n_0\,
      O => \gpr1.dout_i_reg[13]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_46_n_0\,
      I1 => \gpr1.dout_i[13]_i_47_n_0\,
      O => \gpr1.dout_i_reg[13]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_48_n_0\,
      I1 => \gpr1.dout_i[13]_i_49_n_0\,
      O => \gpr1.dout_i_reg[13]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_50_n_0\,
      I1 => \gpr1.dout_i[13]_i_51_n_0\,
      O => \gpr1.dout_i_reg[13]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_52_n_0\,
      I1 => \gpr1.dout_i[13]_i_53_n_0\,
      O => \gpr1.dout_i_reg[13]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_54_n_0\,
      I1 => \gpr1.dout_i[13]_i_55_n_0\,
      O => \gpr1.dout_i_reg[13]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_56_n_0\,
      I1 => \gpr1.dout_i[13]_i_57_n_0\,
      O => \gpr1.dout_i_reg[13]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_58_n_0\,
      I1 => \gpr1.dout_i[13]_i_59_n_0\,
      O => \gpr1.dout_i_reg[13]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[13]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_13_n_0\,
      O => \gpr1.dout_i_reg[13]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[13]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_15_n_0\,
      O => \gpr1.dout_i_reg[13]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[13]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_17_n_0\,
      O => \gpr1.dout_i_reg[13]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[13]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_19_n_0\,
      O => \gpr1.dout_i_reg[13]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[13]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_21_n_0\,
      O => \gpr1.dout_i_reg[13]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[13]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_23_n_0\,
      O => \gpr1.dout_i_reg[13]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(14),
      Q => \goreg_dm.dout_i_reg[21]\(14),
      R => SR(0)
    );
\gpr1.dout_i_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_2_n_0\,
      I1 => \gpr1.dout_i[14]_i_3_n_0\,
      O => p_0_out(14),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[14]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_25_n_0\,
      O => \gpr1.dout_i_reg[14]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[14]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_27_n_0\,
      O => \gpr1.dout_i_reg[14]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_28_n_0\,
      I1 => \gpr1.dout_i[14]_i_29_n_0\,
      O => \gpr1.dout_i_reg[14]_i_12_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_30_n_0\,
      I1 => \gpr1.dout_i[14]_i_31_n_0\,
      O => \gpr1.dout_i_reg[14]_i_13_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_32_n_0\,
      I1 => \gpr1.dout_i[14]_i_33_n_0\,
      O => \gpr1.dout_i_reg[14]_i_14_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_34_n_0\,
      I1 => \gpr1.dout_i[14]_i_35_n_0\,
      O => \gpr1.dout_i_reg[14]_i_15_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_36_n_0\,
      I1 => \gpr1.dout_i[14]_i_37_n_0\,
      O => \gpr1.dout_i_reg[14]_i_16_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_38_n_0\,
      I1 => \gpr1.dout_i[14]_i_39_n_0\,
      O => \gpr1.dout_i_reg[14]_i_17_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_40_n_0\,
      I1 => \gpr1.dout_i[14]_i_41_n_0\,
      O => \gpr1.dout_i_reg[14]_i_18_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_42_n_0\,
      I1 => \gpr1.dout_i[14]_i_43_n_0\,
      O => \gpr1.dout_i_reg[14]_i_19_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_44_n_0\,
      I1 => \gpr1.dout_i[14]_i_45_n_0\,
      O => \gpr1.dout_i_reg[14]_i_20_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_46_n_0\,
      I1 => \gpr1.dout_i[14]_i_47_n_0\,
      O => \gpr1.dout_i_reg[14]_i_21_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_48_n_0\,
      I1 => \gpr1.dout_i[14]_i_49_n_0\,
      O => \gpr1.dout_i_reg[14]_i_22_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_50_n_0\,
      I1 => \gpr1.dout_i[14]_i_51_n_0\,
      O => \gpr1.dout_i_reg[14]_i_23_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_52_n_0\,
      I1 => \gpr1.dout_i[14]_i_53_n_0\,
      O => \gpr1.dout_i_reg[14]_i_24_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_54_n_0\,
      I1 => \gpr1.dout_i[14]_i_55_n_0\,
      O => \gpr1.dout_i_reg[14]_i_25_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_56_n_0\,
      I1 => \gpr1.dout_i[14]_i_57_n_0\,
      O => \gpr1.dout_i_reg[14]_i_26_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_58_n_0\,
      I1 => \gpr1.dout_i[14]_i_59_n_0\,
      O => \gpr1.dout_i_reg[14]_i_27_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[14]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_13_n_0\,
      O => \gpr1.dout_i_reg[14]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[14]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_15_n_0\,
      O => \gpr1.dout_i_reg[14]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[14]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_17_n_0\,
      O => \gpr1.dout_i_reg[14]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[14]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_19_n_0\,
      O => \gpr1.dout_i_reg[14]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[14]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_21_n_0\,
      O => \gpr1.dout_i_reg[14]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[14]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_23_n_0\,
      O => \gpr1.dout_i_reg[14]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(15),
      Q => \goreg_dm.dout_i_reg[21]\(15),
      R => SR(0)
    );
\gpr1.dout_i_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_2_n_0\,
      I1 => \gpr1.dout_i[15]_i_3_n_0\,
      O => p_0_out(15),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[15]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_25_n_0\,
      O => \gpr1.dout_i_reg[15]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[15]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_27_n_0\,
      O => \gpr1.dout_i_reg[15]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_28_n_0\,
      I1 => \gpr1.dout_i[15]_i_29_n_0\,
      O => \gpr1.dout_i_reg[15]_i_12_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_30_n_0\,
      I1 => \gpr1.dout_i[15]_i_31_n_0\,
      O => \gpr1.dout_i_reg[15]_i_13_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_32_n_0\,
      I1 => \gpr1.dout_i[15]_i_33_n_0\,
      O => \gpr1.dout_i_reg[15]_i_14_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_34_n_0\,
      I1 => \gpr1.dout_i[15]_i_35_n_0\,
      O => \gpr1.dout_i_reg[15]_i_15_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_36_n_0\,
      I1 => \gpr1.dout_i[15]_i_37_n_0\,
      O => \gpr1.dout_i_reg[15]_i_16_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_38_n_0\,
      I1 => \gpr1.dout_i[15]_i_39_n_0\,
      O => \gpr1.dout_i_reg[15]_i_17_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_40_n_0\,
      I1 => \gpr1.dout_i[15]_i_41_n_0\,
      O => \gpr1.dout_i_reg[15]_i_18_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_42_n_0\,
      I1 => \gpr1.dout_i[15]_i_43_n_0\,
      O => \gpr1.dout_i_reg[15]_i_19_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_44_n_0\,
      I1 => \gpr1.dout_i[15]_i_45_n_0\,
      O => \gpr1.dout_i_reg[15]_i_20_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_46_n_0\,
      I1 => \gpr1.dout_i[15]_i_47_n_0\,
      O => \gpr1.dout_i_reg[15]_i_21_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_48_n_0\,
      I1 => \gpr1.dout_i[15]_i_49_n_0\,
      O => \gpr1.dout_i_reg[15]_i_22_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_50_n_0\,
      I1 => \gpr1.dout_i[15]_i_51_n_0\,
      O => \gpr1.dout_i_reg[15]_i_23_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_52_n_0\,
      I1 => \gpr1.dout_i[15]_i_53_n_0\,
      O => \gpr1.dout_i_reg[15]_i_24_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_54_n_0\,
      I1 => \gpr1.dout_i[15]_i_55_n_0\,
      O => \gpr1.dout_i_reg[15]_i_25_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_56_n_0\,
      I1 => \gpr1.dout_i[15]_i_57_n_0\,
      O => \gpr1.dout_i_reg[15]_i_26_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_58_n_0\,
      I1 => \gpr1.dout_i[15]_i_59_n_0\,
      O => \gpr1.dout_i_reg[15]_i_27_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[15]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_13_n_0\,
      O => \gpr1.dout_i_reg[15]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[15]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_15_n_0\,
      O => \gpr1.dout_i_reg[15]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[15]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_17_n_0\,
      O => \gpr1.dout_i_reg[15]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[15]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_19_n_0\,
      O => \gpr1.dout_i_reg[15]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[15]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_21_n_0\,
      O => \gpr1.dout_i_reg[15]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[15]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_23_n_0\,
      O => \gpr1.dout_i_reg[15]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(16),
      Q => \goreg_dm.dout_i_reg[21]\(16),
      R => SR(0)
    );
\gpr1.dout_i_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_2_n_0\,
      I1 => \gpr1.dout_i[16]_i_3_n_0\,
      O => p_0_out(16),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[16]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_25_n_0\,
      O => \gpr1.dout_i_reg[16]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[16]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_27_n_0\,
      O => \gpr1.dout_i_reg[16]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[16]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_28_n_0\,
      I1 => \gpr1.dout_i[16]_i_29_n_0\,
      O => \gpr1.dout_i_reg[16]_i_12_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_30_n_0\,
      I1 => \gpr1.dout_i[16]_i_31_n_0\,
      O => \gpr1.dout_i_reg[16]_i_13_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_32_n_0\,
      I1 => \gpr1.dout_i[16]_i_33_n_0\,
      O => \gpr1.dout_i_reg[16]_i_14_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_34_n_0\,
      I1 => \gpr1.dout_i[16]_i_35_n_0\,
      O => \gpr1.dout_i_reg[16]_i_15_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_36_n_0\,
      I1 => \gpr1.dout_i[16]_i_37_n_0\,
      O => \gpr1.dout_i_reg[16]_i_16_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_38_n_0\,
      I1 => \gpr1.dout_i[16]_i_39_n_0\,
      O => \gpr1.dout_i_reg[16]_i_17_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_40_n_0\,
      I1 => \gpr1.dout_i[16]_i_41_n_0\,
      O => \gpr1.dout_i_reg[16]_i_18_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_42_n_0\,
      I1 => \gpr1.dout_i[16]_i_43_n_0\,
      O => \gpr1.dout_i_reg[16]_i_19_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_44_n_0\,
      I1 => \gpr1.dout_i[16]_i_45_n_0\,
      O => \gpr1.dout_i_reg[16]_i_20_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_46_n_0\,
      I1 => \gpr1.dout_i[16]_i_47_n_0\,
      O => \gpr1.dout_i_reg[16]_i_21_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_48_n_0\,
      I1 => \gpr1.dout_i[16]_i_49_n_0\,
      O => \gpr1.dout_i_reg[16]_i_22_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_50_n_0\,
      I1 => \gpr1.dout_i[16]_i_51_n_0\,
      O => \gpr1.dout_i_reg[16]_i_23_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_52_n_0\,
      I1 => \gpr1.dout_i[16]_i_53_n_0\,
      O => \gpr1.dout_i_reg[16]_i_24_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_54_n_0\,
      I1 => \gpr1.dout_i[16]_i_55_n_0\,
      O => \gpr1.dout_i_reg[16]_i_25_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_56_n_0\,
      I1 => \gpr1.dout_i[16]_i_57_n_0\,
      O => \gpr1.dout_i_reg[16]_i_26_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_58_n_0\,
      I1 => \gpr1.dout_i[16]_i_59_n_0\,
      O => \gpr1.dout_i_reg[16]_i_27_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[16]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_13_n_0\,
      O => \gpr1.dout_i_reg[16]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[16]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_15_n_0\,
      O => \gpr1.dout_i_reg[16]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[16]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_17_n_0\,
      O => \gpr1.dout_i_reg[16]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[16]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_19_n_0\,
      O => \gpr1.dout_i_reg[16]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[16]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_21_n_0\,
      O => \gpr1.dout_i_reg[16]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[16]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_23_n_0\,
      O => \gpr1.dout_i_reg[16]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(17),
      Q => \goreg_dm.dout_i_reg[21]\(17),
      R => SR(0)
    );
\gpr1.dout_i_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_2_n_0\,
      I1 => \gpr1.dout_i[17]_i_3_n_0\,
      O => p_0_out(17),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[17]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_25_n_0\,
      O => \gpr1.dout_i_reg[17]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[17]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_27_n_0\,
      O => \gpr1.dout_i_reg[17]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[17]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_28_n_0\,
      I1 => \gpr1.dout_i[17]_i_29_n_0\,
      O => \gpr1.dout_i_reg[17]_i_12_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_30_n_0\,
      I1 => \gpr1.dout_i[17]_i_31_n_0\,
      O => \gpr1.dout_i_reg[17]_i_13_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_32_n_0\,
      I1 => \gpr1.dout_i[17]_i_33_n_0\,
      O => \gpr1.dout_i_reg[17]_i_14_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_34_n_0\,
      I1 => \gpr1.dout_i[17]_i_35_n_0\,
      O => \gpr1.dout_i_reg[17]_i_15_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_36_n_0\,
      I1 => \gpr1.dout_i[17]_i_37_n_0\,
      O => \gpr1.dout_i_reg[17]_i_16_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_38_n_0\,
      I1 => \gpr1.dout_i[17]_i_39_n_0\,
      O => \gpr1.dout_i_reg[17]_i_17_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_40_n_0\,
      I1 => \gpr1.dout_i[17]_i_41_n_0\,
      O => \gpr1.dout_i_reg[17]_i_18_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_42_n_0\,
      I1 => \gpr1.dout_i[17]_i_43_n_0\,
      O => \gpr1.dout_i_reg[17]_i_19_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_44_n_0\,
      I1 => \gpr1.dout_i[17]_i_45_n_0\,
      O => \gpr1.dout_i_reg[17]_i_20_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_46_n_0\,
      I1 => \gpr1.dout_i[17]_i_47_n_0\,
      O => \gpr1.dout_i_reg[17]_i_21_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_48_n_0\,
      I1 => \gpr1.dout_i[17]_i_49_n_0\,
      O => \gpr1.dout_i_reg[17]_i_22_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_50_n_0\,
      I1 => \gpr1.dout_i[17]_i_51_n_0\,
      O => \gpr1.dout_i_reg[17]_i_23_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_52_n_0\,
      I1 => \gpr1.dout_i[17]_i_53_n_0\,
      O => \gpr1.dout_i_reg[17]_i_24_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_54_n_0\,
      I1 => \gpr1.dout_i[17]_i_55_n_0\,
      O => \gpr1.dout_i_reg[17]_i_25_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_56_n_0\,
      I1 => \gpr1.dout_i[17]_i_57_n_0\,
      O => \gpr1.dout_i_reg[17]_i_26_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_58_n_0\,
      I1 => \gpr1.dout_i[17]_i_59_n_0\,
      O => \gpr1.dout_i_reg[17]_i_27_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[17]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_13_n_0\,
      O => \gpr1.dout_i_reg[17]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[17]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_15_n_0\,
      O => \gpr1.dout_i_reg[17]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[17]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_17_n_0\,
      O => \gpr1.dout_i_reg[17]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[17]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_19_n_0\,
      O => \gpr1.dout_i_reg[17]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[17]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_21_n_0\,
      O => \gpr1.dout_i_reg[17]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[17]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_23_n_0\,
      O => \gpr1.dout_i_reg[17]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(18),
      Q => \goreg_dm.dout_i_reg[21]\(18),
      R => SR(0)
    );
\gpr1.dout_i_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_2_n_0\,
      I1 => \gpr1.dout_i[18]_i_3_n_0\,
      O => p_0_out(18),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[18]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_25_n_0\,
      O => \gpr1.dout_i_reg[18]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[18]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_27_n_0\,
      O => \gpr1.dout_i_reg[18]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[18]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_28_n_0\,
      I1 => \gpr1.dout_i[18]_i_29_n_0\,
      O => \gpr1.dout_i_reg[18]_i_12_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_30_n_0\,
      I1 => \gpr1.dout_i[18]_i_31_n_0\,
      O => \gpr1.dout_i_reg[18]_i_13_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_32_n_0\,
      I1 => \gpr1.dout_i[18]_i_33_n_0\,
      O => \gpr1.dout_i_reg[18]_i_14_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_34_n_0\,
      I1 => \gpr1.dout_i[18]_i_35_n_0\,
      O => \gpr1.dout_i_reg[18]_i_15_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_36_n_0\,
      I1 => \gpr1.dout_i[18]_i_37_n_0\,
      O => \gpr1.dout_i_reg[18]_i_16_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_38_n_0\,
      I1 => \gpr1.dout_i[18]_i_39_n_0\,
      O => \gpr1.dout_i_reg[18]_i_17_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_40_n_0\,
      I1 => \gpr1.dout_i[18]_i_41_n_0\,
      O => \gpr1.dout_i_reg[18]_i_18_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_42_n_0\,
      I1 => \gpr1.dout_i[18]_i_43_n_0\,
      O => \gpr1.dout_i_reg[18]_i_19_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_44_n_0\,
      I1 => \gpr1.dout_i[18]_i_45_n_0\,
      O => \gpr1.dout_i_reg[18]_i_20_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_46_n_0\,
      I1 => \gpr1.dout_i[18]_i_47_n_0\,
      O => \gpr1.dout_i_reg[18]_i_21_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_48_n_0\,
      I1 => \gpr1.dout_i[18]_i_49_n_0\,
      O => \gpr1.dout_i_reg[18]_i_22_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_50_n_0\,
      I1 => \gpr1.dout_i[18]_i_51_n_0\,
      O => \gpr1.dout_i_reg[18]_i_23_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_52_n_0\,
      I1 => \gpr1.dout_i[18]_i_53_n_0\,
      O => \gpr1.dout_i_reg[18]_i_24_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_54_n_0\,
      I1 => \gpr1.dout_i[18]_i_55_n_0\,
      O => \gpr1.dout_i_reg[18]_i_25_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_56_n_0\,
      I1 => \gpr1.dout_i[18]_i_57_n_0\,
      O => \gpr1.dout_i_reg[18]_i_26_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_58_n_0\,
      I1 => \gpr1.dout_i[18]_i_59_n_0\,
      O => \gpr1.dout_i_reg[18]_i_27_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[18]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_13_n_0\,
      O => \gpr1.dout_i_reg[18]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[18]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_15_n_0\,
      O => \gpr1.dout_i_reg[18]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[18]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_17_n_0\,
      O => \gpr1.dout_i_reg[18]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[18]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_19_n_0\,
      O => \gpr1.dout_i_reg[18]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[18]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_21_n_0\,
      O => \gpr1.dout_i_reg[18]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[18]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_23_n_0\,
      O => \gpr1.dout_i_reg[18]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(19),
      Q => \goreg_dm.dout_i_reg[21]\(19),
      R => SR(0)
    );
\gpr1.dout_i_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_2_n_0\,
      I1 => \gpr1.dout_i[19]_i_3_n_0\,
      O => p_0_out(19),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[19]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_25_n_0\,
      O => \gpr1.dout_i_reg[19]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[19]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_27_n_0\,
      O => \gpr1.dout_i_reg[19]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[19]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_28_n_0\,
      I1 => \gpr1.dout_i[19]_i_29_n_0\,
      O => \gpr1.dout_i_reg[19]_i_12_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_30_n_0\,
      I1 => \gpr1.dout_i[19]_i_31_n_0\,
      O => \gpr1.dout_i_reg[19]_i_13_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_32_n_0\,
      I1 => \gpr1.dout_i[19]_i_33_n_0\,
      O => \gpr1.dout_i_reg[19]_i_14_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_34_n_0\,
      I1 => \gpr1.dout_i[19]_i_35_n_0\,
      O => \gpr1.dout_i_reg[19]_i_15_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_36_n_0\,
      I1 => \gpr1.dout_i[19]_i_37_n_0\,
      O => \gpr1.dout_i_reg[19]_i_16_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_38_n_0\,
      I1 => \gpr1.dout_i[19]_i_39_n_0\,
      O => \gpr1.dout_i_reg[19]_i_17_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_40_n_0\,
      I1 => \gpr1.dout_i[19]_i_41_n_0\,
      O => \gpr1.dout_i_reg[19]_i_18_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_42_n_0\,
      I1 => \gpr1.dout_i[19]_i_43_n_0\,
      O => \gpr1.dout_i_reg[19]_i_19_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_44_n_0\,
      I1 => \gpr1.dout_i[19]_i_45_n_0\,
      O => \gpr1.dout_i_reg[19]_i_20_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_46_n_0\,
      I1 => \gpr1.dout_i[19]_i_47_n_0\,
      O => \gpr1.dout_i_reg[19]_i_21_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_48_n_0\,
      I1 => \gpr1.dout_i[19]_i_49_n_0\,
      O => \gpr1.dout_i_reg[19]_i_22_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_50_n_0\,
      I1 => \gpr1.dout_i[19]_i_51_n_0\,
      O => \gpr1.dout_i_reg[19]_i_23_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_52_n_0\,
      I1 => \gpr1.dout_i[19]_i_53_n_0\,
      O => \gpr1.dout_i_reg[19]_i_24_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_54_n_0\,
      I1 => \gpr1.dout_i[19]_i_55_n_0\,
      O => \gpr1.dout_i_reg[19]_i_25_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_56_n_0\,
      I1 => \gpr1.dout_i[19]_i_57_n_0\,
      O => \gpr1.dout_i_reg[19]_i_26_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_58_n_0\,
      I1 => \gpr1.dout_i[19]_i_59_n_0\,
      O => \gpr1.dout_i_reg[19]_i_27_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[19]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_13_n_0\,
      O => \gpr1.dout_i_reg[19]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[19]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_15_n_0\,
      O => \gpr1.dout_i_reg[19]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[19]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_17_n_0\,
      O => \gpr1.dout_i_reg[19]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[19]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_19_n_0\,
      O => \gpr1.dout_i_reg[19]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[19]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_21_n_0\,
      O => \gpr1.dout_i_reg[19]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[19]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_23_n_0\,
      O => \gpr1.dout_i_reg[19]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(1),
      Q => \goreg_dm.dout_i_reg[21]\(1),
      R => SR(0)
    );
\gpr1.dout_i_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_2_n_0\,
      I1 => \gpr1.dout_i[1]_i_3_n_0\,
      O => p_0_out(1),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_25_n_0\,
      O => \gpr1.dout_i_reg[1]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_27_n_0\,
      O => \gpr1.dout_i_reg[1]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_28_n_0\,
      I1 => \gpr1.dout_i[1]_i_29_n_0\,
      O => \gpr1.dout_i_reg[1]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_30_n_0\,
      I1 => \gpr1.dout_i[1]_i_31_n_0\,
      O => \gpr1.dout_i_reg[1]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_32_n_0\,
      I1 => \gpr1.dout_i[1]_i_33_n_0\,
      O => \gpr1.dout_i_reg[1]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_34_n_0\,
      I1 => \gpr1.dout_i[1]_i_35_n_0\,
      O => \gpr1.dout_i_reg[1]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_36_n_0\,
      I1 => \gpr1.dout_i[1]_i_37_n_0\,
      O => \gpr1.dout_i_reg[1]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_38_n_0\,
      I1 => \gpr1.dout_i[1]_i_39_n_0\,
      O => \gpr1.dout_i_reg[1]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_40_n_0\,
      I1 => \gpr1.dout_i[1]_i_41_n_0\,
      O => \gpr1.dout_i_reg[1]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_42_n_0\,
      I1 => \gpr1.dout_i[1]_i_43_n_0\,
      O => \gpr1.dout_i_reg[1]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_44_n_0\,
      I1 => \gpr1.dout_i[1]_i_45_n_0\,
      O => \gpr1.dout_i_reg[1]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_46_n_0\,
      I1 => \gpr1.dout_i[1]_i_47_n_0\,
      O => \gpr1.dout_i_reg[1]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_48_n_0\,
      I1 => \gpr1.dout_i[1]_i_49_n_0\,
      O => \gpr1.dout_i_reg[1]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_50_n_0\,
      I1 => \gpr1.dout_i[1]_i_51_n_0\,
      O => \gpr1.dout_i_reg[1]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_52_n_0\,
      I1 => \gpr1.dout_i[1]_i_53_n_0\,
      O => \gpr1.dout_i_reg[1]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_54_n_0\,
      I1 => \gpr1.dout_i[1]_i_55_n_0\,
      O => \gpr1.dout_i_reg[1]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_56_n_0\,
      I1 => \gpr1.dout_i[1]_i_57_n_0\,
      O => \gpr1.dout_i_reg[1]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_58_n_0\,
      I1 => \gpr1.dout_i[1]_i_59_n_0\,
      O => \gpr1.dout_i_reg[1]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_13_n_0\,
      O => \gpr1.dout_i_reg[1]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_15_n_0\,
      O => \gpr1.dout_i_reg[1]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_17_n_0\,
      O => \gpr1.dout_i_reg[1]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_19_n_0\,
      O => \gpr1.dout_i_reg[1]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_21_n_0\,
      O => \gpr1.dout_i_reg[1]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_23_n_0\,
      O => \gpr1.dout_i_reg[1]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(20),
      Q => \goreg_dm.dout_i_reg[21]\(20),
      R => SR(0)
    );
\gpr1.dout_i_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_2_n_0\,
      I1 => \gpr1.dout_i[20]_i_3_n_0\,
      O => p_0_out(20),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[20]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_25_n_0\,
      O => \gpr1.dout_i_reg[20]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[20]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_27_n_0\,
      O => \gpr1.dout_i_reg[20]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[20]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_28_n_0\,
      I1 => \gpr1.dout_i[20]_i_29_n_0\,
      O => \gpr1.dout_i_reg[20]_i_12_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_30_n_0\,
      I1 => \gpr1.dout_i[20]_i_31_n_0\,
      O => \gpr1.dout_i_reg[20]_i_13_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_32_n_0\,
      I1 => \gpr1.dout_i[20]_i_33_n_0\,
      O => \gpr1.dout_i_reg[20]_i_14_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_34_n_0\,
      I1 => \gpr1.dout_i[20]_i_35_n_0\,
      O => \gpr1.dout_i_reg[20]_i_15_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_36_n_0\,
      I1 => \gpr1.dout_i[20]_i_37_n_0\,
      O => \gpr1.dout_i_reg[20]_i_16_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_38_n_0\,
      I1 => \gpr1.dout_i[20]_i_39_n_0\,
      O => \gpr1.dout_i_reg[20]_i_17_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_40_n_0\,
      I1 => \gpr1.dout_i[20]_i_41_n_0\,
      O => \gpr1.dout_i_reg[20]_i_18_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_42_n_0\,
      I1 => \gpr1.dout_i[20]_i_43_n_0\,
      O => \gpr1.dout_i_reg[20]_i_19_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_44_n_0\,
      I1 => \gpr1.dout_i[20]_i_45_n_0\,
      O => \gpr1.dout_i_reg[20]_i_20_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_46_n_0\,
      I1 => \gpr1.dout_i[20]_i_47_n_0\,
      O => \gpr1.dout_i_reg[20]_i_21_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_48_n_0\,
      I1 => \gpr1.dout_i[20]_i_49_n_0\,
      O => \gpr1.dout_i_reg[20]_i_22_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_50_n_0\,
      I1 => \gpr1.dout_i[20]_i_51_n_0\,
      O => \gpr1.dout_i_reg[20]_i_23_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_52_n_0\,
      I1 => \gpr1.dout_i[20]_i_53_n_0\,
      O => \gpr1.dout_i_reg[20]_i_24_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_54_n_0\,
      I1 => \gpr1.dout_i[20]_i_55_n_0\,
      O => \gpr1.dout_i_reg[20]_i_25_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_56_n_0\,
      I1 => \gpr1.dout_i[20]_i_57_n_0\,
      O => \gpr1.dout_i_reg[20]_i_26_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_58_n_0\,
      I1 => \gpr1.dout_i[20]_i_59_n_0\,
      O => \gpr1.dout_i_reg[20]_i_27_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[20]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_13_n_0\,
      O => \gpr1.dout_i_reg[20]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[20]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_15_n_0\,
      O => \gpr1.dout_i_reg[20]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[20]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_17_n_0\,
      O => \gpr1.dout_i_reg[20]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[20]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_19_n_0\,
      O => \gpr1.dout_i_reg[20]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[20]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_21_n_0\,
      O => \gpr1.dout_i_reg[20]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[20]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_23_n_0\,
      O => \gpr1.dout_i_reg[20]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(21),
      Q => \goreg_dm.dout_i_reg[21]\(21),
      R => SR(0)
    );
\gpr1.dout_i_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_2_n_0\,
      I1 => \gpr1.dout_i[21]_i_3_n_0\,
      O => p_0_out(21),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[21]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_25_n_0\,
      O => \gpr1.dout_i_reg[21]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[21]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_27_n_0\,
      O => \gpr1.dout_i_reg[21]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[21]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_28_n_0\,
      I1 => \gpr1.dout_i[21]_i_29_n_0\,
      O => \gpr1.dout_i_reg[21]_i_12_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_30_n_0\,
      I1 => \gpr1.dout_i[21]_i_31_n_0\,
      O => \gpr1.dout_i_reg[21]_i_13_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_32_n_0\,
      I1 => \gpr1.dout_i[21]_i_33_n_0\,
      O => \gpr1.dout_i_reg[21]_i_14_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_34_n_0\,
      I1 => \gpr1.dout_i[21]_i_35_n_0\,
      O => \gpr1.dout_i_reg[21]_i_15_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_36_n_0\,
      I1 => \gpr1.dout_i[21]_i_37_n_0\,
      O => \gpr1.dout_i_reg[21]_i_16_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_38_n_0\,
      I1 => \gpr1.dout_i[21]_i_39_n_0\,
      O => \gpr1.dout_i_reg[21]_i_17_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_40_n_0\,
      I1 => \gpr1.dout_i[21]_i_41_n_0\,
      O => \gpr1.dout_i_reg[21]_i_18_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_42_n_0\,
      I1 => \gpr1.dout_i[21]_i_43_n_0\,
      O => \gpr1.dout_i_reg[21]_i_19_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_44_n_0\,
      I1 => \gpr1.dout_i[21]_i_45_n_0\,
      O => \gpr1.dout_i_reg[21]_i_20_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_46_n_0\,
      I1 => \gpr1.dout_i[21]_i_47_n_0\,
      O => \gpr1.dout_i_reg[21]_i_21_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_48_n_0\,
      I1 => \gpr1.dout_i[21]_i_49_n_0\,
      O => \gpr1.dout_i_reg[21]_i_22_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_50_n_0\,
      I1 => \gpr1.dout_i[21]_i_51_n_0\,
      O => \gpr1.dout_i_reg[21]_i_23_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_52_n_0\,
      I1 => \gpr1.dout_i[21]_i_53_n_0\,
      O => \gpr1.dout_i_reg[21]_i_24_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_54_n_0\,
      I1 => \gpr1.dout_i[21]_i_55_n_0\,
      O => \gpr1.dout_i_reg[21]_i_25_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_56_n_0\,
      I1 => \gpr1.dout_i[21]_i_57_n_0\,
      O => \gpr1.dout_i_reg[21]_i_26_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_58_n_0\,
      I1 => \gpr1.dout_i[21]_i_59_n_0\,
      O => \gpr1.dout_i_reg[21]_i_27_n_0\,
      S => \gc1.count_d2_reg[12]\(8)
    );
\gpr1.dout_i_reg[21]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_13_n_0\,
      O => \gpr1.dout_i_reg[21]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[21]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_15_n_0\,
      O => \gpr1.dout_i_reg[21]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[21]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_17_n_0\,
      O => \gpr1.dout_i_reg[21]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[21]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_19_n_0\,
      O => \gpr1.dout_i_reg[21]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[21]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_21_n_0\,
      O => \gpr1.dout_i_reg[21]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[21]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_23_n_0\,
      O => \gpr1.dout_i_reg[21]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(2),
      Q => \goreg_dm.dout_i_reg[21]\(2),
      R => SR(0)
    );
\gpr1.dout_i_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_2_n_0\,
      I1 => \gpr1.dout_i[2]_i_3_n_0\,
      O => p_0_out(2),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[2]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_25_n_0\,
      O => \gpr1.dout_i_reg[2]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[2]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_27_n_0\,
      O => \gpr1.dout_i_reg[2]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_28_n_0\,
      I1 => \gpr1.dout_i[2]_i_29_n_0\,
      O => \gpr1.dout_i_reg[2]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_30_n_0\,
      I1 => \gpr1.dout_i[2]_i_31_n_0\,
      O => \gpr1.dout_i_reg[2]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_32_n_0\,
      I1 => \gpr1.dout_i[2]_i_33_n_0\,
      O => \gpr1.dout_i_reg[2]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_34_n_0\,
      I1 => \gpr1.dout_i[2]_i_35_n_0\,
      O => \gpr1.dout_i_reg[2]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_36_n_0\,
      I1 => \gpr1.dout_i[2]_i_37_n_0\,
      O => \gpr1.dout_i_reg[2]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_38_n_0\,
      I1 => \gpr1.dout_i[2]_i_39_n_0\,
      O => \gpr1.dout_i_reg[2]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_40_n_0\,
      I1 => \gpr1.dout_i[2]_i_41_n_0\,
      O => \gpr1.dout_i_reg[2]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_42_n_0\,
      I1 => \gpr1.dout_i[2]_i_43_n_0\,
      O => \gpr1.dout_i_reg[2]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_44_n_0\,
      I1 => \gpr1.dout_i[2]_i_45_n_0\,
      O => \gpr1.dout_i_reg[2]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_46_n_0\,
      I1 => \gpr1.dout_i[2]_i_47_n_0\,
      O => \gpr1.dout_i_reg[2]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_48_n_0\,
      I1 => \gpr1.dout_i[2]_i_49_n_0\,
      O => \gpr1.dout_i_reg[2]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_50_n_0\,
      I1 => \gpr1.dout_i[2]_i_51_n_0\,
      O => \gpr1.dout_i_reg[2]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_52_n_0\,
      I1 => \gpr1.dout_i[2]_i_53_n_0\,
      O => \gpr1.dout_i_reg[2]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_54_n_0\,
      I1 => \gpr1.dout_i[2]_i_55_n_0\,
      O => \gpr1.dout_i_reg[2]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_56_n_0\,
      I1 => \gpr1.dout_i[2]_i_57_n_0\,
      O => \gpr1.dout_i_reg[2]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_58_n_0\,
      I1 => \gpr1.dout_i[2]_i_59_n_0\,
      O => \gpr1.dout_i_reg[2]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_13_n_0\,
      O => \gpr1.dout_i_reg[2]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_15_n_0\,
      O => \gpr1.dout_i_reg[2]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_17_n_0\,
      O => \gpr1.dout_i_reg[2]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[2]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_19_n_0\,
      O => \gpr1.dout_i_reg[2]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[2]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_21_n_0\,
      O => \gpr1.dout_i_reg[2]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[2]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_23_n_0\,
      O => \gpr1.dout_i_reg[2]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(3),
      Q => \goreg_dm.dout_i_reg[21]\(3),
      R => SR(0)
    );
\gpr1.dout_i_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_2_n_0\,
      I1 => \gpr1.dout_i[3]_i_3_n_0\,
      O => p_0_out(3),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[3]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_25_n_0\,
      O => \gpr1.dout_i_reg[3]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[3]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_27_n_0\,
      O => \gpr1.dout_i_reg[3]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_28_n_0\,
      I1 => \gpr1.dout_i[3]_i_29_n_0\,
      O => \gpr1.dout_i_reg[3]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_30_n_0\,
      I1 => \gpr1.dout_i[3]_i_31_n_0\,
      O => \gpr1.dout_i_reg[3]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_32_n_0\,
      I1 => \gpr1.dout_i[3]_i_33_n_0\,
      O => \gpr1.dout_i_reg[3]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_34_n_0\,
      I1 => \gpr1.dout_i[3]_i_35_n_0\,
      O => \gpr1.dout_i_reg[3]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_36_n_0\,
      I1 => \gpr1.dout_i[3]_i_37_n_0\,
      O => \gpr1.dout_i_reg[3]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_38_n_0\,
      I1 => \gpr1.dout_i[3]_i_39_n_0\,
      O => \gpr1.dout_i_reg[3]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_40_n_0\,
      I1 => \gpr1.dout_i[3]_i_41_n_0\,
      O => \gpr1.dout_i_reg[3]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_42_n_0\,
      I1 => \gpr1.dout_i[3]_i_43_n_0\,
      O => \gpr1.dout_i_reg[3]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_44_n_0\,
      I1 => \gpr1.dout_i[3]_i_45_n_0\,
      O => \gpr1.dout_i_reg[3]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_46_n_0\,
      I1 => \gpr1.dout_i[3]_i_47_n_0\,
      O => \gpr1.dout_i_reg[3]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_48_n_0\,
      I1 => \gpr1.dout_i[3]_i_49_n_0\,
      O => \gpr1.dout_i_reg[3]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_50_n_0\,
      I1 => \gpr1.dout_i[3]_i_51_n_0\,
      O => \gpr1.dout_i_reg[3]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_52_n_0\,
      I1 => \gpr1.dout_i[3]_i_53_n_0\,
      O => \gpr1.dout_i_reg[3]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_54_n_0\,
      I1 => \gpr1.dout_i[3]_i_55_n_0\,
      O => \gpr1.dout_i_reg[3]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_56_n_0\,
      I1 => \gpr1.dout_i[3]_i_57_n_0\,
      O => \gpr1.dout_i_reg[3]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_58_n_0\,
      I1 => \gpr1.dout_i[3]_i_59_n_0\,
      O => \gpr1.dout_i_reg[3]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_13_n_0\,
      O => \gpr1.dout_i_reg[3]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_15_n_0\,
      O => \gpr1.dout_i_reg[3]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_17_n_0\,
      O => \gpr1.dout_i_reg[3]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[3]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_19_n_0\,
      O => \gpr1.dout_i_reg[3]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[3]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_21_n_0\,
      O => \gpr1.dout_i_reg[3]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[3]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_23_n_0\,
      O => \gpr1.dout_i_reg[3]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(4),
      Q => \goreg_dm.dout_i_reg[21]\(4),
      R => SR(0)
    );
\gpr1.dout_i_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_2_n_0\,
      I1 => \gpr1.dout_i[4]_i_3_n_0\,
      O => p_0_out(4),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[4]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_25_n_0\,
      O => \gpr1.dout_i_reg[4]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[4]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_27_n_0\,
      O => \gpr1.dout_i_reg[4]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_28_n_0\,
      I1 => \gpr1.dout_i[4]_i_29_n_0\,
      O => \gpr1.dout_i_reg[4]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_30_n_0\,
      I1 => \gpr1.dout_i[4]_i_31_n_0\,
      O => \gpr1.dout_i_reg[4]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_32_n_0\,
      I1 => \gpr1.dout_i[4]_i_33_n_0\,
      O => \gpr1.dout_i_reg[4]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_34_n_0\,
      I1 => \gpr1.dout_i[4]_i_35_n_0\,
      O => \gpr1.dout_i_reg[4]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_36_n_0\,
      I1 => \gpr1.dout_i[4]_i_37_n_0\,
      O => \gpr1.dout_i_reg[4]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_38_n_0\,
      I1 => \gpr1.dout_i[4]_i_39_n_0\,
      O => \gpr1.dout_i_reg[4]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_40_n_0\,
      I1 => \gpr1.dout_i[4]_i_41_n_0\,
      O => \gpr1.dout_i_reg[4]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_42_n_0\,
      I1 => \gpr1.dout_i[4]_i_43_n_0\,
      O => \gpr1.dout_i_reg[4]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_44_n_0\,
      I1 => \gpr1.dout_i[4]_i_45_n_0\,
      O => \gpr1.dout_i_reg[4]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_46_n_0\,
      I1 => \gpr1.dout_i[4]_i_47_n_0\,
      O => \gpr1.dout_i_reg[4]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_48_n_0\,
      I1 => \gpr1.dout_i[4]_i_49_n_0\,
      O => \gpr1.dout_i_reg[4]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_50_n_0\,
      I1 => \gpr1.dout_i[4]_i_51_n_0\,
      O => \gpr1.dout_i_reg[4]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_52_n_0\,
      I1 => \gpr1.dout_i[4]_i_53_n_0\,
      O => \gpr1.dout_i_reg[4]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_54_n_0\,
      I1 => \gpr1.dout_i[4]_i_55_n_0\,
      O => \gpr1.dout_i_reg[4]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_56_n_0\,
      I1 => \gpr1.dout_i[4]_i_57_n_0\,
      O => \gpr1.dout_i_reg[4]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_58_n_0\,
      I1 => \gpr1.dout_i[4]_i_59_n_0\,
      O => \gpr1.dout_i_reg[4]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_13_n_0\,
      O => \gpr1.dout_i_reg[4]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_15_n_0\,
      O => \gpr1.dout_i_reg[4]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_17_n_0\,
      O => \gpr1.dout_i_reg[4]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[4]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_19_n_0\,
      O => \gpr1.dout_i_reg[4]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[4]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_21_n_0\,
      O => \gpr1.dout_i_reg[4]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[4]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_23_n_0\,
      O => \gpr1.dout_i_reg[4]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(5),
      Q => \goreg_dm.dout_i_reg[21]\(5),
      R => SR(0)
    );
\gpr1.dout_i_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_2_n_0\,
      I1 => \gpr1.dout_i[5]_i_3_n_0\,
      O => p_0_out(5),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[5]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_25_n_0\,
      O => \gpr1.dout_i_reg[5]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[5]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_27_n_0\,
      O => \gpr1.dout_i_reg[5]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_28_n_0\,
      I1 => \gpr1.dout_i[5]_i_29_n_0\,
      O => \gpr1.dout_i_reg[5]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_30_n_0\,
      I1 => \gpr1.dout_i[5]_i_31_n_0\,
      O => \gpr1.dout_i_reg[5]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_32_n_0\,
      I1 => \gpr1.dout_i[5]_i_33_n_0\,
      O => \gpr1.dout_i_reg[5]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_34_n_0\,
      I1 => \gpr1.dout_i[5]_i_35_n_0\,
      O => \gpr1.dout_i_reg[5]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_36_n_0\,
      I1 => \gpr1.dout_i[5]_i_37_n_0\,
      O => \gpr1.dout_i_reg[5]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_38_n_0\,
      I1 => \gpr1.dout_i[5]_i_39_n_0\,
      O => \gpr1.dout_i_reg[5]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_40_n_0\,
      I1 => \gpr1.dout_i[5]_i_41_n_0\,
      O => \gpr1.dout_i_reg[5]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_42_n_0\,
      I1 => \gpr1.dout_i[5]_i_43_n_0\,
      O => \gpr1.dout_i_reg[5]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_44_n_0\,
      I1 => \gpr1.dout_i[5]_i_45_n_0\,
      O => \gpr1.dout_i_reg[5]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_46_n_0\,
      I1 => \gpr1.dout_i[5]_i_47_n_0\,
      O => \gpr1.dout_i_reg[5]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_48_n_0\,
      I1 => \gpr1.dout_i[5]_i_49_n_0\,
      O => \gpr1.dout_i_reg[5]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_50_n_0\,
      I1 => \gpr1.dout_i[5]_i_51_n_0\,
      O => \gpr1.dout_i_reg[5]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_52_n_0\,
      I1 => \gpr1.dout_i[5]_i_53_n_0\,
      O => \gpr1.dout_i_reg[5]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_54_n_0\,
      I1 => \gpr1.dout_i[5]_i_55_n_0\,
      O => \gpr1.dout_i_reg[5]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_56_n_0\,
      I1 => \gpr1.dout_i[5]_i_57_n_0\,
      O => \gpr1.dout_i_reg[5]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_58_n_0\,
      I1 => \gpr1.dout_i[5]_i_59_n_0\,
      O => \gpr1.dout_i_reg[5]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep__0\
    );
\gpr1.dout_i_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_13_n_0\,
      O => \gpr1.dout_i_reg[5]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_15_n_0\,
      O => \gpr1.dout_i_reg[5]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_17_n_0\,
      O => \gpr1.dout_i_reg[5]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[5]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_19_n_0\,
      O => \gpr1.dout_i_reg[5]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[5]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_21_n_0\,
      O => \gpr1.dout_i_reg[5]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[5]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_23_n_0\,
      O => \gpr1.dout_i_reg[5]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(6),
      Q => \goreg_dm.dout_i_reg[21]\(6),
      R => SR(0)
    );
\gpr1.dout_i_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_2_n_0\,
      I1 => \gpr1.dout_i[6]_i_3_n_0\,
      O => p_0_out(6),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[6]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_25_n_0\,
      O => \gpr1.dout_i_reg[6]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[6]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_27_n_0\,
      O => \gpr1.dout_i_reg[6]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_28_n_0\,
      I1 => \gpr1.dout_i[6]_i_29_n_0\,
      O => \gpr1.dout_i_reg[6]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_30_n_0\,
      I1 => \gpr1.dout_i[6]_i_31_n_0\,
      O => \gpr1.dout_i_reg[6]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_32_n_0\,
      I1 => \gpr1.dout_i[6]_i_33_n_0\,
      O => \gpr1.dout_i_reg[6]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_34_n_0\,
      I1 => \gpr1.dout_i[6]_i_35_n_0\,
      O => \gpr1.dout_i_reg[6]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_36_n_0\,
      I1 => \gpr1.dout_i[6]_i_37_n_0\,
      O => \gpr1.dout_i_reg[6]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_38_n_0\,
      I1 => \gpr1.dout_i[6]_i_39_n_0\,
      O => \gpr1.dout_i_reg[6]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_40_n_0\,
      I1 => \gpr1.dout_i[6]_i_41_n_0\,
      O => \gpr1.dout_i_reg[6]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_42_n_0\,
      I1 => \gpr1.dout_i[6]_i_43_n_0\,
      O => \gpr1.dout_i_reg[6]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_44_n_0\,
      I1 => \gpr1.dout_i[6]_i_45_n_0\,
      O => \gpr1.dout_i_reg[6]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_46_n_0\,
      I1 => \gpr1.dout_i[6]_i_47_n_0\,
      O => \gpr1.dout_i_reg[6]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_48_n_0\,
      I1 => \gpr1.dout_i[6]_i_49_n_0\,
      O => \gpr1.dout_i_reg[6]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_50_n_0\,
      I1 => \gpr1.dout_i[6]_i_51_n_0\,
      O => \gpr1.dout_i_reg[6]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_52_n_0\,
      I1 => \gpr1.dout_i[6]_i_53_n_0\,
      O => \gpr1.dout_i_reg[6]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_54_n_0\,
      I1 => \gpr1.dout_i[6]_i_55_n_0\,
      O => \gpr1.dout_i_reg[6]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_56_n_0\,
      I1 => \gpr1.dout_i[6]_i_57_n_0\,
      O => \gpr1.dout_i_reg[6]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_58_n_0\,
      I1 => \gpr1.dout_i[6]_i_59_n_0\,
      O => \gpr1.dout_i_reg[6]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_13_n_0\,
      O => \gpr1.dout_i_reg[6]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_15_n_0\,
      O => \gpr1.dout_i_reg[6]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_17_n_0\,
      O => \gpr1.dout_i_reg[6]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[6]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_19_n_0\,
      O => \gpr1.dout_i_reg[6]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[6]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_21_n_0\,
      O => \gpr1.dout_i_reg[6]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[6]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_23_n_0\,
      O => \gpr1.dout_i_reg[6]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(7),
      Q => \goreg_dm.dout_i_reg[21]\(7),
      R => SR(0)
    );
\gpr1.dout_i_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_2_n_0\,
      I1 => \gpr1.dout_i[7]_i_3_n_0\,
      O => p_0_out(7),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[7]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_25_n_0\,
      O => \gpr1.dout_i_reg[7]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[7]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_27_n_0\,
      O => \gpr1.dout_i_reg[7]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_28_n_0\,
      I1 => \gpr1.dout_i[7]_i_29_n_0\,
      O => \gpr1.dout_i_reg[7]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_30_n_0\,
      I1 => \gpr1.dout_i[7]_i_31_n_0\,
      O => \gpr1.dout_i_reg[7]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_32_n_0\,
      I1 => \gpr1.dout_i[7]_i_33_n_0\,
      O => \gpr1.dout_i_reg[7]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_34_n_0\,
      I1 => \gpr1.dout_i[7]_i_35_n_0\,
      O => \gpr1.dout_i_reg[7]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_36_n_0\,
      I1 => \gpr1.dout_i[7]_i_37_n_0\,
      O => \gpr1.dout_i_reg[7]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_38_n_0\,
      I1 => \gpr1.dout_i[7]_i_39_n_0\,
      O => \gpr1.dout_i_reg[7]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_40_n_0\,
      I1 => \gpr1.dout_i[7]_i_41_n_0\,
      O => \gpr1.dout_i_reg[7]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_42_n_0\,
      I1 => \gpr1.dout_i[7]_i_43_n_0\,
      O => \gpr1.dout_i_reg[7]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_44_n_0\,
      I1 => \gpr1.dout_i[7]_i_45_n_0\,
      O => \gpr1.dout_i_reg[7]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_46_n_0\,
      I1 => \gpr1.dout_i[7]_i_47_n_0\,
      O => \gpr1.dout_i_reg[7]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_48_n_0\,
      I1 => \gpr1.dout_i[7]_i_49_n_0\,
      O => \gpr1.dout_i_reg[7]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_50_n_0\,
      I1 => \gpr1.dout_i[7]_i_51_n_0\,
      O => \gpr1.dout_i_reg[7]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_52_n_0\,
      I1 => \gpr1.dout_i[7]_i_53_n_0\,
      O => \gpr1.dout_i_reg[7]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_54_n_0\,
      I1 => \gpr1.dout_i[7]_i_55_n_0\,
      O => \gpr1.dout_i_reg[7]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_56_n_0\,
      I1 => \gpr1.dout_i[7]_i_57_n_0\,
      O => \gpr1.dout_i_reg[7]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_58_n_0\,
      I1 => \gpr1.dout_i[7]_i_59_n_0\,
      O => \gpr1.dout_i_reg[7]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_13_n_0\,
      O => \gpr1.dout_i_reg[7]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_15_n_0\,
      O => \gpr1.dout_i_reg[7]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_17_n_0\,
      O => \gpr1.dout_i_reg[7]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_19_n_0\,
      O => \gpr1.dout_i_reg[7]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_21_n_0\,
      O => \gpr1.dout_i_reg[7]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[7]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_23_n_0\,
      O => \gpr1.dout_i_reg[7]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(8),
      Q => \goreg_dm.dout_i_reg[21]\(8),
      R => SR(0)
    );
\gpr1.dout_i_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_2_n_0\,
      I1 => \gpr1.dout_i[8]_i_3_n_0\,
      O => p_0_out(8),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[8]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_25_n_0\,
      O => \gpr1.dout_i_reg[8]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[8]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_27_n_0\,
      O => \gpr1.dout_i_reg[8]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_28_n_0\,
      I1 => \gpr1.dout_i[8]_i_29_n_0\,
      O => \gpr1.dout_i_reg[8]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_30_n_0\,
      I1 => \gpr1.dout_i[8]_i_31_n_0\,
      O => \gpr1.dout_i_reg[8]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_32_n_0\,
      I1 => \gpr1.dout_i[8]_i_33_n_0\,
      O => \gpr1.dout_i_reg[8]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_34_n_0\,
      I1 => \gpr1.dout_i[8]_i_35_n_0\,
      O => \gpr1.dout_i_reg[8]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_36_n_0\,
      I1 => \gpr1.dout_i[8]_i_37_n_0\,
      O => \gpr1.dout_i_reg[8]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_38_n_0\,
      I1 => \gpr1.dout_i[8]_i_39_n_0\,
      O => \gpr1.dout_i_reg[8]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_40_n_0\,
      I1 => \gpr1.dout_i[8]_i_41_n_0\,
      O => \gpr1.dout_i_reg[8]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_42_n_0\,
      I1 => \gpr1.dout_i[8]_i_43_n_0\,
      O => \gpr1.dout_i_reg[8]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_44_n_0\,
      I1 => \gpr1.dout_i[8]_i_45_n_0\,
      O => \gpr1.dout_i_reg[8]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_46_n_0\,
      I1 => \gpr1.dout_i[8]_i_47_n_0\,
      O => \gpr1.dout_i_reg[8]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_48_n_0\,
      I1 => \gpr1.dout_i[8]_i_49_n_0\,
      O => \gpr1.dout_i_reg[8]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_50_n_0\,
      I1 => \gpr1.dout_i[8]_i_51_n_0\,
      O => \gpr1.dout_i_reg[8]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_52_n_0\,
      I1 => \gpr1.dout_i[8]_i_53_n_0\,
      O => \gpr1.dout_i_reg[8]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_54_n_0\,
      I1 => \gpr1.dout_i[8]_i_55_n_0\,
      O => \gpr1.dout_i_reg[8]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_56_n_0\,
      I1 => \gpr1.dout_i[8]_i_57_n_0\,
      O => \gpr1.dout_i_reg[8]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_58_n_0\,
      I1 => \gpr1.dout_i[8]_i_59_n_0\,
      O => \gpr1.dout_i_reg[8]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_13_n_0\,
      O => \gpr1.dout_i_reg[8]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_15_n_0\,
      O => \gpr1.dout_i_reg[8]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_17_n_0\,
      O => \gpr1.dout_i_reg[8]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[8]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_19_n_0\,
      O => \gpr1.dout_i_reg[8]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[8]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_21_n_0\,
      O => \gpr1.dout_i_reg[8]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[8]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_23_n_0\,
      O => \gpr1.dout_i_reg[8]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_out(9),
      Q => \goreg_dm.dout_i_reg[21]\(9),
      R => SR(0)
    );
\gpr1.dout_i_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_2_n_0\,
      I1 => \gpr1.dout_i[9]_i_3_n_0\,
      O => p_0_out(9),
      S => \gc1.count_d2_reg[12]\(12)
    );
\gpr1.dout_i_reg[9]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_24_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_25_n_0\,
      O => \gpr1.dout_i_reg[9]_i_10_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[9]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_26_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_27_n_0\,
      O => \gpr1.dout_i_reg[9]_i_11_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_28_n_0\,
      I1 => \gpr1.dout_i[9]_i_29_n_0\,
      O => \gpr1.dout_i_reg[9]_i_12_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_30_n_0\,
      I1 => \gpr1.dout_i[9]_i_31_n_0\,
      O => \gpr1.dout_i_reg[9]_i_13_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_32_n_0\,
      I1 => \gpr1.dout_i[9]_i_33_n_0\,
      O => \gpr1.dout_i_reg[9]_i_14_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_34_n_0\,
      I1 => \gpr1.dout_i[9]_i_35_n_0\,
      O => \gpr1.dout_i_reg[9]_i_15_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_36_n_0\,
      I1 => \gpr1.dout_i[9]_i_37_n_0\,
      O => \gpr1.dout_i_reg[9]_i_16_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_38_n_0\,
      I1 => \gpr1.dout_i[9]_i_39_n_0\,
      O => \gpr1.dout_i_reg[9]_i_17_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_40_n_0\,
      I1 => \gpr1.dout_i[9]_i_41_n_0\,
      O => \gpr1.dout_i_reg[9]_i_18_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_42_n_0\,
      I1 => \gpr1.dout_i[9]_i_43_n_0\,
      O => \gpr1.dout_i_reg[9]_i_19_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_44_n_0\,
      I1 => \gpr1.dout_i[9]_i_45_n_0\,
      O => \gpr1.dout_i_reg[9]_i_20_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_46_n_0\,
      I1 => \gpr1.dout_i[9]_i_47_n_0\,
      O => \gpr1.dout_i_reg[9]_i_21_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_48_n_0\,
      I1 => \gpr1.dout_i[9]_i_49_n_0\,
      O => \gpr1.dout_i_reg[9]_i_22_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_50_n_0\,
      I1 => \gpr1.dout_i[9]_i_51_n_0\,
      O => \gpr1.dout_i_reg[9]_i_23_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_52_n_0\,
      I1 => \gpr1.dout_i[9]_i_53_n_0\,
      O => \gpr1.dout_i_reg[9]_i_24_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_54_n_0\,
      I1 => \gpr1.dout_i[9]_i_55_n_0\,
      O => \gpr1.dout_i_reg[9]_i_25_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_56_n_0\,
      I1 => \gpr1.dout_i[9]_i_57_n_0\,
      O => \gpr1.dout_i_reg[9]_i_26_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_58_n_0\,
      I1 => \gpr1.dout_i[9]_i_59_n_0\,
      O => \gpr1.dout_i_reg[9]_i_27_n_0\,
      S => \gc1.count_d2_reg[8]_rep\
    );
\gpr1.dout_i_reg[9]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_12_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_13_n_0\,
      O => \gpr1.dout_i_reg[9]_i_4_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[9]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_14_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_15_n_0\,
      O => \gpr1.dout_i_reg[9]_i_5_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[9]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_16_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_17_n_0\,
      O => \gpr1.dout_i_reg[9]_i_6_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[9]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_18_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_19_n_0\,
      O => \gpr1.dout_i_reg[9]_i_7_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[9]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_20_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_21_n_0\,
      O => \gpr1.dout_i_reg[9]_i_8_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
\gpr1.dout_i_reg[9]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_22_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_23_n_0\,
      O => \gpr1.dout_i_reg[9]_i_9_n_0\,
      S => \gc1.count_d2_reg[12]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_rd_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENB_I : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENB_I_0 : out STD_LOGIC;
    ENB_I_1 : out STD_LOGIC;
    ENB_I_2 : out STD_LOGIC;
    ENB_I_3 : out STD_LOGIC;
    ENB_I_4 : out STD_LOGIC;
    ENB_I_5 : out STD_LOGIC;
    ENB_I_6 : out STD_LOGIC;
    ENB_I_7 : out STD_LOGIC;
    ENB_I_8 : out STD_LOGIC;
    ENB_I_9 : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    ENB_I_22 : out STD_LOGIC;
    ENB_I_23 : out STD_LOGIC;
    ENB_I_24 : out STD_LOGIC;
    ENB_I_25 : out STD_LOGIC;
    ENB_I_26 : out STD_LOGIC;
    ENB_I_27 : out STD_LOGIC;
    ENB_I_28 : out STD_LOGIC;
    ENB_I_29 : out STD_LOGIC;
    ENB_I_30 : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg_31 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    ram_empty_i_reg_5 : out STD_LOGIC;
    ram_empty_i_reg_6 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ENB_dly_D_33 : in STD_LOGIC;
    ENB_dly_D_34 : in STD_LOGIC;
    ENB_dly_D_35 : in STD_LOGIC;
    ENB_dly_D_36 : in STD_LOGIC;
    ENB_dly_D_37 : in STD_LOGIC;
    ENB_dly_D_38 : in STD_LOGIC;
    ENB_dly_D_39 : in STD_LOGIC;
    ENB_dly_D_40 : in STD_LOGIC;
    ENB_dly_D_41 : in STD_LOGIC;
    ENB_dly_D_42 : in STD_LOGIC;
    ENB_dly_D_43 : in STD_LOGIC;
    ENB_dly_D_44 : in STD_LOGIC;
    ENB_dly_D_45 : in STD_LOGIC;
    ENB_dly_D_46 : in STD_LOGIC;
    ENB_dly_D_47 : in STD_LOGIC;
    ENB_dly_D_48 : in STD_LOGIC;
    ENB_dly_D_49 : in STD_LOGIC;
    ENB_dly_D_50 : in STD_LOGIC;
    ENB_dly_D_51 : in STD_LOGIC;
    ENB_dly_D_52 : in STD_LOGIC;
    ENB_dly_D_53 : in STD_LOGIC;
    ENB_dly_D_54 : in STD_LOGIC;
    ENB_dly_D_55 : in STD_LOGIC;
    ENB_dly_D_56 : in STD_LOGIC;
    ENB_dly_D_57 : in STD_LOGIC;
    ENB_dly_D_58 : in STD_LOGIC;
    ENB_dly_D_59 : in STD_LOGIC;
    ENB_dly_D_60 : in STD_LOGIC;
    ENB_dly_D_61 : in STD_LOGIC;
    ENB_dly_D_62 : in STD_LOGIC;
    ENB_dly_D_63 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_13_out : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gcc0.gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]_rep__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_rd_bin_cntr : entity is "rd_bin_cntr";
end red_pitaya_ps_1_data_fifo_0_rd_bin_cntr;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_rd_bin_cntr is
  signal \^d\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__0\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__1\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[0]_rep__2\ : label is "gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[10]\ : label is "gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[10]_rep\ : label is "gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[10]_rep__0\ : label is "gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[10]_rep__1\ : label is "gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[10]_rep__2\ : label is "gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[11]\ : label is "gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[11]_rep\ : label is "gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[11]_rep__0\ : label is "gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[11]_rep__1\ : label is "gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[11]_rep__2\ : label is "gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__0\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__1\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[1]_rep__2\ : label is "gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__0\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__1\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[2]_rep__2\ : label is "gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__0\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__1\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[3]_rep__2\ : label is "gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__0\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__1\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[4]_rep__2\ : label is "gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__0\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__1\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[5]_rep__2\ : label is "gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[6]\ : label is "gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[6]_rep\ : label is "gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[6]_rep__0\ : label is "gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[6]_rep__1\ : label is "gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[6]_rep__2\ : label is "gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[7]\ : label is "gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[7]_rep\ : label is "gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[7]_rep__0\ : label is "gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[7]_rep__1\ : label is "gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[7]_rep__2\ : label is "gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[8]\ : label is "gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[8]_rep\ : label is "gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[8]_rep__0\ : label is "gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[8]_rep__1\ : label is "gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[8]_rep__2\ : label is "gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[9]\ : label is "gc0.count_d1_reg[9]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[9]_rep\ : label is "gc0.count_d1_reg[9]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[9]_rep__0\ : label is "gc0.count_d1_reg[9]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[9]_rep__1\ : label is "gc0.count_d1_reg[9]";
  attribute ORIG_CELL_NAME of \gc0.count_d1_reg[9]_rep__2\ : label is "gc0.count_d1_reg[9]";
begin
  D(14 downto 0) <= \^d\(14 downto 0);
  Q(14 downto 0) <= \^q\(14 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_33,
      O => ENB_I_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_42,
      O => ENB_I_9
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_43,
      O => ENB_I_10
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_44,
      O => ENB_I_11
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_45,
      O => ENB_I_12
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_46,
      O => ENB_I_13
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_47,
      O => ENB_I_14
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_48,
      O => ENB_I_15
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_49,
      O => ENB_I_16
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_50,
      O => ENB_I_17
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_51,
      O => ENB_I_18
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_34,
      O => ENB_I_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(14),
      I4 => \^q\(13),
      I5 => ENB_dly_D_52,
      O => ENB_I_19
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(14),
      I4 => \^q\(13),
      I5 => ENB_dly_D_53,
      O => ENB_I_20
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(14),
      I4 => \^q\(13),
      I5 => ENB_dly_D_54,
      O => ENB_I_21
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(14),
      I4 => \^q\(13),
      I5 => ENB_dly_D_55,
      O => ENB_I_22
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_56,
      O => ENB_I_23
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_57,
      O => ENB_I_24
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_58,
      O => ENB_I_25
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_59,
      O => ENB_I_26
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_60,
      O => ENB_I_27
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_61,
      O => ENB_I_28
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_35,
      O => ENB_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_62,
      O => ENB_I_29
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_63,
      O => ENB_I_30
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(14),
      I4 => \^q\(13),
      I5 => ENB_dly_D_36,
      O => ENB_I_3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(14),
      I4 => \^q\(13),
      I5 => ENB_dly_D_37,
      O => ENB_I_4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(14),
      I4 => \^q\(13),
      I5 => ENB_dly_D_38,
      O => ENB_I_5
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(14),
      I4 => \^q\(13),
      I5 => ENB_dly_D_39,
      O => ENB_I_6
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_40,
      O => ENB_I_7
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => E(0),
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(14),
      I5 => ENB_dly_D_41,
      O => ENB_I_8
    );
\gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(0),
      Q => ADDRBWRADDR(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(10),
      Q => \^q\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[10]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(10),
      Q => ADDRBWRADDR(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[10]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[10]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[10]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(11),
      Q => \^q\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[11]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(11),
      Q => ADDRBWRADDR(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[11]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[11]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[11]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(12),
      Q => \^q\(12),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(13),
      Q => \^q\(13),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(14),
      Q => \^q\(14),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(1),
      Q => ADDRBWRADDR(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(2),
      Q => ADDRBWRADDR(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(3),
      Q => ADDRBWRADDR(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(4),
      Q => ADDRBWRADDR(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(5),
      Q => ADDRBWRADDR(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(6),
      Q => \^q\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(6),
      Q => ADDRBWRADDR(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(7),
      Q => \^q\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(7),
      Q => ADDRBWRADDR(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[7]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(8),
      Q => \^q\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[8]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(8),
      Q => ADDRBWRADDR(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[8]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[8]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[8]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(9),
      Q => \^q\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[9]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(9),
      Q => ADDRBWRADDR(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[9]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[9]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_d1_reg[9]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^d\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gc0.count[0]_i_2_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[12]_i_1_n_7\,
      Q => \^d\(12),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gc0.count_reg[12]_i_1_n_2\,
      CO(0) => \gc0.count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \gc0.count_reg[12]_i_1_n_5\,
      O(1) => \gc0.count_reg[12]_i_1_n_6\,
      O(0) => \gc0.count_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^d\(14 downto 12)
    );
\gc0.count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[12]_i_1_n_6\,
      Q => \^d\(13),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[12]_i_1_n_5\,
      Q => \^d\(14),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc0.count_d1_reg[1]_rep__0\,
      I2 => \^q\(0),
      I3 => \gcc0.gc0.count_d1_reg[0]_rep__0\,
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_13_out(1),
      I2 => \^q\(0),
      I3 => p_13_out(0),
      O => v1_reg_31(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc0.count_d1_reg[1]_rep__0\,
      I2 => \^q\(0),
      I3 => \gcc0.gc0.count_d1_reg[0]_rep__0\,
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gcc0.gc0.count_d1_reg[3]_rep__0\,
      I2 => \^q\(2),
      I3 => \gcc0.gc0.count_d1_reg[2]_rep__0\,
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_13_out(3),
      I2 => \^q\(2),
      I3 => p_13_out(2),
      O => v1_reg_31(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gcc0.gc0.count_d1_reg[3]_rep__0\,
      I2 => \^q\(2),
      I3 => \gcc0.gc0.count_d1_reg[2]_rep__0\,
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gcc0.gc0.count_d1_reg[5]_rep__0\,
      I2 => \^q\(4),
      I3 => \gcc0.gc0.count_d1_reg[4]_rep__0\,
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => p_13_out(5),
      I2 => \^q\(4),
      I3 => p_13_out(4),
      O => v1_reg_31(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gcc0.gc0.count_d1_reg[5]_rep__0\,
      I2 => \^q\(4),
      I3 => \gcc0.gc0.count_d1_reg[4]_rep__0\,
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count_d1_reg[7]_rep__0\,
      I2 => \^q\(6),
      I3 => \gcc0.gc0.count_d1_reg[6]_rep__0\,
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_13_out(7),
      I2 => \^q\(6),
      I3 => p_13_out(6),
      O => v1_reg_31(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count_d1_reg[7]_rep__0\,
      I2 => \^q\(6),
      I3 => \gcc0.gc0.count_d1_reg[6]_rep__0\,
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gcc0.gc0.count_d1_reg[9]_rep__0\,
      I2 => \^q\(8),
      I3 => \gcc0.gc0.count_d1_reg[8]_rep__0\,
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => p_13_out(9),
      I2 => \^q\(8),
      I3 => p_13_out(8),
      O => v1_reg_31(4)
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gcc0.gc0.count_d1_reg[9]_rep__0\,
      I2 => \^q\(8),
      I3 => \gcc0.gc0.count_d1_reg[8]_rep__0\,
      O => ram_empty_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gcc0.gc0.count_d1_reg[11]_rep__0\,
      I2 => \^q\(10),
      I3 => \gcc0.gc0.count_d1_reg[10]_rep__0\,
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => p_13_out(11),
      I2 => \^q\(10),
      I3 => p_13_out(10),
      O => v1_reg_31(5)
    );
\gmux.gm[5].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gcc0.gc0.count_d1_reg[11]_rep__0\,
      I2 => \^q\(10),
      I3 => \gcc0.gc0.count_d1_reg[10]_rep__0\,
      O => ram_empty_i_reg_4
    );
\gmux.gm[6].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => \gcc0.gc0.count_d1_reg[14]\(1),
      I2 => \^q\(12),
      I3 => \gcc0.gc0.count_d1_reg[14]\(0),
      O => v1_reg(6)
    );
\gmux.gm[6].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => p_13_out(13),
      I2 => \^q\(12),
      I3 => p_13_out(12),
      O => v1_reg_31(6)
    );
\gmux.gm[6].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => \gcc0.gc0.count_d1_reg[14]\(1),
      I2 => \^q\(12),
      I3 => \gcc0.gc0.count_d1_reg[14]\(0),
      O => ram_empty_i_reg_5
    );
\gmux.gm[7].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \gcc0.gc0.count_d1_reg[14]\(2),
      O => v1_reg(7)
    );
\gmux.gm[7].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => p_13_out(14),
      O => v1_reg_31(7)
    );
\gmux.gm[7].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \gcc0.gc0.count_d1_reg[14]\(2),
      O => ram_empty_i_reg_6
    );
\plusOp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \gcc0.gc0.count_d1_reg[14]\(2),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[15]\(0)
    );
\plusOp_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => p_13_out(14),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_rd_bin_cntr__parameterized0\ is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    ram_empty_i_reg_5 : out STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[21]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[14]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[10]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[14]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[10]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_4\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \red_pitaya_ps_1_data_fifo_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gc1.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gc1.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc1.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc1.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc1.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc1.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc1.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc1.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc1.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc1.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gc1.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc1.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc1.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc1.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc1.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc1.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc1.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc1.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc1.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gc1.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc1.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc1.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc1.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc1.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc1.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc1.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_gc1.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gc1.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__0\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__1\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__10\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__11\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__12\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__13\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__14\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__15\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__16\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__17\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__18\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__19\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__2\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__20\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__21\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__22\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__23\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__24\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__25\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__26\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__27\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__3\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__4\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__5\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__6\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__7\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__8\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__9\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__0\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__1\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__10\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__11\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__12\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__13\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__14\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__15\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__16\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__17\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__18\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__19\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__2\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__20\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__21\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__22\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__23\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__24\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__25\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__26\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__27\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__3\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__4\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__5\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__6\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__7\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__8\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__9\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__0\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__1\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__10\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__11\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__12\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__13\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__14\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__15\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__16\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__17\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__18\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__19\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__2\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__20\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__21\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__22\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__23\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__24\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__25\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__26\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__27\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__3\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__4\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__5\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__6\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__7\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__8\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__9\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__0\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__1\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__10\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__11\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__12\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__13\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__14\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__15\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__16\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__17\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__18\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__19\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__2\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__20\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__21\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__22\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__23\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__24\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__25\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__26\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__27\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__3\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__4\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__5\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__6\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__7\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__8\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__9\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__0\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__1\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__10\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__11\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__12\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__13\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__14\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__15\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__16\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__17\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__18\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__19\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__2\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__20\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__21\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__22\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__23\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__24\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__25\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__26\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__27\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__3\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__4\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__5\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__6\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__7\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__8\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__9\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__0\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__1\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__10\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__11\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__12\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__13\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__14\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__15\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__16\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__17\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__18\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__19\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__2\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__20\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__21\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__22\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__23\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__24\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__25\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__26\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__27\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__3\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__4\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__5\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__6\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__7\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__8\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__9\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[6]\ : label is "gc1.count_d2_reg[6]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[6]_rep\ : label is "gc1.count_d2_reg[6]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[6]_rep__0\ : label is "gc1.count_d2_reg[6]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[6]_rep__1\ : label is "gc1.count_d2_reg[6]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[6]_rep__2\ : label is "gc1.count_d2_reg[6]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[6]_rep__3\ : label is "gc1.count_d2_reg[6]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[7]\ : label is "gc1.count_d2_reg[7]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[7]_rep\ : label is "gc1.count_d2_reg[7]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[7]_rep__0\ : label is "gc1.count_d2_reg[7]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[7]_rep__1\ : label is "gc1.count_d2_reg[7]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[7]_rep__2\ : label is "gc1.count_d2_reg[7]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[7]_rep__3\ : label is "gc1.count_d2_reg[7]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[8]\ : label is "gc1.count_d2_reg[8]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[8]_rep\ : label is "gc1.count_d2_reg[8]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[8]_rep__0\ : label is "gc1.count_d2_reg[8]";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  SS(0) <= \^ss\(0);
\gc1.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => \gc1.count[0]_i_2_n_0\
    );
\gc1.count_d1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => Axi_Str_TxD_AReset,
      I2 => sig_rx_channel_reset_reg,
      O => \^ss\(0)
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => rd_pntr_plus1(0),
      S => \^ss\(0)
    );
\gc1.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(10),
      Q => rd_pntr_plus1(10),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(11),
      Q => rd_pntr_plus1(11),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(12),
      Q => rd_pntr_plus1(12),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(4),
      Q => rd_pntr_plus1(4),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(5),
      Q => rd_pntr_plus1(5),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(6),
      Q => rd_pntr_plus1(6),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(7),
      Q => rd_pntr_plus1(7),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(8),
      Q => rd_pntr_plus1(8),
      R => \^ss\(0)
    );
\gc1.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(9),
      Q => rd_pntr_plus1(9),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[21]\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => ADDRC(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[0]\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[6]_1\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[6]_2\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[9]\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[9]_0\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[9]_1\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[9]_2\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[12]\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[12]_0\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[12]_1\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[12]_2\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[0]_0\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[15]\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[15]_0\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[15]_1\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[15]_2\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__24\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[18]\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__25\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[18]_0\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__26\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[18]_1\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__27\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[18]_2\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[0]_1\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[3]\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[3]_0\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[3]_1\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[3]_2\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[6]\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[0]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[6]_0\(0),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(10),
      Q => \^q\(10),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(11),
      Q => \^q\(11),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(12),
      Q => \^q\(12),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[21]_0\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => ADDRC(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[0]\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[6]_1\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[6]_2\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[9]\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[9]_0\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[9]_1\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[9]_2\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[12]\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[12]_0\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[12]_1\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[12]_2\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[0]_0\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[15]\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[15]_0\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[15]_1\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[15]_2\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__24\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[18]\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__25\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[18]_0\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__26\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[18]_1\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__27\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[18]_2\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[0]_1\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[3]\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[3]_0\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[3]_1\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[3]_2\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[6]\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[1]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[6]_0\(1),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[21]_1\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => ADDRC(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[0]\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[6]_1\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[6]_2\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[9]\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[9]_0\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[9]_1\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[9]_2\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[12]\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[12]_0\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[12]_1\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[12]_2\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[0]_0\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[15]\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[15]_0\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[15]_1\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[15]_2\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__24\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[18]\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__25\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[18]_0\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__26\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[18]_1\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__27\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[18]_2\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[0]_1\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[3]\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[3]_0\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[3]_1\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[3]_2\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[6]\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[2]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[6]_0\(2),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[21]_2\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => ADDRC(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[0]\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[6]_1\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[6]_2\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[9]\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[9]_0\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[9]_1\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[9]_2\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[12]\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[12]_0\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[12]_1\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[12]_2\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[0]_0\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[15]\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[15]_0\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[15]_1\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[15]_2\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__24\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[18]\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__25\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[18]_0\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__26\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[18]_1\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__27\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[18]_2\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[0]_1\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[3]\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[3]_0\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[3]_1\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[3]_2\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[6]\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[3]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[6]_0\(3),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[21]_3\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => ADDRC(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[0]\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[6]_1\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[6]_2\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[9]\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[9]_0\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[9]_1\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[9]_2\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[12]\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[12]_0\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[12]_1\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[12]_2\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[0]_0\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[15]\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[15]_0\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[15]_1\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[15]_2\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__24\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[18]\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__25\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[18]_0\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__26\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[18]_1\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__27\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[18]_2\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[0]_1\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[3]\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[3]_0\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[3]_1\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[3]_2\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[6]\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[4]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[6]_0\(4),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[21]_4\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => ADDRC(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[0]\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[6]_1\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[6]_2\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[9]\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[9]_0\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[9]_1\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[9]_2\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[12]\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[12]_0\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[12]_1\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[12]_2\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[0]_0\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[15]\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[15]_0\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[15]_1\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[15]_2\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__24\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[18]\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__25\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[18]_0\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__26\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[18]_1\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__27\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[18]_2\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[0]_1\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[3]\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[3]_0\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[3]_1\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[3]_2\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[6]\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[5]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[6]_0\(5),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \gpr1.dout_i_reg[14]\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \gpr1.dout_i_reg[10]\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \gpr1.dout_i_reg[6]_3\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \gpr1.dout_i_reg[2]\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \gpr1.dout_i_reg[0]_2\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \gpr1.dout_i_reg[14]_0\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \gpr1.dout_i_reg[10]_0\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \gpr1.dout_i_reg[6]_4\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[7]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \gpr1.dout_i_reg[2]_0\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[7]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \gpr1.dout_i_reg[0]_3\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => \^ss\(0)
    );
\gc1.count_d2_reg[8]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \gpr1.dout_i_reg[6]_5\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[8]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \gpr1.dout_i_reg[0]_4\,
      R => \^ss\(0)
    );
\gc1.count_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \^q\(9),
      R => \^ss\(0)
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[0]_i_1_n_7\,
      Q => rd_pntr_plus2(0),
      R => \^ss\(0)
    );
\gc1.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc1.count_reg[0]_i_1_n_0\,
      CO(2) => \gc1.count_reg[0]_i_1_n_1\,
      CO(1) => \gc1.count_reg[0]_i_1_n_2\,
      CO(0) => \gc1.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc1.count_reg[0]_i_1_n_4\,
      O(2) => \gc1.count_reg[0]_i_1_n_5\,
      O(1) => \gc1.count_reg[0]_i_1_n_6\,
      O(0) => \gc1.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => rd_pntr_plus2(3 downto 1),
      S(0) => \gc1.count[0]_i_2_n_0\
    );
\gc1.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[8]_i_1_n_5\,
      Q => rd_pntr_plus2(10),
      R => \^ss\(0)
    );
\gc1.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[8]_i_1_n_4\,
      Q => rd_pntr_plus2(11),
      R => \^ss\(0)
    );
\gc1.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[12]_i_1_n_7\,
      Q => rd_pntr_plus2(12),
      R => \^ss\(0)
    );
\gc1.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc1.count_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gc1.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gc1.count_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \gc1.count_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => rd_pntr_plus2(12)
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[0]_i_1_n_6\,
      Q => rd_pntr_plus2(1),
      S => \^ss\(0)
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[0]_i_1_n_5\,
      Q => rd_pntr_plus2(2),
      R => \^ss\(0)
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[0]_i_1_n_4\,
      Q => rd_pntr_plus2(3),
      R => \^ss\(0)
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[4]_i_1_n_7\,
      Q => rd_pntr_plus2(4),
      R => \^ss\(0)
    );
\gc1.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc1.count_reg[0]_i_1_n_0\,
      CO(3) => \gc1.count_reg[4]_i_1_n_0\,
      CO(2) => \gc1.count_reg[4]_i_1_n_1\,
      CO(1) => \gc1.count_reg[4]_i_1_n_2\,
      CO(0) => \gc1.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc1.count_reg[4]_i_1_n_4\,
      O(2) => \gc1.count_reg[4]_i_1_n_5\,
      O(1) => \gc1.count_reg[4]_i_1_n_6\,
      O(0) => \gc1.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus2(7 downto 4)
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[4]_i_1_n_6\,
      Q => rd_pntr_plus2(5),
      R => \^ss\(0)
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[4]_i_1_n_5\,
      Q => rd_pntr_plus2(6),
      R => \^ss\(0)
    );
\gc1.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[4]_i_1_n_4\,
      Q => rd_pntr_plus2(7),
      R => \^ss\(0)
    );
\gc1.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[8]_i_1_n_7\,
      Q => rd_pntr_plus2(8),
      R => \^ss\(0)
    );
\gc1.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc1.count_reg[4]_i_1_n_0\,
      CO(3) => \gc1.count_reg[8]_i_1_n_0\,
      CO(2) => \gc1.count_reg[8]_i_1_n_1\,
      CO(1) => \gc1.count_reg[8]_i_1_n_2\,
      CO(0) => \gc1.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc1.count_reg[8]_i_1_n_4\,
      O(2) => \gc1.count_reg[8]_i_1_n_5\,
      O(1) => \gc1.count_reg[8]_i_1_n_6\,
      O(0) => \gc1.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => rd_pntr_plus2(11 downto 8)
    );
\gc1.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gc1.count_reg[8]_i_1_n_6\,
      Q => rd_pntr_plus2(9),
      R => \^ss\(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc0.count_d1_reg[12]\(1),
      I2 => \^q\(0),
      I3 => \gcc0.gc0.count_d1_reg[12]\(0),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \gcc0.gc0.count_d1_reg[12]\(1),
      I2 => rd_pntr_plus1(0),
      I3 => \gcc0.gc0.count_d1_reg[12]\(0),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => D(1),
      I2 => \^q\(0),
      I3 => D(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc0.count_d1_reg[12]\(1),
      I2 => \^q\(0),
      I3 => \gcc0.gc0.count_d1_reg[12]\(0),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gcc0.gc0.count_d1_reg[12]\(3),
      I2 => \^q\(2),
      I3 => \gcc0.gc0.count_d1_reg[12]\(2),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[12]\(3),
      I2 => rd_pntr_plus1(2),
      I3 => \gcc0.gc0.count_d1_reg[12]\(2),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => D(3),
      I2 => \^q\(2),
      I3 => D(2),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gcc0.gc0.count_d1_reg[12]\(3),
      I2 => \^q\(2),
      I3 => \gcc0.gc0.count_d1_reg[12]\(2),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gcc0.gc0.count_d1_reg[12]\(5),
      I2 => \^q\(4),
      I3 => \gcc0.gc0.count_d1_reg[12]\(4),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \gcc0.gc0.count_d1_reg[12]\(5),
      I2 => rd_pntr_plus1(4),
      I3 => \gcc0.gc0.count_d1_reg[12]\(4),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => D(5),
      I2 => \^q\(4),
      I3 => D(4),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gcc0.gc0.count_d1_reg[12]\(5),
      I2 => \^q\(4),
      I3 => \gcc0.gc0.count_d1_reg[12]\(4),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count_d1_reg[12]\(7),
      I2 => \^q\(6),
      I3 => \gcc0.gc0.count_d1_reg[12]\(6),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(7),
      I1 => \gcc0.gc0.count_d1_reg[12]\(7),
      I2 => rd_pntr_plus1(6),
      I3 => \gcc0.gc0.count_d1_reg[12]\(6),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => D(7),
      I2 => \^q\(6),
      I3 => D(6),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count_d1_reg[12]\(7),
      I2 => \^q\(6),
      I3 => \gcc0.gc0.count_d1_reg[12]\(6),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gcc0.gc0.count_d1_reg[12]\(9),
      I2 => \^q\(8),
      I3 => \gcc0.gc0.count_d1_reg[12]\(8),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(9),
      I1 => \gcc0.gc0.count_d1_reg[12]\(9),
      I2 => rd_pntr_plus1(8),
      I3 => \gcc0.gc0.count_d1_reg[12]\(8),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => D(9),
      I2 => \^q\(8),
      I3 => D(8),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gcc0.gc0.count_d1_reg[12]\(9),
      I2 => \^q\(8),
      I3 => \gcc0.gc0.count_d1_reg[12]\(8),
      O => ram_empty_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gcc0.gc0.count_d1_reg[12]\(11),
      I2 => \^q\(10),
      I3 => \gcc0.gc0.count_d1_reg[12]\(10),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(11),
      I1 => \gcc0.gc0.count_d1_reg[12]\(11),
      I2 => rd_pntr_plus1(10),
      I3 => \gcc0.gc0.count_d1_reg[12]\(10),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => D(11),
      I2 => \^q\(10),
      I3 => D(10),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gcc0.gc0.count_d1_reg[12]\(11),
      I2 => \^q\(10),
      I3 => \gcc0.gc0.count_d1_reg[12]\(10),
      O => ram_empty_i_reg_4
    );
\gmux.gm[6].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gcc0.gc0.count_d1_reg[12]\(12),
      O => v1_reg(6)
    );
\gmux.gm[6].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(12),
      I1 => \gcc0.gc0.count_d1_reg[12]\(12),
      O => v1_reg_1(6)
    );
\gmux.gm[6].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => D(12),
      O => v1_reg_0(6)
    );
\gmux.gm[6].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gcc0.gc0.count_d1_reg[12]\(12),
      O => ram_empty_i_reg_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[8]_rep__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_rd_fwft : entity is "rd_fwft";
end red_pitaya_ps_1_data_fifo_0_rd_fwft;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\ <= empty_fwft_i;
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFECCCFCEFCCCC"
    )
        port map (
      I0 => sig_rd_rlen_reg,
      I1 => SS(0),
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => aempty_fwft_fb_i,
      I5 => ram_empty_fb_i_reg,
      O => \aempty_fwft_fb_i_i_1__0_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__0_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__0_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAFEFA"
    )
        port map (
      I0 => SS(0),
      I1 => sig_rd_rlen_reg,
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__0_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B2A2"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => sig_rd_rlen_reg,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => SS(0)
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc1.count_d1[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      O => \gc1.count_d2_reg[8]_rep__0\(0)
    );
\goreg_dm.dout_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => sig_rd_rlen_reg,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SS(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => SS(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => SS(0)
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(1),
      O => ram_empty_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(1),
      I2 => sig_rd_rlen_reg,
      I3 => curr_fwft_state(0),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_rd_fwft_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[11]_rep__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    \count_reg[3]\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \count_reg[15]_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_rd_fwft_4 : entity is "rd_fwft";
end red_pitaya_ps_1_data_fifo_0_rd_fwft_4;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_rd_fwft_4 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \count[0]_i_4_n_0\ : STD_LOGIC;
  signal \count[0]_i_5_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[12]_i_2_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^count_reg[3]\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_i_i_2_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  signal \NLW_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \count_reg[3]\ <= \^count_reg[3]\;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDCF4000"
    )
        port map (
      I0 => empty_fwft_fb_i_i_2_n_0,
      I1 => \out\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => \gaxi_full_sm.r_valid_r1_reg\,
      I2 => empty_fwft_fb_o_i,
      I3 => user_valid,
      O => \^count_reg[3]\
    );
\count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => DI(3),
      O => \count[0]_i_4_n_0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => DI(2),
      O => \count[0]_i_5_n_0\
    );
\count[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => DI(1),
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => DI(0),
      O => \count[0]_i_7_n_0\
    );
\count[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[15]_0\,
      O => \count[12]_i_2_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[14]\(2),
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[14]\(1),
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[14]\(0),
      O => \count[12]_i_5_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[7]_0\(3),
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[7]_0\(2),
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[7]_0\(1),
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[7]_0\(0),
      O => \count[4]_i_5_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[11]_0\(3),
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[11]_0\(2),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[11]_0\(1),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => user_valid,
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => \count_reg[11]_0\(0),
      O => \count[8]_i_5_n_0\
    );
\count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_2_n_0\,
      CO(2) => \count_reg[0]_i_2_n_1\,
      CO(1) => \count_reg[0]_i_2_n_2\,
      CO(0) => \count_reg[0]_i_2_n_3\,
      CYINIT => \^count_reg[3]\,
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \count[0]_i_4_n_0\,
      S(2) => \count[0]_i_5_n_0\,
      S(1) => \count[0]_i_6_n_0\,
      S(0) => \count[0]_i_7_n_0\
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \count_reg[14]\(2 downto 0),
      O(3 downto 0) => \count_reg[15]\(3 downto 0),
      S(3) => \count[12]_i_2_n_0\,
      S(2) => \count[12]_i_3_n_0\,
      S(1) => \count[12]_i_4_n_0\,
      S(0) => \count[12]_i_5_n_0\
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_2_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \count_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \count_reg[7]\(3 downto 0),
      S(3) => \count[4]_i_2_n_0\,
      S(2) => \count[4]_i_3_n_0\,
      S(1) => \count[4]_i_4_n_0\,
      S(0) => \count[4]_i_5_n_0\
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \count_reg[11]_0\(3 downto 0),
      O(3 downto 0) => \count_reg[11]\(3 downto 0),
      S(3) => \count[8]_i_2_n_0\,
      S(2) => \count[8]_i_3_n_0\,
      S(1) => \count[8]_i_4_n_0\,
      S(0) => \count[8]_i_5_n_0\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEEEFEFFFEFE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      I1 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(1),
      I2 => empty_fwft_fb_i,
      I3 => empty_fwft_fb_i_i_2_n_0,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => \gaxi_full_sm.r_valid_r1_reg\,
      I2 => s_axi4_rready,
      O => empty_fwft_fb_i_i_2_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00EAAA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => \gaxi_full_sm.r_valid_r1_reg\,
      I2 => s_axi4_rready,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007555FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => curr_fwft_state(0),
      I5 => \out\,
      O => \gc0.count_d1_reg[11]_rep__2\(0)
    );
\goreg_bm.dout_i[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040444040404"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => s_axi4_rready,
      I4 => \gaxi_full_sm.r_valid_r1_reg\,
      I5 => empty_fwft_fb_o_i,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => empty_fwft_fb_o_i,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => s_axi4_rready,
      I4 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FFFFFFFF"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => \gaxi_full_sm.r_valid_r1_reg\,
      I2 => s_axi4_rready,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
plusOp_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF000000"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => \gaxi_full_sm.r_valid_r1_reg\,
      I2 => s_axi4_rready,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => \out\,
      O => ram_full_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5FFFF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => s_axi4_rready,
      I2 => \gaxi_full_sm.r_valid_r1_reg\,
      I3 => empty_fwft_fb_o_i,
      I4 => curr_fwft_state(1),
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_rd_pe_ss is
  port (
    ram_rd_en_i : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    rd_pntr_inv_pad : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[7]_rep__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rxd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_rd_pe_ss : entity is "rd_pe_ss";
end red_pitaya_ps_1_data_fifo_0_rd_pe_ss;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_rd_pe_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \gpes.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal \^ram_wr_en_i\ : STD_LOGIC;
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  p_9_out <= \^p_9_out\;
  ram_rd_en_i <= \^ram_rd_en_i\;
  ram_wr_en_i <= \^ram_wr_en_i\;
\gpes.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEAEEEEEEEEEEE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I1 => \^p_9_out\,
      I2 => \gpes.prog_empty_i_i_2_n_0\,
      I3 => \^ram_wr_en_i\,
      I4 => \^ram_rd_en_i\,
      I5 => \gpes.prog_empty_i_i_3_n_0\,
      O => \gpes.prog_empty_i_i_1_n_0\
    );
\gpes.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => diff_pntr_pad(13),
      I1 => diff_pntr_pad(12),
      I2 => diff_pntr_pad(15),
      I3 => diff_pntr_pad(14),
      O => \gpes.prog_empty_i_i_2_n_0\
    );
\gpes.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => diff_pntr_pad(4),
      I1 => diff_pntr_pad(5),
      I2 => diff_pntr_pad(3),
      I3 => diff_pntr_pad(2),
      I4 => diff_pntr_pad(1),
      I5 => \gpes.prog_empty_i_i_4_n_0\,
      O => \gpes.prog_empty_i_i_3_n_0\
    );
\gpes.prog_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => diff_pntr_pad(8),
      I1 => diff_pntr_pad(9),
      I2 => diff_pntr_pad(6),
      I3 => diff_pntr_pad(7),
      I4 => diff_pntr_pad(11),
      I5 => diff_pntr_pad(10),
      O => \gpes.prog_empty_i_i_4_n_0\
    );
\gpes.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpes.prog_empty_i_i_1_n_0\,
      Q => \^p_9_out\,
      R => '0'
    );
\greg.gpcry_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(10),
      Q => diff_pntr_pad(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(11),
      Q => diff_pntr_pad(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(12),
      Q => diff_pntr_pad(12),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(13),
      Q => diff_pntr_pad(13),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(14),
      Q => diff_pntr_pad(14),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(15),
      Q => diff_pntr_pad(15),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => E(0),
      Q => \^ram_rd_en_i\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_fb_i_reg,
      Q => \^ram_wr_en_i\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => rd_pntr_inv_pad(0),
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \gcc0.gc0.count_d1_reg[7]_rep__0\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__0\(3 downto 0)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(13 downto 12),
      O(3) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \gc0.count_d1_reg[14]\(2 downto 0)
    );
\sig_register_array[0][12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_9_out\,
      I1 => sig_rxd_prog_empty_d1,
      O => \sig_register_array_reg[0][12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_updn_cntr is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    cntr_en : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_updn_cntr : entity is "updn_cntr";
end red_pitaya_ps_1_data_fifo_0_updn_cntr;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_updn_cntr is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_reg[11]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^count_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_ip2bus_data_reg[14]\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_10_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_11_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_8_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_9_n_0\ : STD_LOGIC;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \count_reg[11]_0\(3 downto 0) <= \^count_reg[11]_0\(3 downto 0);
  \count_reg[15]_0\(2 downto 0) <= \^count_reg[15]_0\(2 downto 0);
  \count_reg[7]_0\(3 downto 0) <= \^count_reg[7]_0\(3 downto 0);
  \sig_ip2bus_data_reg[14]\ <= \^sig_ip2bus_data_reg[14]\;
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => O(0),
      Q => \^di\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[11]_1\(2),
      Q => \^count_reg[11]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[11]_1\(3),
      Q => \^count_reg[11]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[14]_0\(0),
      Q => \^count_reg[15]_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[14]_0\(1),
      Q => \^count_reg[15]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[14]_0\(2),
      Q => \^count_reg[15]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[14]_0\(3),
      Q => \^sig_ip2bus_data_reg[14]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => O(1),
      Q => \^di\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => O(2),
      Q => \^di\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => O(3),
      Q => \^di\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[7]_1\(0),
      Q => \^count_reg[7]_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[7]_1\(1),
      Q => \^count_reg[7]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[7]_1\(2),
      Q => \^count_reg[7]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[7]_1\(3),
      Q => \^count_reg[7]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[11]_1\(0),
      Q => \^count_reg[11]_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => cntr_en,
      D => \count_reg[11]_1\(1),
      Q => \^count_reg[11]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\sig_register_array[0][1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^count_reg[15]_0\(1),
      I1 => \^count_reg[15]_0\(0),
      I2 => \^sig_ip2bus_data_reg[14]\,
      I3 => \^count_reg[15]_0\(2),
      O => \sig_register_array[0][1]_i_10_n_0\
    );
\sig_register_array[0][1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^count_reg[11]_0\(1),
      I1 => \^count_reg[11]_0\(0),
      I2 => \^count_reg[11]_0\(3),
      I3 => \^count_reg[11]_0\(2),
      O => \sig_register_array[0][1]_i_11_n_0\
    );
\sig_register_array[0][1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_register_array[0][1]_i_8_n_0\,
      I1 => \sig_register_array[0][1]_i_9_n_0\,
      I2 => \sig_register_array[0][1]_i_10_n_0\,
      I3 => \sig_register_array[0][1]_i_11_n_0\,
      O => \sig_register_array_reg[0][2]\
    );
\sig_register_array[0][1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^count_reg[7]_0\(1),
      I1 => \^count_reg[7]_0\(0),
      I2 => \^count_reg[7]_0\(3),
      I3 => \^count_reg[7]_0\(2),
      O => \sig_register_array[0][1]_i_8_n_0\
    );
\sig_register_array[0][1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(0),
      I2 => \^di\(3),
      I3 => \^di\(2),
      O => \sig_register_array[0][1]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_wr_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENA_I : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    ENA_I_11 : out STD_LOGIC;
    ENA_I_12 : out STD_LOGIC;
    ENA_I_13 : out STD_LOGIC;
    ENA_I_14 : out STD_LOGIC;
    ENA_I_15 : out STD_LOGIC;
    ENA_I_16 : out STD_LOGIC;
    ENA_I_17 : out STD_LOGIC;
    ENA_I_18 : out STD_LOGIC;
    ENA_I_19 : out STD_LOGIC;
    ENA_I_20 : out STD_LOGIC;
    ENA_I_21 : out STD_LOGIC;
    ENA_I_22 : out STD_LOGIC;
    ENA_I_23 : out STD_LOGIC;
    ENA_I_24 : out STD_LOGIC;
    ENA_I_25 : out STD_LOGIC;
    ENA_I_26 : out STD_LOGIC;
    ENA_I_27 : out STD_LOGIC;
    ENA_I_28 : out STD_LOGIC;
    ENA_I_29 : out STD_LOGIC;
    ENA_I_30 : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_0\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_1\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_2\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_0\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_1\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_2\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_0\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_1\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_2\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    ENA_dly_D_34 : in STD_LOGIC;
    ENA_dly_D_35 : in STD_LOGIC;
    ENA_dly_D_36 : in STD_LOGIC;
    ENA_dly_D_37 : in STD_LOGIC;
    ENA_dly_D_38 : in STD_LOGIC;
    ENA_dly_D_39 : in STD_LOGIC;
    ENA_dly_D_40 : in STD_LOGIC;
    ENA_dly_D_41 : in STD_LOGIC;
    ENA_dly_D_42 : in STD_LOGIC;
    ENA_dly_D_43 : in STD_LOGIC;
    ENA_dly_D_44 : in STD_LOGIC;
    ENA_dly_D_45 : in STD_LOGIC;
    ENA_dly_D_46 : in STD_LOGIC;
    ENA_dly_D_47 : in STD_LOGIC;
    ENA_dly_D_48 : in STD_LOGIC;
    ENA_dly_D_49 : in STD_LOGIC;
    ENA_dly_D_50 : in STD_LOGIC;
    ENA_dly_D_51 : in STD_LOGIC;
    ENA_dly_D_52 : in STD_LOGIC;
    ENA_dly_D_53 : in STD_LOGIC;
    ENA_dly_D_54 : in STD_LOGIC;
    ENA_dly_D_55 : in STD_LOGIC;
    ENA_dly_D_56 : in STD_LOGIC;
    ENA_dly_D_57 : in STD_LOGIC;
    ENA_dly_D_58 : in STD_LOGIC;
    ENA_dly_D_59 : in STD_LOGIC;
    ENA_dly_D_60 : in STD_LOGIC;
    ENA_dly_D_61 : in STD_LOGIC;
    ENA_dly_D_62 : in STD_LOGIC;
    ENA_dly_D_63 : in STD_LOGIC;
    ENA_dly_D_64 : in STD_LOGIC;
    rd_pntr_plus1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gc0.count_d1_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_wr_bin_cntr : entity is "wr_bin_cntr";
end red_pitaya_ps_1_data_fifo_0_wr_bin_cntr;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_wr_bin_cntr is
  signal \^d\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \gcc0.gc0.count[0]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[12]\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[12]_0\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[12]_1\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[12]_2\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[4]\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[4]_0\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[4]_1\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[4]_2\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[8]\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[8]_0\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[8]_1\ : STD_LOGIC;
  signal \^greg.gpcry_sym.diff_pntr_pad_reg[8]_2\ : STD_LOGIC;
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__0\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__1\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__2\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__3\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[10]\ : label is "gcc0.gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[10]_rep\ : label is "gcc0.gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[10]_rep__0\ : label is "gcc0.gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[10]_rep__1\ : label is "gcc0.gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[10]_rep__2\ : label is "gcc0.gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[10]_rep__3\ : label is "gcc0.gc0.count_d1_reg[10]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[11]\ : label is "gcc0.gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[11]_rep\ : label is "gcc0.gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[11]_rep__0\ : label is "gcc0.gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[11]_rep__1\ : label is "gcc0.gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[11]_rep__2\ : label is "gcc0.gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[11]_rep__3\ : label is "gcc0.gc0.count_d1_reg[11]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__0\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__1\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__2\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__3\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__0\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__1\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__2\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__3\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__0\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__1\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__2\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__3\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__0\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__1\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__2\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__3\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__0\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__1\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__2\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__3\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[6]\ : label is "gcc0.gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[6]_rep\ : label is "gcc0.gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[6]_rep__0\ : label is "gcc0.gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[6]_rep__1\ : label is "gcc0.gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[6]_rep__2\ : label is "gcc0.gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[6]_rep__3\ : label is "gcc0.gc0.count_d1_reg[6]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[7]\ : label is "gcc0.gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[7]_rep\ : label is "gcc0.gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[7]_rep__0\ : label is "gcc0.gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[7]_rep__1\ : label is "gcc0.gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[7]_rep__2\ : label is "gcc0.gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[7]_rep__3\ : label is "gcc0.gc0.count_d1_reg[7]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[8]\ : label is "gcc0.gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[8]_rep\ : label is "gcc0.gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[8]_rep__0\ : label is "gcc0.gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[8]_rep__1\ : label is "gcc0.gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[8]_rep__2\ : label is "gcc0.gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[8]_rep__3\ : label is "gcc0.gc0.count_d1_reg[8]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[9]\ : label is "gcc0.gc0.count_d1_reg[9]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[9]_rep\ : label is "gcc0.gc0.count_d1_reg[9]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[9]_rep__0\ : label is "gcc0.gc0.count_d1_reg[9]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[9]_rep__1\ : label is "gcc0.gc0.count_d1_reg[9]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[9]_rep__2\ : label is "gcc0.gc0.count_d1_reg[9]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[9]_rep__3\ : label is "gcc0.gc0.count_d1_reg[9]";
begin
  D(14 downto 0) <= \^d\(14 downto 0);
  Q(14 downto 0) <= \^q\(14 downto 0);
  \greg.gpcry_sym.diff_pntr_pad_reg[12]\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[12]\;
  \greg.gpcry_sym.diff_pntr_pad_reg[12]_0\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[12]_0\;
  \greg.gpcry_sym.diff_pntr_pad_reg[12]_1\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[12]_1\;
  \greg.gpcry_sym.diff_pntr_pad_reg[12]_2\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[12]_2\;
  \greg.gpcry_sym.diff_pntr_pad_reg[4]\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[4]\;
  \greg.gpcry_sym.diff_pntr_pad_reg[4]_0\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[4]_0\;
  \greg.gpcry_sym.diff_pntr_pad_reg[4]_1\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[4]_1\;
  \greg.gpcry_sym.diff_pntr_pad_reg[4]_2\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[4]_2\;
  \greg.gpcry_sym.diff_pntr_pad_reg[8]\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[8]\;
  \greg.gpcry_sym.diff_pntr_pad_reg[8]_0\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[8]_0\;
  \greg.gpcry_sym.diff_pntr_pad_reg[8]_1\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[8]_1\;
  \greg.gpcry_sym.diff_pntr_pad_reg[8]_2\ <= \^greg.gpcry_sym.diff_pntr_pad_reg[8]_2\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_34,
      O => ENA_I_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_35,
      O => ENA_I_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_44,
      O => ENA_I_10
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_45,
      O => ENA_I_11
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_46,
      O => ENA_I_12
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_47,
      O => ENA_I_13
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_48,
      O => ENA_I_14
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_49,
      O => ENA_I_15
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_50,
      O => ENA_I_16
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_51,
      O => ENA_I_17
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_52,
      O => ENA_I_18
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(14),
      I3 => \^q\(13),
      I4 => ENA_dly_D_53,
      O => ENA_I_19
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_36,
      O => ENA_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(14),
      I3 => \^q\(13),
      I4 => ENA_dly_D_54,
      O => ENA_I_20
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(14),
      I3 => \^q\(13),
      I4 => ENA_dly_D_55,
      O => ENA_I_21
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(14),
      I3 => \^q\(13),
      I4 => ENA_dly_D_56,
      O => ENA_I_22
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_57,
      O => ENA_I_23
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_58,
      O => ENA_I_24
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_59,
      O => ENA_I_25
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_60,
      O => ENA_I_26
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_61,
      O => ENA_I_27
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_62,
      O => ENA_I_28
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_63,
      O => ENA_I_29
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(14),
      I3 => \^q\(13),
      I4 => ENA_dly_D_37,
      O => ENA_I_3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => \^q\(12),
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_64,
      O => ENA_I_30
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(14),
      I3 => \^q\(13),
      I4 => ENA_dly_D_38,
      O => ENA_I_4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(14),
      I3 => \^q\(13),
      I4 => ENA_dly_D_39,
      O => ENA_I_5
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(14),
      I3 => \^q\(13),
      I4 => ENA_dly_D_40,
      O => ENA_I_6
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_41,
      O => ENA_I_7
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_42,
      O => ENA_I_8
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^q\(12),
      I1 => ram_full_i_reg,
      I2 => \^q\(13),
      I3 => \^q\(14),
      I4 => ENA_dly_D_43,
      O => ENA_I_9
    );
\gcc0.gc0.count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(0),
      Q => ADDRARDADDR(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(0),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[4]_2\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(10),
      Q => \^q\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[10]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(10),
      Q => ADDRARDADDR(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[10]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(10),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[12]_0\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[10]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[10]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[10]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(11),
      Q => \^q\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[11]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(11),
      Q => ADDRARDADDR(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[11]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(11),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[12]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[11]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[11]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[11]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(12),
      Q => \^q\(12),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(13),
      Q => \^q\(13),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(14),
      Q => \^q\(14),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(1),
      Q => ADDRARDADDR(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(1),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[4]_1\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(2),
      Q => ADDRARDADDR(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(2),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[4]_0\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(3),
      Q => ADDRARDADDR(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(3),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[4]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(4),
      Q => ADDRARDADDR(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(4),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[8]_2\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(5),
      Q => ADDRARDADDR(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(5),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[8]_1\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(6),
      Q => \^q\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(6),
      Q => ADDRARDADDR(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(6),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[8]_0\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(7),
      Q => \^q\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(7),
      Q => ADDRARDADDR(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(7),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[8]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[7]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[7]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(8),
      Q => \^q\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[8]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(8),
      Q => ADDRARDADDR(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[8]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(8),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[12]_2\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[8]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[8]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[8]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(9),
      Q => \^q\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[9]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(9),
      Q => ADDRARDADDR(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[9]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(9),
      Q => \^greg.gpcry_sym.diff_pntr_pad_reg[12]_1\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[9]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[9]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_d1_reg[9]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \^d\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gcc0.gc0.count[0]_i_2_n_0\
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      Q => \^d\(12),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gcc0.gc0.count_reg[12]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \gcc0.gc0.count_reg[12]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[12]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^d\(14 downto 12)
    );
\gcc0.gc0.count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[12]_i_1_n_6\,
      Q => \^d\(13),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[12]_i_1_n_5\,
      Q => \^d\(14),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gcc0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \gcc0.gc0.count_reg[8]_i_1_n_0\,
      CO(2) => \gcc0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gcc0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gcc0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gcc0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gcc0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_19_out,
      D => \gcc0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[4]_1\,
      I1 => rd_pntr_plus1(1),
      I2 => \^greg.gpcry_sym.diff_pntr_pad_reg[4]_2\,
      I3 => rd_pntr_plus1(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[4]\,
      I1 => rd_pntr_plus1(3),
      I2 => \^greg.gpcry_sym.diff_pntr_pad_reg[4]_0\,
      I3 => rd_pntr_plus1(2),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[8]_1\,
      I1 => rd_pntr_plus1(5),
      I2 => \^greg.gpcry_sym.diff_pntr_pad_reg[8]_2\,
      I3 => rd_pntr_plus1(4),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[8]\,
      I1 => rd_pntr_plus1(7),
      I2 => \^greg.gpcry_sym.diff_pntr_pad_reg[8]_0\,
      I3 => rd_pntr_plus1(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[12]_1\,
      I1 => rd_pntr_plus1(9),
      I2 => \^greg.gpcry_sym.diff_pntr_pad_reg[12]_2\,
      I3 => rd_pntr_plus1(8),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[12]\,
      I1 => rd_pntr_plus1(11),
      I2 => \^greg.gpcry_sym.diff_pntr_pad_reg[12]_0\,
      I3 => rd_pntr_plus1(10),
      O => v1_reg(5)
    );
\gmux.gm[6].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => rd_pntr_plus1(13),
      I2 => \^q\(12),
      I3 => rd_pntr_plus1(12),
      O => v1_reg(6)
    );
\gmux.gm[7].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => rd_pntr_plus1(14),
      O => v1_reg(7)
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => \gc0.count_d1_reg[13]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[8]\,
      I1 => \gc0.count_d1_reg[13]\(7),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(6),
      I1 => \gc0.count_d1_reg[13]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[8]_0\,
      I1 => \gc0.count_d1_reg[13]\(6),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(5),
      I1 => \gc0.count_d1_reg[13]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[8]_1\,
      I1 => \gc0.count_d1_reg[13]\(5),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(4),
      I1 => \gc0.count_d1_reg[13]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[8]_2\,
      I1 => \gc0.count_d1_reg[13]\(4),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(0)
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(11),
      I1 => \gc0.count_d1_reg[13]\(11),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[12]\,
      I1 => \gc0.count_d1_reg[13]\(11),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(3)
    );
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(10),
      I1 => \gc0.count_d1_reg[13]\(10),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[12]_0\,
      I1 => \gc0.count_d1_reg[13]\(10),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(2)
    );
\plusOp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(9),
      I1 => \gc0.count_d1_reg[13]\(9),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[12]_1\,
      I1 => \gc0.count_d1_reg[13]\(9),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(1)
    );
\plusOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(8),
      I1 => \gc0.count_d1_reg[13]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0)
    );
\plusOp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[12]_2\,
      I1 => \gc0.count_d1_reg[13]\(8),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(0)
    );
\plusOp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(13),
      I1 => \gc0.count_d1_reg[13]\(13),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\(1)
    );
\plusOp_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \gc0.count_d1_reg[13]\(13),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[15]\(1)
    );
\plusOp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(12),
      I1 => \gc0.count_d1_reg[13]\(12),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\(0)
    );
\plusOp_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \gc0.count_d1_reg[13]\(12),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[15]\(0)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(3),
      I1 => \gc0.count_d1_reg[13]\(3),
      O => S(3)
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[4]\,
      I1 => \gc0.count_d1_reg[13]\(3),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[4]_3\(3)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(2),
      I1 => \gc0.count_d1_reg[13]\(2),
      O => S(2)
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[4]_0\,
      I1 => \gc0.count_d1_reg[13]\(2),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[4]_3\(2)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(1),
      I1 => \gc0.count_d1_reg[13]\(1),
      O => S(1)
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[4]_1\,
      I1 => \gc0.count_d1_reg[13]\(1),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[4]_3\(1)
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(0),
      I1 => \gc0.count_d1_reg[13]\(0),
      O => S(0)
    );
\plusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^greg.gpcry_sym.diff_pntr_pad_reg[4]_2\,
      I1 => \gc0.count_d1_reg[13]\(0),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[4]_3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_wr_bin_cntr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_9\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_14\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_15\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_16\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_17\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_18\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_19\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_20\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_21\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_22\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_23\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_24\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_25\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_26\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_27\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_28\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_29\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_30\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_31\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_32\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_33\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_34\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_35\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_36\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_37\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_38\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_39\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_40\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_41\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_42\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_43\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_44\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_45\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_46\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_47\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_48\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_49\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_50\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_51\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_52\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_53\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_54\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_55\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_56\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_57\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_58\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_59\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_60\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_61\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_62\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_63\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_64\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_65\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_66\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_67\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_68\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_69\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_70\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_71\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_72\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_73\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_74\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_75\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_76\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_77\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_78\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_79\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_80\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_81\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_82\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_83\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_84\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_85\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_86\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_87\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_88\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_89\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_90\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_91\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_92\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_93\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_94\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_95\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_96\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_97\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_98\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_99\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_100\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_101\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_102\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_103\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_104\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_105\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_106\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_107\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_108\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_109\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_110\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_111\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_112\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_113\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_114\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_115\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_116\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_117\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_118\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_119\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_120\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_121\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_122\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_123\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_124\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_125\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_126\ : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[21]_127\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_128\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_129\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_130\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_131\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_132\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_133\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_134\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_135\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_136\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_137\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_138\ : out STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_0\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_1\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_2\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \red_pitaya_ps_1_data_fifo_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_wr_bin_cntr__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal RAM_reg_0_63_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_1152_1215_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_1856_1919_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_1920_1983_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_2_i_3_n_0 : STD_LOGIC;
  signal RAM_reg_2368_2431_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_3264_3327_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_3392_3455_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_3456_3519_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_3648_3711_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_5696_5759_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_5888_5951_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_6336_6399_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_i_2_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_2_i_4_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_0_2_i_2_n_0 : STD_LOGIC;
  signal \gcc0.gc0.count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \gcc0.gc0.count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_gcc0.gc0.count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gcc0.gc0.count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RAM_reg_0_63_0_2_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of RAM_reg_1152_1215_0_2_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of RAM_reg_128_191_0_2_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of RAM_reg_1856_1919_0_2_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of RAM_reg_1920_1983_0_2_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of RAM_reg_192_255_0_2_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of RAM_reg_192_255_0_2_i_3 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of RAM_reg_2368_2431_0_2_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of RAM_reg_256_319_0_2_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of RAM_reg_3264_3327_0_2_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of RAM_reg_3392_3455_0_2_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of RAM_reg_3456_3519_0_2_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of RAM_reg_3648_3711_0_2_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of RAM_reg_448_511_0_2_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of RAM_reg_5696_5759_0_2_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of RAM_reg_5888_5951_0_2_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of RAM_reg_6336_6399_0_2_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of RAM_reg_64_127_0_2_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of RAM_reg_64_127_0_2_i_4 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of RAM_reg_960_1023_0_2_i_2 : label is "soft_lutpair0";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__0\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__1\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__10\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__11\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__12\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__13\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__2\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__3\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__4\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__5\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__6\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__7\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__8\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[0]_rep__9\ : label is "gcc0.gc0.count_d1_reg[0]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__0\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__1\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__10\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__11\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__12\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__13\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__2\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__3\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__4\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__5\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__6\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__7\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__8\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[1]_rep__9\ : label is "gcc0.gc0.count_d1_reg[1]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__0\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__1\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__10\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__11\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__12\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__13\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__2\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__3\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__4\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__5\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__6\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__7\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__8\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[2]_rep__9\ : label is "gcc0.gc0.count_d1_reg[2]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__0\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__1\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__10\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__11\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__12\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__13\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__2\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__3\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__4\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__5\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__6\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__7\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__8\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[3]_rep__9\ : label is "gcc0.gc0.count_d1_reg[3]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__0\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__1\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__10\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__11\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__12\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__13\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__2\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__3\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__4\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__5\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__6\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__7\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__8\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[4]_rep__9\ : label is "gcc0.gc0.count_d1_reg[4]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__0\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__1\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__10\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__11\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__12\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__13\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__2\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__3\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__4\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__5\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__6\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__7\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__8\ : label is "gcc0.gc0.count_d1_reg[5]";
  attribute ORIG_CELL_NAME of \gcc0.gc0.count_d1_reg[5]_rep__9\ : label is "gcc0.gc0.count_d1_reg[5]";
begin
  D(12 downto 0) <= \^d\(12 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => rx_len_wr_en,
      I3 => \out\,
      I4 => \^q\(12),
      I5 => RAM_reg_0_63_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_6\
    );
RAM_reg_0_63_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => RAM_reg_0_63_0_2_i_2_n_0
    );
RAM_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => rx_len_wr_en,
      I3 => \out\,
      I4 => \^q\(10),
      I5 => RAM_reg_0_63_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_5\
    );
RAM_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(6),
      I2 => \grxd.rx_len_wr_en_reg_2\,
      I3 => RAM_reg_64_127_0_2_i_4_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_100\
    );
RAM_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(7),
      I2 => \grxd.rx_len_wr_en_reg_2\,
      I3 => RAM_reg_1152_1215_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_102\
    );
RAM_reg_1152_1215_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      O => RAM_reg_1152_1215_0_2_i_2_n_0
    );
RAM_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => \^q\(7),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg_2\,
      O => \gpr1.dout_i_reg[21]_34\
    );
RAM_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(8),
      I2 => \grxd.rx_len_wr_en_reg_2\,
      I3 => RAM_reg_256_319_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_104\
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_i_2_n_0,
      I1 => ram_full_fb_i_reg,
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => RAM_reg_128_191_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_14\
    );
RAM_reg_128_191_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => RAM_reg_128_191_0_2_i_2_n_0
    );
RAM_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg_2\,
      O => \gpr1.dout_i_reg[21]_65\
    );
RAM_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg_2\,
      O => \gpr1.dout_i_reg[21]_79\
    );
RAM_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => ram_full_fb_i_reg,
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_38\
    );
RAM_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(9),
      I2 => \grxd.rx_len_wr_en_reg_2\,
      I3 => RAM_reg_256_319_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_108\
    );
RAM_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => \^q\(9),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg_2\,
      O => \gpr1.dout_i_reg[21]_114\
    );
RAM_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg_2\,
      O => \gpr1.dout_i_reg[21]_120\
    );
RAM_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => ram_full_fb_i_reg,
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_42\
    );
RAM_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => \^q\(9),
      I4 => \^q\(8),
      I5 => \grxd.rx_len_wr_en_reg_2\,
      O => \gpr1.dout_i_reg[21]_93\
    );
RAM_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => RAM_reg_64_127_0_2_i_2_n_0,
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_69\
    );
RAM_reg_1856_1919_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(7),
      I1 => rx_len_wr_en,
      I2 => \out\,
      O => RAM_reg_1856_1919_0_2_i_2_n_0
    );
RAM_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => RAM_reg_64_127_0_2_i_2_n_0,
      I2 => \^q\(8),
      I3 => \^q\(7),
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_83\
    );
RAM_reg_1920_1983_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_len_wr_en,
      I2 => \out\,
      O => RAM_reg_1920_1983_0_2_i_2_n_0
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(6),
      I2 => ram_full_fb_i_reg,
      I3 => \^q\(7),
      I4 => RAM_reg_192_255_0_2_i_2_n_0,
      I5 => RAM_reg_192_255_0_2_i_3_n_0,
      O => \gpr1.dout_i_reg[21]_16\
    );
RAM_reg_192_255_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => RAM_reg_192_255_0_2_i_2_n_0
    );
RAM_reg_192_255_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => RAM_reg_192_255_0_2_i_3_n_0
    );
RAM_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => \out\,
      I2 => \^q\(10),
      I3 => \^q\(12),
      I4 => \^q\(11),
      I5 => RAM_reg_960_1023_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_32\
    );
RAM_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(10),
      I2 => rx_len_wr_en,
      I3 => \out\,
      I4 => \^q\(11),
      I5 => RAM_reg_0_63_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_4\
    );
RAM_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(6),
      I2 => \grxd.rx_len_wr_en_reg_0\,
      I3 => RAM_reg_64_127_0_2_i_4_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_9\
    );
RAM_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(7),
      I2 => \grxd.rx_len_wr_en_reg_0\,
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => RAM_reg_128_191_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_13\
    );
RAM_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(12),
      I3 => \^q\(10),
      I4 => RAM_reg_448_511_0_2_i_2_n_0,
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_43\
    );
RAM_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(8),
      I2 => \grxd.rx_len_wr_en_reg_0\,
      I3 => RAM_reg_256_319_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_19\
    );
RAM_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => RAM_reg_2368_2431_0_2_i_2_n_0,
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_70\
    );
RAM_reg_2368_2431_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(10),
      O => RAM_reg_2368_2431_0_2_i_2_n_0
    );
RAM_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => RAM_reg_2368_2431_0_2_i_2_n_0,
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_84\
    );
RAM_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => ram_full_fb_i_reg,
      I2 => RAM_reg_2368_2431_0_2_i_2_n_0,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_45\
    );
RAM_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(9),
      I2 => \grxd.rx_len_wr_en_reg_0\,
      I3 => RAM_reg_256_319_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_57\
    );
RAM_reg_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_i_2_n_0,
      I1 => ram_full_fb_i_reg,
      I2 => \^q\(8),
      I3 => RAM_reg_256_319_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_20\
    );
RAM_reg_256_319_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => RAM_reg_256_319_0_2_i_2_n_0
    );
RAM_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => RAM_reg_2368_2431_0_2_i_2_n_0,
      I3 => \^q\(9),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_109\
    );
RAM_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => RAM_reg_2368_2431_0_2_i_2_n_0,
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_115\
    );
RAM_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => ram_full_fb_i_reg,
      I2 => RAM_reg_2368_2431_0_2_i_2_n_0,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_47\
    );
RAM_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => RAM_reg_2368_2431_0_2_i_2_n_0,
      I3 => \^q\(9),
      I4 => \^q\(8),
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_94\
    );
RAM_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => RAM_reg_2368_2431_0_2_i_2_n_0,
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_72\
    );
RAM_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => RAM_reg_2368_2431_0_2_i_2_n_0,
      I2 => \^q\(8),
      I3 => \^q\(7),
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_86\
    );
RAM_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg_0\,
      I1 => \^q\(12),
      I2 => \^q\(10),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_31\
    );
RAM_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(10),
      I2 => rx_len_wr_en,
      I3 => \out\,
      I4 => \^q\(11),
      I5 => RAM_reg_0_63_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_3\
    );
RAM_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_i_4_n_0,
      I1 => \^q\(12),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_124\
    );
RAM_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1152_1215_0_2_i_2_n_0,
      I1 => \^q\(12),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_126\
    );
RAM_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(6),
      I2 => \grxd.rx_len_wr_en_reg_1\,
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => RAM_reg_192_255_0_2_i_3_n_0,
      O => \gpr1.dout_i_reg[21]_22\
    );
RAM_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => RAM_reg_3264_3327_0_2_i_2_n_0,
      I1 => \^q\(12),
      I2 => \^q\(9),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_49\
    );
RAM_reg_3264_3327_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(8),
      I1 => rx_len_wr_en,
      I2 => \out\,
      O => RAM_reg_3264_3327_0_2_i_2_n_0
    );
RAM_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_256_319_0_2_i_2_n_0,
      I1 => \^q\(12),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(8),
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_105\
    );
RAM_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => \^q\(12),
      I2 => \^q\(9),
      I3 => RAM_reg_3392_3455_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_74\
    );
RAM_reg_3392_3455_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      O => RAM_reg_3392_3455_0_2_i_2_n_0
    );
RAM_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(12),
      I2 => \^q\(9),
      I3 => RAM_reg_3456_3519_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_88\
    );
RAM_reg_3456_3519_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => RAM_reg_3456_3519_0_2_i_2_n_0
    );
RAM_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg_0\,
      I1 => \^q\(12),
      I2 => \^q\(9),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_37\
    );
RAM_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_256_319_0_2_i_2_n_0,
      I1 => \^q\(12),
      I2 => \^q\(8),
      I3 => \^q\(10),
      I4 => \^q\(9),
      I5 => \grxd.rx_len_wr_en_reg_0\,
      O => \gpr1.dout_i_reg[21]_121\
    );
RAM_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => \^q\(12),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(6),
      I5 => RAM_reg_3648_3711_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_111\
    );
RAM_reg_3648_3711_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => RAM_reg_3648_3711_0_2_i_2_n_0
    );
RAM_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(12),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => RAM_reg_3648_3711_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_117\
    );
RAM_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg_0\,
      I1 => \^q\(12),
      I2 => \^q\(8),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_41\
    );
RAM_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(12),
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(8),
      I5 => RAM_reg_3648_3711_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_96\
    );
RAM_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(7),
      I2 => \grxd.rx_len_wr_en_reg_1\,
      I3 => \^q\(9),
      I4 => \^q\(6),
      I5 => RAM_reg_192_255_0_2_i_3_n_0,
      O => \gpr1.dout_i_reg[21]_24\
    );
RAM_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg_0\,
      I1 => \^q\(12),
      I2 => \^q\(7),
      I3 => RAM_reg_3392_3455_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_68\
    );
RAM_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg_0\,
      I1 => \^q\(12),
      I2 => \^q\(6),
      I3 => RAM_reg_3456_3519_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_82\
    );
RAM_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \^q\(12),
      I3 => rx_len_wr_en,
      I4 => \out\,
      I5 => RAM_reg_960_1023_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_30\
    );
RAM_reg_4096_4159_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RAM_reg_192_255_0_2_i_3_n_0,
      I1 => \grxd.rx_len_wr_en_reg\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_2\
    );
RAM_reg_4160_4223_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(6),
      I2 => \grxd.rx_len_wr_en_reg\,
      I3 => RAM_reg_64_127_0_2_i_4_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_8\
    );
RAM_reg_4224_4287_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(7),
      I2 => \grxd.rx_len_wr_en_reg\,
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => RAM_reg_128_191_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_12\
    );
RAM_reg_4288_4351_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^q\(11),
      I3 => \^q\(10),
      I4 => RAM_reg_448_511_0_2_i_2_n_0,
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_15\
    );
RAM_reg_4352_4415_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(8),
      I2 => \grxd.rx_len_wr_en_reg\,
      I3 => RAM_reg_256_319_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_18\
    );
RAM_reg_4416_4479_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => RAM_reg_192_255_0_2_i_3_n_0,
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_21\
    );
RAM_reg_4480_4543_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => RAM_reg_192_255_0_2_i_3_n_0,
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_23\
    );
RAM_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => ram_full_fb_i_reg,
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_54\
    );
RAM_reg_448_511_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => RAM_reg_448_511_0_2_i_2_n_0
    );
RAM_reg_4544_4607_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => ram_full_fb_i_reg,
      I2 => RAM_reg_192_255_0_2_i_3_n_0,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(12),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_50\
    );
RAM_reg_4608_4671_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(9),
      I2 => \grxd.rx_len_wr_en_reg\,
      I3 => RAM_reg_256_319_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_56\
    );
RAM_reg_4672_4735_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => RAM_reg_192_255_0_2_i_3_n_0,
      I3 => \^q\(9),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_59\
    );
RAM_reg_4736_4799_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => RAM_reg_192_255_0_2_i_3_n_0,
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_61\
    );
RAM_reg_4800_4863_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => ram_full_fb_i_reg,
      I2 => RAM_reg_192_255_0_2_i_3_n_0,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(12),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_51\
    );
RAM_reg_4864_4927_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => RAM_reg_192_255_0_2_i_3_n_0,
      I3 => \^q\(9),
      I4 => \^q\(8),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_63\
    );
RAM_reg_4928_4991_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => RAM_reg_192_255_0_2_i_3_n_0,
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \^q\(12),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_75\
    );
RAM_reg_4992_5055_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => RAM_reg_192_255_0_2_i_3_n_0,
      I2 => \^q\(8),
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_89\
    );
RAM_reg_5056_5119_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_29\
    );
RAM_reg_5120_5183_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \grxd.rx_len_wr_en_reg\,
      I3 => RAM_reg_256_319_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_1\
    );
RAM_reg_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_i_2_n_0,
      I1 => \grxd.rx_len_wr_en_reg_3\,
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_58\
    );
RAM_reg_5184_5247_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_i_4_n_0,
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_99\
    );
RAM_reg_5248_5311_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1152_1215_0_2_i_2_n_0,
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_101\
    );
RAM_reg_5312_5375_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => RAM_reg_3264_3327_0_2_i_2_n_0,
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(12),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_52\
    );
RAM_reg_5376_5439_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_256_319_0_2_i_2_n_0,
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \^q\(10),
      I4 => \^q\(8),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_103\
    );
RAM_reg_5440_5503_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => RAM_reg_3392_3455_0_2_i_2_n_0,
      I4 => \^q\(12),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_76\
    );
RAM_reg_5504_5567_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => RAM_reg_3456_3519_0_2_i_2_n_0,
      I4 => \^q\(12),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_90\
    );
RAM_reg_5568_5631_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_36\
    );
RAM_reg_5632_5695_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_256_319_0_2_i_2_n_0,
      I1 => \^q\(11),
      I2 => \^q\(8),
      I3 => \^q\(10),
      I4 => \^q\(9),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_107\
    );
RAM_reg_5696_5759_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => \^q\(11),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(6),
      I5 => RAM_reg_5696_5759_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_112\
    );
RAM_reg_5696_5759_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(10),
      O => RAM_reg_5696_5759_0_2_i_2_n_0
    );
RAM_reg_5760_5823_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(11),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => RAM_reg_5696_5759_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_118\
    );
RAM_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(6),
      I2 => \grxd.rx_len_wr_en_reg_3\,
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => RAM_reg_192_255_0_2_i_3_n_0,
      O => \gpr1.dout_i_reg[21]_60\
    );
RAM_reg_5824_5887_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(11),
      I2 => \^q\(8),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_40\
    );
RAM_reg_5888_5951_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(11),
      I2 => \^q\(7),
      I3 => RAM_reg_5888_5951_0_2_i_2_n_0,
      I4 => \^q\(12),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_97\
    );
RAM_reg_5888_5951_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => RAM_reg_5888_5951_0_2_i_2_n_0
    );
RAM_reg_5952_6015_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(11),
      I2 => \^q\(7),
      I3 => RAM_reg_3392_3455_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_67\
    );
RAM_reg_6016_6079_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(11),
      I2 => \^q\(6),
      I3 => RAM_reg_3456_3519_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_81\
    );
RAM_reg_6080_6143_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(10),
      I2 => \^q\(11),
      I3 => rx_len_wr_en,
      I4 => \out\,
      I5 => RAM_reg_960_1023_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_28\
    );
RAM_reg_6144_6207_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => \grxd.rx_len_wr_en_reg\,
      I3 => RAM_reg_256_319_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_0\
    );
RAM_reg_6208_6271_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_i_4_n_0,
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^q\(11),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_7\
    );
RAM_reg_6272_6335_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => RAM_reg_128_191_0_2_i_2_n_0,
      I3 => \^q\(11),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_11\
    );
RAM_reg_6336_6399_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(8),
      I1 => ram_full_fb_i_reg,
      I2 => \^q\(10),
      I3 => \^q\(9),
      I4 => RAM_reg_448_511_0_2_i_2_n_0,
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_53\
    );
RAM_reg_6336_6399_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => RAM_reg_6336_6399_0_2_i_2_n_0
    );
RAM_reg_6400_6463_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_256_319_0_2_i_2_n_0,
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^q\(11),
      I4 => \^q\(8),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_17\
    );
RAM_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(7),
      I2 => \grxd.rx_len_wr_en_reg_3\,
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => RAM_reg_192_255_0_2_i_3_n_0,
      O => \gpr1.dout_i_reg[21]_62\
    );
RAM_reg_6464_6527_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_77\
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => RAM_reg_64_127_0_2_i_2_n_0,
      I1 => ram_full_fb_i_reg,
      I2 => \^q\(6),
      I3 => RAM_reg_64_127_0_2_i_4_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_10\
    );
RAM_reg_64_127_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => RAM_reg_64_127_0_2_i_2_n_0
    );
RAM_reg_64_127_0_2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => RAM_reg_64_127_0_2_i_4_n_0
    );
RAM_reg_6528_6591_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_91\
    );
RAM_reg_6592_6655_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_44\
    );
RAM_reg_6656_6719_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_256_319_0_2_i_2_n_0,
      I1 => \^q\(10),
      I2 => \^q\(8),
      I3 => \^q\(11),
      I4 => \^q\(9),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]_55\
    );
RAM_reg_6720_6783_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => \^q\(10),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(6),
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_113\
    );
RAM_reg_6784_6847_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(10),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_119\
    );
RAM_reg_6848_6911_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(10),
      I2 => \^q\(8),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_46\
    );
RAM_reg_6912_6975_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(10),
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(8),
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_98\
    );
RAM_reg_6976_7039_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(10),
      I2 => \^q\(7),
      I3 => RAM_reg_3392_3455_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_71\
    );
RAM_reg_7040_7103_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(10),
      I2 => \^q\(6),
      I3 => RAM_reg_3456_3519_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_85\
    );
RAM_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(8),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => ram_full_fb_i_reg,
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_25\
    );
RAM_reg_7104_7167_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => rx_len_wr_en,
      I4 => \out\,
      I5 => RAM_reg_960_1023_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_27\
    );
RAM_reg_7168_7231_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_256_319_0_2_i_2_n_0,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(11),
      I4 => \^q\(10),
      I5 => \grxd.rx_len_wr_en_reg\,
      O => \gpr1.dout_i_reg[21]\
    );
RAM_reg_7232_7295_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(10),
      I4 => \^q\(6),
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_123\
    );
RAM_reg_7296_7359_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \^q\(10),
      I4 => \^q\(7),
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_125\
    );
RAM_reg_7360_7423_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_48\
    );
RAM_reg_7424_7487_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(9),
      I2 => \^q\(7),
      I3 => \^q\(10),
      I4 => \^q\(8),
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_106\
    );
RAM_reg_7488_7551_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(9),
      I2 => \^q\(7),
      I3 => RAM_reg_3392_3455_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_73\
    );
RAM_reg_7552_7615_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => RAM_reg_3456_3519_0_2_i_2_n_0,
      I4 => \^q\(11),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_87\
    );
RAM_reg_7616_7679_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => RAM_reg_6336_6399_0_2_i_2_n_0,
      I1 => \^q\(9),
      I2 => ram_full_fb_i_reg,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_35\
    );
RAM_reg_7680_7743_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(10),
      I4 => \^q\(9),
      I5 => RAM_reg_6336_6399_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_122\
    );
RAM_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(8),
      I2 => \grxd.rx_len_wr_en_reg_3\,
      I3 => \^q\(7),
      I4 => \^q\(6),
      I5 => RAM_reg_192_255_0_2_i_3_n_0,
      O => \gpr1.dout_i_reg[21]_64\
    );
RAM_reg_7744_7807_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(6),
      I5 => RAM_reg_3648_3711_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_110\
    );
RAM_reg_7808_7871_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \^q\(9),
      I4 => \^q\(7),
      I5 => RAM_reg_3648_3711_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_116\
    );
RAM_reg_7872_7935_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => RAM_reg_6336_6399_0_2_i_2_n_0,
      I1 => \^q\(8),
      I2 => ram_full_fb_i_reg,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_39\
    );
RAM_reg_7936_7999_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \grxd.rx_len_wr_en_reg\,
      I1 => RAM_reg_256_319_0_2_i_2_n_0,
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(11),
      I5 => \^q\(10),
      O => \gpr1.dout_i_reg[21]_95\
    );
RAM_reg_8000_8063_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_6336_6399_0_2_i_2_n_0,
      I1 => RAM_reg_1856_1919_0_2_i_2_n_0,
      I2 => \^q\(8),
      I3 => \^q\(6),
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_66\
    );
RAM_reg_8064_8127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => RAM_reg_6336_6399_0_2_i_2_n_0,
      I1 => RAM_reg_1920_1983_0_2_i_2_n_0,
      I2 => \^q\(8),
      I3 => \^q\(7),
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \gpr1.dout_i_reg[21]_80\
    );
RAM_reg_8128_8191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \grxd.rx_len_wr_en_reg\,
      I3 => RAM_reg_448_511_0_2_i_2_n_0,
      I4 => \^q\(9),
      I5 => \^q\(8),
      O => \gpr1.dout_i_reg[21]_26\
    );
RAM_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(7),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => \grxd.rx_len_wr_en_reg_3\,
      O => \gpr1.dout_i_reg[21]_78\
    );
RAM_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(6),
      I2 => RAM_reg_64_127_0_2_i_2_n_0,
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => \grxd.rx_len_wr_en_reg_3\,
      O => \gpr1.dout_i_reg[21]_92\
    );
RAM_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(10),
      I1 => rx_len_wr_en,
      I2 => \out\,
      I3 => \^q\(12),
      I4 => \^q\(11),
      I5 => RAM_reg_960_1023_0_2_i_2_n_0,
      O => \gpr1.dout_i_reg[21]_33\
    );
RAM_reg_960_1023_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => RAM_reg_960_1023_0_2_i_2_n_0
    );
\gcc0.gc0.count[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gcc0.gc0.count[0]_i_2__0_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \^q\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => ADDRD(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[3]\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[3]_0\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[18]\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[18]_0\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[21]_127\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[21]_128\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[6]\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[6]_0\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[9]\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[9]_0\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[12]\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[12]_0\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[15]\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[0]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(0),
      Q => \gpr1.dout_i_reg[15]_0\(0),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(10),
      Q => \^q\(10),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(11),
      Q => \^q\(11),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(12),
      Q => \^q\(12),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \^q\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => ADDRD(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[3]\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[3]_0\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[18]\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[18]_0\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[21]_137\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[21]_138\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[6]\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[6]_0\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[9]\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[9]_0\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[12]\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[12]_0\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[15]\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[1]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(1),
      Q => \gpr1.dout_i_reg[15]_0\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \^q\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => ADDRD(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[3]\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[3]_0\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[18]\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[18]_0\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[21]_129\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[21]_130\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[6]\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[6]_0\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[9]\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[9]_0\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[12]\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[12]_0\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[15]\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[2]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(2),
      Q => \gpr1.dout_i_reg[15]_0\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \^q\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => ADDRD(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[3]\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[3]_0\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[18]\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[18]_0\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[21]_131\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[21]_132\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[6]\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[6]_0\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[9]\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[9]_0\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[12]\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[12]_0\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[15]\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[3]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(3),
      Q => \gpr1.dout_i_reg[15]_0\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \^q\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => ADDRD(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[3]\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[3]_0\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[18]\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[18]_0\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[21]_133\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[21]_134\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[6]\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[6]_0\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[9]\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[9]_0\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[12]\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[12]_0\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[15]\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[4]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(4),
      Q => \gpr1.dout_i_reg[15]_0\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \^q\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => ADDRD(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[3]\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[3]_0\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[18]\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[18]_0\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[21]_135\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[21]_136\,
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[6]\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[6]_0\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[9]\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[9]_0\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[12]\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[12]_0\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[15]\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[5]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(5),
      Q => \gpr1.dout_i_reg[15]_0\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(6),
      Q => \^q\(6),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(7),
      Q => \^q\(7),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(8),
      Q => \^q\(8),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \^d\(9),
      Q => \^q\(9),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1__0_n_7\,
      Q => \^d\(0),
      S => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gcc0.gc0.count_reg[0]_i_1__0_n_0\,
      CO(2) => \gcc0.gc0.count_reg[0]_i_1__0_n_1\,
      CO(1) => \gcc0.gc0.count_reg[0]_i_1__0_n_2\,
      CO(0) => \gcc0.gc0.count_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gcc0.gc0.count_reg[0]_i_1__0_n_4\,
      O(2) => \gcc0.gc0.count_reg[0]_i_1__0_n_5\,
      O(1) => \gcc0.gc0.count_reg[0]_i_1__0_n_6\,
      O(0) => \gcc0.gc0.count_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gcc0.gc0.count[0]_i_2__0_n_0\
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1__0_n_5\,
      Q => \^d\(10),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1__0_n_4\,
      Q => \^d\(11),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[12]_i_1__0_n_7\,
      Q => \^d\(12),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_gcc0.gc0.count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gcc0.gc0.count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \gcc0.gc0.count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \^d\(12)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1__0_n_6\,
      Q => \^d\(1),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1__0_n_5\,
      Q => \^d\(2),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[0]_i_1__0_n_4\,
      Q => \^d\(3),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1__0_n_7\,
      Q => \^d\(4),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[0]_i_1__0_n_0\,
      CO(3) => \gcc0.gc0.count_reg[4]_i_1__0_n_0\,
      CO(2) => \gcc0.gc0.count_reg[4]_i_1__0_n_1\,
      CO(1) => \gcc0.gc0.count_reg[4]_i_1__0_n_2\,
      CO(0) => \gcc0.gc0.count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[4]_i_1__0_n_4\,
      O(2) => \gcc0.gc0.count_reg[4]_i_1__0_n_5\,
      O(1) => \gcc0.gc0.count_reg[4]_i_1__0_n_6\,
      O(0) => \gcc0.gc0.count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1__0_n_6\,
      Q => \^d\(5),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1__0_n_5\,
      Q => \^d\(6),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[4]_i_1__0_n_4\,
      Q => \^d\(7),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1__0_n_7\,
      Q => \^d\(8),
      R => sig_str_rst_reg
    );
\gcc0.gc0.count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gcc0.gc0.count_reg[4]_i_1__0_n_0\,
      CO(3) => \gcc0.gc0.count_reg[8]_i_1__0_n_0\,
      CO(2) => \gcc0.gc0.count_reg[8]_i_1__0_n_1\,
      CO(1) => \gcc0.gc0.count_reg[8]_i_1__0_n_2\,
      CO(0) => \gcc0.gc0.count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gcc0.gc0.count_reg[8]_i_1__0_n_4\,
      O(2) => \gcc0.gc0.count_reg[8]_i_1__0_n_5\,
      O(1) => \gcc0.gc0.count_reg[8]_i_1__0_n_6\,
      O(0) => \gcc0.gc0.count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_17_out,
      D => \gcc0.gc0.count_reg[8]_i_1__0_n_6\,
      Q => \^d\(9),
      R => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_wr_pf_ss is
  port (
    p_8_out : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    p_3_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    sig_rxd_prog_full_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_wr_pf_ss : entity is "wr_pf_ss";
end red_pitaya_ps_1_data_fifo_0_wr_pf_ss;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_wr_pf_ss is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[13]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[14]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[15]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  p_8_out <= \^p_8_out\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__1_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__1_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__1_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__2_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[13]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__2_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[14]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__2_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[15]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp_carry_n_7,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp_carry_n_6,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp_carry_n_5,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp_carry_n_4,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__0_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__0_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__0_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__0_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \plusOp_carry__1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2_n_0\,
      I1 => \gpfs.prog_full_i_i_3_n_0\,
      I2 => \gpfs.prog_full_i_i_4_n_0\,
      I3 => \gpfs.prog_full_i_i_5_n_0\,
      I4 => \^p_8_out\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\,
      O => \gpfs.prog_full_i_i_2_n_0\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[15]\,
      I1 => ram_rd_en_i,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[13]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[14]\,
      I4 => \out\,
      I5 => ram_wr_en_i,
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      O => \gpfs.prog_full_i_i_4_n_0\
    );
\gpfs.prog_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_6_n_0\,
      I1 => \gpfs.prog_full_i_i_7_n_0\,
      I2 => \gpfs.prog_full_i_i_8_n_0\,
      I3 => \out\,
      O => \gpfs.prog_full_i_i_5_n_0\
    );
\gpfs.prog_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      O => \gpfs.prog_full_i_i_6_n_0\
    );
\gpfs.prog_full_i_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020200"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I3 => ram_wr_en_i,
      I4 => ram_rd_en_i,
      O => \gpfs.prog_full_i_i_7_n_0\
    );
\gpfs.prog_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[13]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[15]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[14]\,
      O => \gpfs.prog_full_i_i_8_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      Q => \^p_8_out\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => p_3_out,
      DI(3 downto 0) => D(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(7 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(11 downto 8),
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[11]\(3 downto 0)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => D(13 downto 12),
      O(3) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => \gc0.count_d1_reg[14]\(2 downto 0)
    );
\sig_register_array[0][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_8_out\,
      I1 => sig_rxd_prog_full_d1,
      O => \sig_register_array_reg[0][11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_address_decoder is
  port (
    IPIC_STATE_reg : out STD_LOGIC;
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rx_channel_reset_reg : out STD_LOGIC;
    IP2Bus_RdAck_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 20 downto 0 );
    sig_rd_rlen_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[11]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[11]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_str_rst_reg : out STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    start2_reg : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    IP2Bus_WrAck_reg : in STD_LOGIC;
    IP2Bus_Error1_in : in STD_LOGIC;
    \sig_register_array_reg[0][0]_1\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_register_array_reg[0][1]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    \grxd.rx_fg_len_empty_d1_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    sig_rxd_reset : in STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : in STD_LOGIC;
    \gpes.prog_empty_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    \count_reg[5]\ : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg_0\ : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPIC_STATE : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wdata_6_sp_1 : in STD_LOGIC;
    sig_Bus2IP_RNW : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_register_array_reg[1][3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_7_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC;
    \s_axi_wdata[6]_0\ : in STD_LOGIC;
    s_axi_wdata_3_sp_1 : in STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_address_decoder : entity is "address_decoder";
end red_pitaya_ps_1_data_fifo_0_address_decoder;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_address_decoder is
  signal Bus_RNW_reg : STD_LOGIC;
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \COMP_IPIC2AXI_S/sig_register_array[0]0_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : STD_LOGIC;
  signal \^ipic_state_reg\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_10 : STD_LOGIC;
  signal ce_expnd_i_11 : STD_LOGIC;
  signal ce_expnd_i_12 : STD_LOGIC;
  signal ce_expnd_i_2 : STD_LOGIC;
  signal ce_expnd_i_3 : STD_LOGIC;
  signal ce_expnd_i_4 : STD_LOGIC;
  signal ce_expnd_i_5 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal s_axi_wdata_3_sn_1 : STD_LOGIC;
  signal s_axi_wdata_6_sn_1 : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[11]\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[11]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[16]\ : STD_LOGIC;
  signal sig_rd_rlen_i_2_n_0 : STD_LOGIC;
  signal sig_rd_rlen_i_3_n_0 : STD_LOGIC;
  signal \^sig_rd_rlen_reg\ : STD_LOGIC;
  signal \sig_register_array[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][1]_i_7_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][0]_0\ : STD_LOGIC;
  signal sig_rx_channel_reset_i_2_n_0 : STD_LOGIC;
  signal sig_rx_channel_reset_i_3_n_0 : STD_LOGIC;
  signal sig_str_rst_i_2_n_0 : STD_LOGIC;
  signal sig_str_rst_i_5_n_0 : STD_LOGIC;
  signal sig_str_rst_i_6_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of IP2Bus_RdAck_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of IP2Bus_WrAck_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[9]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of sig_rd_rlen_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sig_register_array[0][1]_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_register_array[1][10]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sig_register_array[1][11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sig_register_array[1][12]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sig_register_array[1][1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_register_array[1][2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sig_register_array[1][3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sig_register_array[1][4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_register_array[1][5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_register_array[1][6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_register_array[1][7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sig_register_array[1][8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sig_register_array[1][9]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of sig_rx_channel_reset_i_2 : label is "soft_lutpair24";
begin
  IPIC_STATE_reg <= \^ipic_state_reg\;
  s_axi_wdata_3_sn_1 <= s_axi_wdata_3_sp_1;
  s_axi_wdata_6_sn_1 <= s_axi_wdata_6_sp_1;
  \sig_ip2bus_data_reg[11]\ <= \^sig_ip2bus_data_reg[11]\;
  \sig_ip2bus_data_reg[11]_0\ <= \^sig_ip2bus_data_reg[11]_0\;
  \sig_ip2bus_data_reg[16]\ <= \^sig_ip2bus_data_reg[16]\;
  sig_rd_rlen_reg <= \^sig_rd_rlen_reg\;
  \sig_register_array_reg[0][0]_0\ <= \^sig_register_array_reg[0][0]_0\;
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      I1 => start2_reg,
      I2 => Bus_RNW_reg,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => Bus_RNW_reg,
      R => '0'
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_12,
      Q => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_2,
      Q => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_1,
      Q => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_11,
      Q => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_10,
      Q => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_9,
      Q => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_8,
      Q => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_7,
      Q => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_6,
      Q => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_5,
      Q => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_4,
      Q => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_reg,
      D => ce_expnd_i_3,
      Q => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      R => cs_ce_clr
    );
IP2Bus_RdAck_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      I1 => \^ipic_state_reg\,
      I2 => IPIC_STATE,
      O => IP2Bus_RdAck_reg
    );
IP2Bus_WrAck_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => s_axi_aresetn,
      O => SR(0)
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.red_pitaya_ps_1_data_fifo_0_pselect_f
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_12 => ce_expnd_i_12
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized9\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_2 => ce_expnd_i_2
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized10\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_1 => ce_expnd_i_1
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized11\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_0 => ce_expnd_i_0
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized0\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_11 => ce_expnd_i_11
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized1\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_10 => ce_expnd_i_10
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized3\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_8 => ce_expnd_i_8
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized4\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_7 => ce_expnd_i_7
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized5\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_6 => ce_expnd_i_6
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized6\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_5 => ce_expnd_i_5
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized7\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_4 => ce_expnd_i_4
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\red_pitaya_ps_1_data_fifo_0_pselect_f__parameterized8\
     port map (
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_3 => ce_expnd_i_3
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_WrAck_reg,
      Q => \^ipic_state_reg\,
      R => '0'
    );
\sig_ip2bus_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \sig_register_array[1][0]_i_5_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I4 => \sig_ip2bus_data[0]_i_4_n_0\,
      I5 => Bus_RNW_reg,
      O => \^sig_ip2bus_data_reg[11]_0\
    );
\sig_ip2bus_data[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      I3 => sig_str_rst_i_2_n_0,
      O => \^sig_ip2bus_data_reg[11]\
    );
\sig_ip2bus_data[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      O => \sig_ip2bus_data[0]_i_4_n_0\
    );
\sig_ip2bus_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_rd_rlen_reg\,
      I1 => Q(16),
      I2 => \^sig_ip2bus_data_reg[11]\,
      I3 => \sig_register_array_reg[0][11]_0\,
      I4 => \sig_register_array_reg[1][3]\(1),
      I5 => \^sig_ip2bus_data_reg[11]_0\,
      O => D(16)
    );
\sig_ip2bus_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_rd_rlen_reg\,
      I1 => Q(15),
      I2 => \^sig_ip2bus_data_reg[11]\,
      I3 => \sig_register_array_reg[0][12]_0\,
      I4 => \sig_register_array_reg[1][3]\(0),
      I5 => \^sig_ip2bus_data_reg[11]_0\,
      O => D(15)
    );
\sig_ip2bus_data[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rd_rlen_reg\,
      I1 => Q(14),
      O => D(14)
    );
\sig_ip2bus_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(15),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(13),
      I4 => Q(13),
      I5 => \^sig_rd_rlen_reg\,
      O => D(13)
    );
\sig_ip2bus_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => sig_rd_rlen_i_3_n_0,
      I1 => Bus_RNW_reg,
      I2 => \sig_ip2bus_data[0]_i_4_n_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I4 => \out\,
      I5 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      O => \^sig_ip2bus_data_reg[16]\
    );
\sig_ip2bus_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(14),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(12),
      I4 => Q(12),
      I5 => \^sig_rd_rlen_reg\,
      O => D(12)
    );
\sig_ip2bus_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(13),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(11),
      I4 => Q(11),
      I5 => \^sig_rd_rlen_reg\,
      O => D(11)
    );
\sig_ip2bus_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(12),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(10),
      I4 => Q(10),
      I5 => \^sig_rd_rlen_reg\,
      O => D(10)
    );
\sig_ip2bus_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(11),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(9),
      I4 => Q(9),
      I5 => \^sig_rd_rlen_reg\,
      O => D(9)
    );
\sig_ip2bus_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(10),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(8),
      I4 => Q(8),
      I5 => \^sig_rd_rlen_reg\,
      O => D(8)
    );
\sig_ip2bus_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(9),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(7),
      I4 => Q(7),
      I5 => \^sig_rd_rlen_reg\,
      O => D(7)
    );
\sig_ip2bus_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(8),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(6),
      I4 => Q(6),
      I5 => \^sig_rd_rlen_reg\,
      O => D(6)
    );
\sig_ip2bus_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(7),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(5),
      I4 => Q(5),
      I5 => \^sig_rd_rlen_reg\,
      O => D(5)
    );
\sig_ip2bus_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(6),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(4),
      I4 => Q(4),
      I5 => \^sig_rd_rlen_reg\,
      O => D(4)
    );
\sig_ip2bus_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(5),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(3),
      I4 => Q(3),
      I5 => \^sig_rd_rlen_reg\,
      O => D(3)
    );
\sig_ip2bus_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(4),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(2),
      I4 => Q(2),
      I5 => \^sig_rd_rlen_reg\,
      O => D(2)
    );
\sig_ip2bus_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(3),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(1),
      I4 => Q(1),
      I5 => \^sig_rd_rlen_reg\,
      O => D(1)
    );
\sig_ip2bus_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[16]\,
      I1 => p_7_out(2),
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => p_7_out(0),
      I4 => Q(0),
      I5 => \^sig_rd_rlen_reg\,
      O => D(0)
    );
\sig_ip2bus_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[11]_0\,
      I1 => \sig_register_array_reg[1][3]\(5),
      O => D(20)
    );
\sig_ip2bus_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[11]_0\,
      I1 => \sig_register_array_reg[1][3]\(4),
      O => D(19)
    );
\sig_ip2bus_data[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[11]_0\,
      I1 => \sig_register_array_reg[1][3]\(3),
      O => D(18)
    );
\sig_ip2bus_data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[11]_0\,
      I1 => \sig_register_array_reg[1][3]\(2),
      O => D(17)
    );
sig_rd_rlen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => sig_rx_channel_reset_reg_0,
      I2 => sig_rd_rlen_i_2_n_0,
      I3 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I4 => sig_rd_rlen_i_3_n_0,
      I5 => \out\,
      O => \^sig_rd_rlen_reg\
    );
sig_rd_rlen_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      O => sig_rd_rlen_i_2_n_0
    );
sig_rd_rlen_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => sig_str_rst_i_5_n_0,
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => sig_rd_rlen_i_3_n_0
    );
\sig_register_array[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAA88A8"
    )
        port map (
      I0 => \COMP_IPIC2AXI_S/sig_register_array[0]0_out\(12),
      I1 => \sig_register_array[0][0]_i_3_n_0\,
      I2 => \^sig_register_array_reg[0][0]_0\,
      I3 => IP2Bus_Error1_in,
      I4 => \sig_register_array[0][0]_i_5_n_0\,
      I5 => \sig_register_array_reg[0][0]_1\,
      O => \sig_register_array_reg[0][0]\
    );
\sig_register_array[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCBFB"
    )
        port map (
      I0 => s_axi_wdata_6_sn_1,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => s_axi_wdata(12),
      I4 => Bus_RNW_reg,
      I5 => sig_str_rst_i_2_n_0,
      O => \COMP_IPIC2AXI_S/sig_register_array[0]0_out\(12)
    );
\sig_register_array[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi_wdata_6_sn_1,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => sig_str_rst_i_2_n_0,
      I4 => IP2Bus_Error1_in,
      I5 => Bus_RNW_reg,
      O => \sig_register_array[0][0]_i_3_n_0\
    );
\sig_register_array[0][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I1 => sig_rx_channel_reset_reg_0,
      I2 => sig_rd_rlen_i_2_n_0,
      I3 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I4 => sig_rd_rlen_i_3_n_0,
      I5 => \out\,
      O => \^sig_register_array_reg[0][0]_0\
    );
\sig_register_array[0][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => Bus_RNW_reg,
      I2 => IP2Bus_Error1_in,
      I3 => sig_str_rst_i_2_n_0,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => \sig_register_array[0][0]_i_5_n_0\
    );
\sig_register_array[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A0A3A3A0A0A0A0"
    )
        port map (
      I0 => \sig_register_array[0][11]_i_2_n_0\,
      I1 => \sig_register_array[0][0]_i_3_n_0\,
      I2 => \gpfs.prog_full_i_reg\,
      I3 => \sig_register_array[0][1]_i_4_n_0\,
      I4 => s_axi_wdata(1),
      I5 => \sig_register_array_reg[0][11]_0\,
      O => \sig_register_array_reg[0][11]\
    );
\sig_register_array[0][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFFFCFFFF"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \sig_register_array[1][0]_i_4_n_0\,
      I2 => sig_str_rst_i_2_n_0,
      I3 => s_axi_wdata_6_sn_1,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => \sig_register_array[0][11]_i_2_n_0\
    );
\sig_register_array[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A0A3A3A0A0A0A0"
    )
        port map (
      I0 => \sig_register_array[0][12]_i_2_n_0\,
      I1 => \sig_register_array[0][0]_i_3_n_0\,
      I2 => \gpes.prog_empty_i_reg\,
      I3 => \sig_register_array[0][1]_i_4_n_0\,
      I4 => s_axi_wdata(0),
      I5 => \sig_register_array_reg[0][12]_0\,
      O => \sig_register_array_reg[0][12]\
    );
\sig_register_array[0][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFFFCFFFF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \sig_register_array[1][0]_i_4_n_0\,
      I2 => sig_str_rst_i_2_n_0,
      I3 => s_axi_wdata_6_sn_1,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => \sig_register_array[0][12]_i_2_n_0\
    );
\sig_register_array[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCEFEFC0CCE0E0"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => \sig_register_array[0][1]_i_2_n_0\,
      I2 => \sig_register_array[0][1]_i_3_n_0\,
      I3 => \sig_register_array[0][1]_i_4_n_0\,
      I4 => s_axi_wdata(11),
      I5 => \sig_register_array_reg[0][1]_0\,
      O => \sig_register_array_reg[0][1]\
    );
\sig_register_array[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD9"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => s_axi_wdata_6_sn_1,
      I3 => sig_str_rst_i_2_n_0,
      I4 => IP2Bus_Error1_in,
      I5 => Bus_RNW_reg,
      O => \sig_register_array[0][1]_i_2_n_0\
    );
\sig_register_array[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020FF20202020"
    )
        port map (
      I0 => \gaxi_full_sm.r_valid_r1_reg_0\,
      I1 => p_6_out(0),
      I2 => \count_reg[5]\,
      I3 => \sig_register_array[1][0]_i_4_n_0\,
      I4 => sig_str_rst_i_2_n_0,
      I5 => \sig_register_array[0][1]_i_7_n_0\,
      O => \sig_register_array[0][1]_i_3_n_0\
    );
\sig_register_array[0][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => sig_str_rst_i_2_n_0,
      I3 => \^ipic_state_reg\,
      I4 => IPIC_STATE,
      I5 => Bus_RNW_reg,
      O => \sig_register_array[0][1]_i_4_n_0\
    );
\sig_register_array[0][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \s_axi_wdata[6]_0\,
      I3 => s_axi_wdata_3_sn_1,
      O => \sig_register_array[0][1]_i_7_n_0\
    );
\sig_register_array[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCEFEFC0CCE0E0"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => \sig_register_array[0][1]_i_2_n_0\,
      I2 => \sig_register_array[0][2]_i_2_n_0\,
      I3 => \sig_register_array[0][1]_i_4_n_0\,
      I4 => s_axi_wdata(10),
      I5 => \sig_register_array_reg[0][2]_0\,
      O => \sig_register_array_reg[0][2]\
    );
\sig_register_array[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010101"
    )
        port map (
      I0 => \count_reg[5]\,
      I1 => \gaxi_full_sm.r_valid_r1_reg\,
      I2 => sig_rx_channel_reset_reg_0,
      I3 => \sig_register_array[1][0]_i_4_n_0\,
      I4 => sig_str_rst_i_2_n_0,
      I5 => \sig_register_array[0][1]_i_7_n_0\,
      O => \sig_register_array[0][2]_i_2_n_0\
    );
\sig_register_array[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A0A3A3A0A0A0A0"
    )
        port map (
      I0 => \sig_register_array[0][5]_i_2_n_0\,
      I1 => \sig_register_array[0][0]_i_3_n_0\,
      I2 => \grxd.rx_fg_len_empty_d1_reg\,
      I3 => \sig_register_array[0][1]_i_4_n_0\,
      I4 => s_axi_wdata(7),
      I5 => \sig_register_array_reg[0][5]_0\,
      O => \sig_register_array_reg[0][5]\
    );
\sig_register_array[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFDFFFCFFFF"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \sig_register_array[1][0]_i_4_n_0\,
      I2 => sig_str_rst_i_2_n_0,
      I3 => s_axi_wdata_6_sn_1,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => \sig_register_array[0][5]_i_2_n_0\
    );
\sig_register_array[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F2FF22220200"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => Bus_RNW_reg,
      I2 => \sig_register_array[0][1]_i_4_n_0\,
      I3 => s_axi_wdata(5),
      I4 => \sig_register_array[0][0]_i_3_n_0\,
      I5 => \sig_register_array_reg[0][7]_0\,
      O => \sig_register_array_reg[0][7]\
    );
\sig_register_array[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBF0"
    )
        port map (
      I0 => \sig_register_array[0][1]_i_4_n_0\,
      I1 => s_axi_wdata(4),
      I2 => \sig_register_array[0][0]_i_3_n_0\,
      I3 => sig_rxd_reset,
      I4 => \sig_register_array_reg[0][8]_0\,
      O => \sig_register_array_reg[0][8]\
    );
\sig_register_array[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \sig_register_array[1][0]_i_3_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \sig_register_array[1][0]_i_4_n_0\,
      I5 => \sig_register_array[0][0]_i_3_n_0\,
      O => E(0)
    );
\sig_register_array[1][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(12),
      O => \sig_register_array_reg[1][0]\(12)
    );
\sig_register_array[1][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => \sig_register_array[1][0]_i_5_n_0\,
      O => \sig_register_array[1][0]_i_3_n_0\
    );
\sig_register_array[1][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => Bus_RNW_reg,
      O => \sig_register_array[1][0]_i_4_n_0\
    );
\sig_register_array[1][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I3 => sig_str_rst_i_5_n_0,
      I4 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      O => \sig_register_array[1][0]_i_5_n_0\
    );
\sig_register_array[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(2),
      O => \sig_register_array_reg[1][0]\(2)
    );
\sig_register_array[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(1),
      O => \sig_register_array_reg[1][0]\(1)
    );
\sig_register_array[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(0),
      O => \sig_register_array_reg[1][0]\(0)
    );
\sig_register_array[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(11),
      O => \sig_register_array_reg[1][0]\(11)
    );
\sig_register_array[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(10),
      O => \sig_register_array_reg[1][0]\(10)
    );
\sig_register_array[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(9),
      O => \sig_register_array_reg[1][0]\(9)
    );
\sig_register_array[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(8),
      O => \sig_register_array_reg[1][0]\(8)
    );
\sig_register_array[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(7),
      O => \sig_register_array_reg[1][0]\(7)
    );
\sig_register_array[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(6),
      O => \sig_register_array_reg[1][0]\(6)
    );
\sig_register_array[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(5),
      O => \sig_register_array_reg[1][0]\(5)
    );
\sig_register_array[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(4),
      O => \sig_register_array_reg[1][0]\(4)
    );
\sig_register_array[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(3),
      O => \sig_register_array_reg[1][0]\(3)
    );
sig_rx_channel_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => Bus_RNW_reg,
      I3 => s_axi_wdata_6_sn_1,
      I4 => sig_rx_channel_reset_i_2_n_0,
      I5 => sig_rx_channel_reset_i_3_n_0,
      O => sig_rx_channel_reset_reg
    );
sig_rx_channel_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_str_rst_i_5_n_0,
      I1 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      O => sig_rx_channel_reset_i_2_n_0
    );
sig_rx_channel_reset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => sig_rx_channel_reset_i_3_n_0
    );
sig_str_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sig_str_rst_i_2_n_0,
      I1 => s_axi_wdata_6_sn_1,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I4 => Bus_RNW_reg,
      I5 => IP2Bus_Error1_in,
      O => sig_str_rst_reg
    );
sig_str_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I2 => sig_str_rst_i_5_n_0,
      I3 => sig_str_rst_i_6_n_0,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      O => sig_str_rst_i_2_n_0
    );
sig_str_rst_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      O => sig_str_rst_i_5_n_0
    );
sig_str_rst_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      O => sig_str_rst_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_axi_read_wrapper is
  port (
    s_axi4_arready : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rlast : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_axi_read_wrapper : entity is "axi_read_wrapper";
end red_pitaya_ps_1_data_fifo_0_axi_read_wrapper;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_axi_read_wrapper is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal arlen_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arready_int : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of arready_int : signal is "10";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of arready_int : signal is "found";
  signal axi_read_fsm_n_10 : STD_LOGIC;
  signal axi_read_fsm_n_11 : STD_LOGIC;
  signal axi_read_fsm_n_12 : STD_LOGIC;
  signal axi_read_fsm_n_13 : STD_LOGIC;
  signal axi_read_fsm_n_14 : STD_LOGIC;
  signal axi_read_fsm_n_15 : STD_LOGIC;
  signal axi_read_fsm_n_16 : STD_LOGIC;
  signal axi_read_fsm_n_17 : STD_LOGIC;
  signal axi_read_fsm_n_18 : STD_LOGIC;
  signal axi_read_fsm_n_19 : STD_LOGIC;
  signal axi_read_fsm_n_2 : STD_LOGIC;
  attribute MAX_FANOUT of axi_read_fsm_n_2 : signal is "10";
  attribute RTL_MAX_FANOUT of axi_read_fsm_n_2 : signal is "found";
  signal axi_read_fsm_n_9 : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[1]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[5]_i_2\ : label is "soft_lutpair42";
begin
  SR(0) <= \^sr\(0);
axi_read_fsm: entity work.red_pitaya_ps_1_data_fifo_0_axi_read_fsm
     port map (
      D(7) => axi_read_fsm_n_9,
      D(6) => axi_read_fsm_n_10,
      D(5) => axi_read_fsm_n_11,
      D(4) => axi_read_fsm_n_12,
      D(3) => axi_read_fsm_n_13,
      D(2) => axi_read_fsm_n_14,
      D(1) => axi_read_fsm_n_15,
      D(0) => axi_read_fsm_n_16,
      E(1) => arready_int,
      E(0) => axi_read_fsm_n_2,
      Q(7 downto 0) => arlen_cntr(7 downto 0),
      SR(0) => \^sr\(0),
      \gaxi_full_sm.arlen_cntr_reg[0]\(0) => axi_read_fsm_n_19,
      \gaxi_full_sm.arlen_cntr_reg[2]\ => axi_read_fsm_n_17,
      \gaxi_full_sm.arlen_cntr_reg[2]_0\ => \gaxi_full_sm.arlen_cntr[4]_i_2_n_0\,
      \gaxi_full_sm.arlen_cntr_reg[3]\ => \gaxi_full_sm.arlen_cntr[5]_i_2_n_0\,
      \gaxi_full_sm.arlen_cntr_reg[6]\ => axi_read_fsm_n_18,
      \gaxi_full_sm.arlen_cntr_reg[6]_0\ => \gaxi_full_sm.arlen_cntr[7]_i_4_n_0\,
      \out\ => \out\,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arlen_2_sp_1 => \gaxi_full_sm.arlen_cntr[1]_i_2_n_0\,
      s_axi4_arlen_6_sp_1 => \gaxi_full_sm.arlen_cntr[0]_i_2_n_0\,
      s_axi4_arready => s_axi4_arready,
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
\gaxi_full_sm.arlen_cntr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => axi_read_fsm_n_17,
      I1 => s_axi4_arlen(3),
      I2 => s_axi4_arlen(1),
      I3 => s_axi4_arlen(2),
      O => \gaxi_full_sm.arlen_cntr[0]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi4_arlen(3),
      I1 => s_axi4_arlen(5),
      I2 => s_axi4_arlen(4),
      I3 => s_axi4_arlen(7),
      I4 => s_axi4_arlen(6),
      I5 => s_axi4_arlen(2),
      O => \gaxi_full_sm.arlen_cntr[1]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => arlen_cntr(2),
      I1 => arlen_cntr(0),
      I2 => arlen_cntr(1),
      I3 => arlen_cntr(3),
      O => \gaxi_full_sm.arlen_cntr[4]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => arlen_cntr(3),
      I1 => arlen_cntr(1),
      I2 => arlen_cntr(0),
      I3 => arlen_cntr(2),
      I4 => arlen_cntr(4),
      O => \gaxi_full_sm.arlen_cntr[5]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => axi_read_fsm_n_18,
      I1 => arlen_cntr(6),
      O => \gaxi_full_sm.arlen_cntr[7]_i_4_n_0\
    );
\gaxi_full_sm.arlen_cntr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_19,
      D => axi_read_fsm_n_16,
      Q => arlen_cntr(0),
      S => \^sr\(0)
    );
\gaxi_full_sm.arlen_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_19,
      D => axi_read_fsm_n_15,
      Q => arlen_cntr(1),
      R => \^sr\(0)
    );
\gaxi_full_sm.arlen_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_19,
      D => axi_read_fsm_n_14,
      Q => arlen_cntr(2),
      R => \^sr\(0)
    );
\gaxi_full_sm.arlen_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_19,
      D => axi_read_fsm_n_13,
      Q => arlen_cntr(3),
      R => \^sr\(0)
    );
\gaxi_full_sm.arlen_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_19,
      D => axi_read_fsm_n_12,
      Q => arlen_cntr(4),
      R => \^sr\(0)
    );
\gaxi_full_sm.arlen_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_19,
      D => axi_read_fsm_n_11,
      Q => arlen_cntr(5),
      R => \^sr\(0)
    );
\gaxi_full_sm.arlen_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_19,
      D => axi_read_fsm_n_10,
      Q => arlen_cntr(6),
      R => \^sr\(0)
    );
\gaxi_full_sm.arlen_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_19,
      D => axi_read_fsm_n_9,
      Q => arlen_cntr(7),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_2,
      D => s_axi4_arid(0),
      Q => s_axi4_rid(0),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => arready_int,
      D => s_axi4_arid(10),
      Q => s_axi4_rid(10),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => arready_int,
      D => s_axi4_arid(11),
      Q => s_axi4_rid(11),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_2,
      D => s_axi4_arid(1),
      Q => s_axi4_rid(1),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_2,
      D => s_axi4_arid(2),
      Q => s_axi4_rid(2),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_2,
      D => s_axi4_arid(3),
      Q => s_axi4_rid(3),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_2,
      D => s_axi4_arid(4),
      Q => s_axi4_rid(4),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_2,
      D => s_axi4_arid(5),
      Q => s_axi4_rid(5),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => arready_int,
      D => s_axi4_arid(6),
      Q => s_axi4_rid(6),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => arready_int,
      D => s_axi4_arid(7),
      Q => s_axi4_rid(7),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => arready_int,
      D => s_axi4_arid(8),
      Q => s_axi4_rid(8),
      R => \^sr\(0)
    );
\grid.S_AXI_RID_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => arready_int,
      D => s_axi4_arid(9),
      Q => s_axi4_rid(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_axi_write_wrapper is
  port (
    s_axi4_awready : out STD_LOGIC;
    s_axi4_wready : out STD_LOGIC;
    \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\ : out STD_LOGIC;
    s_axi4_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_bready : in STD_LOGIC;
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    s_axi4_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_axi_write_wrapper : entity is "axi_write_wrapper";
end red_pitaya_ps_1_data_fifo_0_axi_write_wrapper;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_axi_write_wrapper is
  signal CONV_INTEGER : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_wr_fsm_n_11 : STD_LOGIC;
  signal axi_wr_fsm_n_12 : STD_LOGIC;
  signal axi_wr_fsm_n_14 : STD_LOGIC;
  signal axi_wr_fsm_n_15 : STD_LOGIC;
  signal axi_wr_fsm_n_16 : STD_LOGIC;
  signal axi_wr_fsm_n_17 : STD_LOGIC;
  signal axi_wr_fsm_n_2 : STD_LOGIC;
  signal bvalid_c : STD_LOGIC;
  signal \bvalid_count_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \bvalid_count_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \bvalid_count_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \bvalid_count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \bvalid_count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \bvalid_count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal bvalid_d1_c : STD_LOGIC;
  signal bvalid_rd_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bvalid_wr_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_1\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_2\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_3\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_4\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_5\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_1\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_2\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_3\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_4\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_5\ : STD_LOGIC;
  signal \^gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\ : STD_LOGIC;
  signal \gaxi_bvalid_id_r.bvalid_r_i_1_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bvalid_count_r[2]_i_3\ : label is "soft_lutpair46";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11\ : label is "";
  attribute SOFT_HLUTNM of \gaxi_bvalid_id_r.bvalid_r_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[2]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[3]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[4]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[5]_i_3\ : label is "soft_lutpair47";
begin
  \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\ <= \^gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\;
axi_wr_fsm: entity work.red_pitaya_ps_1_data_fifo_0_axi_write_fsm
     port map (
      ADDRD(1 downto 0) => bvalid_wr_cnt_r(1 downto 0),
      D(7 downto 0) => p_0_in(7 downto 0),
      E(0) => axi_wr_fsm_n_11,
      I40 => axi_wr_fsm_n_12,
      Q(7 downto 0) => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(7 downto 0),
      SR(0) => SR(0),
      bvalid_c => bvalid_c,
      \bvalid_count_r_reg[0]\ => axi_wr_fsm_n_14,
      \bvalid_count_r_reg[0]_0\ => axi_wr_fsm_n_15,
      \bvalid_count_r_reg[0]_1\ => \bvalid_count_r_reg_n_0_[0]\,
      \bvalid_count_r_reg[1]\ => \bvalid_count_r_reg_n_0_[1]\,
      \bvalid_count_r_reg[2]\ => \gaxif_wlast_gen.awlen_cntr_r[5]_i_4_n_0\,
      \bvalid_count_r_reg[2]_0\ => \bvalid_count_r_reg_n_0_[2]\,
      \gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]\ => axi_wr_fsm_n_17,
      \gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]\ => axi_wr_fsm_n_16,
      \gaxi_bvalid_id_r.bvalid_r_reg\ => \bvalid_count_r[2]_i_3_n_0\,
      \gaxi_full_sm.w_ready_r_reg_0\ => axi_wr_fsm_n_2,
      \gaxif_wlast_gen.awlen_cntr_r_reg[0]\ => \gaxif_wlast_gen.awlen_cntr_r[2]_i_3_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[1]\ => \gaxif_wlast_gen.awlen_cntr_r[3]_i_3_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[2]\ => \gaxif_wlast_gen.awlen_cntr_r[0]_i_2_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[2]_0\ => \gaxif_wlast_gen.awlen_cntr_r[4]_i_3_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[3]\ => \gaxif_wlast_gen.awlen_cntr_r[5]_i_3_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[5]\ => \gaxif_wlast_gen.awlen_cntr_r[3]_i_4_n_0\,
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bready => s_axi4_bready,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk
    );
\bvalid_count_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEFAF8F0F0D2D0"
    )
        port map (
      I0 => axi_wr_fsm_n_14,
      I1 => \bvalid_count_r_reg_n_0_[0]\,
      I2 => \bvalid_count_r_reg_n_0_[1]\,
      I3 => \bvalid_count_r_reg_n_0_[2]\,
      I4 => \bvalid_count_r[2]_i_3_n_0\,
      I5 => bvalid_c,
      O => \bvalid_count_r[1]_i_1_n_0\
    );
\bvalid_count_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFC2FF80FF00FD00"
    )
        port map (
      I0 => axi_wr_fsm_n_14,
      I1 => \bvalid_count_r_reg_n_0_[0]\,
      I2 => \bvalid_count_r_reg_n_0_[1]\,
      I3 => \bvalid_count_r_reg_n_0_[2]\,
      I4 => \bvalid_count_r[2]_i_3_n_0\,
      I5 => bvalid_c,
      O => \bvalid_count_r[2]_i_1_n_0\
    );
\bvalid_count_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\,
      I1 => s_axi4_bready,
      O => \bvalid_count_r[2]_i_3_n_0\
    );
\bvalid_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_wr_fsm_n_15,
      Q => \bvalid_count_r_reg_n_0_[0]\,
      R => SR(0)
    );
\bvalid_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \bvalid_count_r[1]_i_1_n_0\,
      Q => \bvalid_count_r_reg_n_0_[1]\,
      R => SR(0)
    );
\bvalid_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \bvalid_count_r[2]_i_1_n_0\,
      Q => \bvalid_count_r_reg_n_0_[2]\,
      R => SR(0)
    );
\gaxi_bid_gen.S_AXI_BID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_1\,
      Q => s_axi4_bid(0),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_5\,
      Q => s_axi4_bid(10),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_4\,
      Q => s_axi4_bid(11),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_0\,
      Q => s_axi4_bid(1),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_3\,
      Q => s_axi4_bid(2),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_2\,
      Q => s_axi4_bid(3),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_5\,
      Q => s_axi4_bid(4),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_4\,
      Q => s_axi4_bid(5),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_1\,
      Q => s_axi4_bid(6),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_0\,
      Q => s_axi4_bid(7),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_3\,
      Q => s_axi4_bid(8),
      R => '0'
    );
\gaxi_bid_gen.S_AXI_BID_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_2\,
      Q => s_axi4_bid(9),
      R => '0'
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => CONV_INTEGER(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => CONV_INTEGER(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => CONV_INTEGER(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => bvalid_wr_cnt_r(1 downto 0),
      DIA(1 downto 0) => s_axi4_awid(1 downto 0),
      DIB(1 downto 0) => s_axi4_awid(3 downto 2),
      DIC(1 downto 0) => s_axi4_awid(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_0\,
      DOA(0) => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_1\,
      DOB(1) => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_2\,
      DOB(0) => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_3\,
      DOC(1) => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_4\,
      DOC(0) => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_n_5\,
      DOD(1 downto 0) => \NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => s_axi_aclk,
      WE => axi_wr_fsm_n_12
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => CONV_INTEGER(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => CONV_INTEGER(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => CONV_INTEGER(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => bvalid_wr_cnt_r(1 downto 0),
      DIA(1 downto 0) => s_axi4_awid(7 downto 6),
      DIB(1 downto 0) => s_axi4_awid(9 downto 8),
      DIC(1 downto 0) => s_axi4_awid(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_0\,
      DOA(0) => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_1\,
      DOB(1) => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_2\,
      DOB(0) => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_3\,
      DOC(1) => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_4\,
      DOC(0) => \gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_n_5\,
      DOD(1 downto 0) => \NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => s_axi_aclk,
      WE => axi_wr_fsm_n_12
    );
\gaxi_bid_gen.bvalid_rd_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axi4_bready,
      I1 => \^gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\,
      I2 => bvalid_rd_cnt_r(0),
      O => CONV_INTEGER(0)
    );
\gaxi_bid_gen.bvalid_rd_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => bvalid_rd_cnt_r(0),
      I1 => \^gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\,
      I2 => s_axi4_bready,
      I3 => bvalid_rd_cnt_r(1),
      O => CONV_INTEGER(1)
    );
\gaxi_bid_gen.bvalid_rd_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => CONV_INTEGER(0),
      Q => bvalid_rd_cnt_r(0),
      R => SR(0)
    );
\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => CONV_INTEGER(1),
      Q => bvalid_rd_cnt_r(1),
      R => SR(0)
    );
\gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_wr_fsm_n_17,
      Q => bvalid_wr_cnt_r(0),
      R => SR(0)
    );
\gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_wr_fsm_n_16,
      Q => bvalid_wr_cnt_r(1),
      R => SR(0)
    );
\gaxi_bvalid_id_r.bvalid_d1_c_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bvalid_c,
      Q => bvalid_d1_c,
      R => SR(0)
    );
\gaxi_bvalid_id_r.bvalid_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF00"
    )
        port map (
      I0 => \bvalid_count_r_reg_n_0_[1]\,
      I1 => \bvalid_count_r_reg_n_0_[2]\,
      I2 => s_axi4_bready,
      I3 => bvalid_d1_c,
      I4 => \^gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\,
      O => \gaxi_bvalid_id_r.bvalid_r_i_1_n_0\
    );
\gaxi_bvalid_id_r.bvalid_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gaxi_bvalid_id_r.bvalid_r_i_1_n_0\,
      Q => \^gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\,
      R => SR(0)
    );
\gaxif_wlast_gen.awlen_cntr_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(4),
      I2 => \gaxif_wlast_gen.awlen_cntr_r[5]_i_4_n_0\,
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(5),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3),
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      O => \gaxif_wlast_gen.awlen_cntr_r[0]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      O => \gaxif_wlast_gen.awlen_cntr_r[2]_i_3_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      O => \gaxif_wlast_gen.awlen_cntr_r[3]_i_3_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(5),
      I1 => axi_wr_fsm_n_2,
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(7),
      I3 => s_axi4_wvalid,
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(6),
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(4),
      O => \gaxif_wlast_gen.awlen_cntr_r[3]_i_4_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3),
      O => \gaxif_wlast_gen.awlen_cntr_r[4]_i_3_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(4),
      O => \gaxif_wlast_gen.awlen_cntr_r[5]_i_3_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF10FFFF"
    )
        port map (
      I0 => \bvalid_count_r_reg_n_0_[2]\,
      I1 => \bvalid_count_r_reg_n_0_[1]\,
      I2 => \bvalid_count_r_reg_n_0_[0]\,
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(7),
      I4 => s_axi4_wvalid,
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(6),
      O => \gaxif_wlast_gen.awlen_cntr_r[5]_i_4_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_11,
      D => p_0_in(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      S => SR(0)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_11,
      D => p_0_in(1),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      S => SR(0)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_11,
      D => p_0_in(2),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      S => SR(0)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_11,
      D => p_0_in(3),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3),
      S => SR(0)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_11,
      D => p_0_in(4),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(4),
      S => SR(0)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_11,
      D => p_0_in(5),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(5),
      S => SR(0)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_11,
      D => p_0_in(6),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(6),
      S => SR(0)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_11,
      D => p_0_in(7),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(7),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(4),
      I1 => RSTA_SHFT_REG(0),
      O => p_3_out
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_3_out,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(4),
      I1 => RSTB_SHFT_REG(0),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper
     port map (
      ADDRARDADDR(14 downto 0) => ADDRARDADDR(14 downto 0),
      ADDRBWRADDR(14 downto 0) => ADDRBWRADDR(14 downto 0),
      D(0) => D(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_12 : out STD_LOGIC;
    ENB_dly_D_13 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_76 : in STD_LOGIC;
    ENB_I_77 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized10\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__6_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__6_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_12,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_13,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__6_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__6_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__6_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__6_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_76 => ENA_I_76,
      ENB_I_77 => ENB_I_77,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3 downto 0) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_14 : out STD_LOGIC;
    ENB_dly_D_15 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_78 : in STD_LOGIC;
    ENB_I_79 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized11\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__7_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__7_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_14,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_15,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__7_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__7_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__7_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__7_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      ENA_I_78 => ENA_I_78,
      ENB_I_79 => ENB_I_79,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[12]\(3 downto 0) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_16 : out STD_LOGIC;
    ENB_dly_D_17 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_80 : in STD_LOGIC;
    ENB_I_81 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized12\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__8_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__8_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_16,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_17,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__8_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__8_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__8_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__8_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_80 => ENA_I_80,
      ENB_I_81 => ENB_I_81,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \goreg_bm.dout_i_reg[21]\(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      \goreg_bm.dout_i_reg[22]\(0) => \goreg_bm.dout_i_reg[22]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_18 : out STD_LOGIC;
    ENB_dly_D_19 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_82 : in STD_LOGIC;
    ENB_I_83 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized13\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__9_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__9_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_18,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_19,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__9_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__9_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__9_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__9_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      ENA_I_82 => ENA_I_82,
      ENB_I_83 => ENB_I_83,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      \goreg_bm.dout_i_reg[22]\(0) => \goreg_bm.dout_i_reg[22]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_20 : out STD_LOGIC;
    ENB_dly_D_21 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_84 : in STD_LOGIC;
    ENB_I_85 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized14\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__10_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__10_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_20,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_21,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__10_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__10_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__10_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__10_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_84 => ENA_I_84,
      ENB_I_85 => ENB_I_85,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \goreg_bm.dout_i_reg[21]\(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      \goreg_bm.dout_i_reg[22]\(0) => \goreg_bm.dout_i_reg[22]\(0),
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_22 : out STD_LOGIC;
    ENB_dly_D_23 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_86 : in STD_LOGIC;
    ENB_I_87 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized15\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__11_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__11_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_22,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_23,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__11_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__11_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__11_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__11_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      ENA_I_86 => ENA_I_86,
      ENB_I_87 => ENB_I_87,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      \goreg_bm.dout_i_reg[22]\(0) => \goreg_bm.dout_i_reg[22]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_24 : out STD_LOGIC;
    ENB_dly_D_25 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_88 : in STD_LOGIC;
    ENB_I_89 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized16\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__12_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__12_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_24,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_25,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__12_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__12_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__12_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__12_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_88 => ENA_I_88,
      ENB_I_89 => ENB_I_89,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \goreg_bm.dout_i_reg[21]\(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      \goreg_bm.dout_i_reg[22]\(0) => \goreg_bm.dout_i_reg[22]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_26 : out STD_LOGIC;
    ENB_dly_D_27 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_90 : in STD_LOGIC;
    ENB_I_91 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized17\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__13_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__13_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_26,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_27,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__13_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__13_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__13_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__13_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      ENA_I_90 => ENA_I_90,
      ENB_I_91 => ENB_I_91,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      \goreg_bm.dout_i_reg[22]\(0) => \goreg_bm.dout_i_reg[22]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_28 : out STD_LOGIC;
    ENB_dly_D_29 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_92 : in STD_LOGIC;
    ENB_I_93 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized18\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__14_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__14_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_28,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_29,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__14_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__14_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__14_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__14_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized18\
     port map (
      ENA_I_92 => ENA_I_92,
      ENB_I_93 => ENB_I_93,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      \goreg_bm.dout_i_reg[22]\(0) => \goreg_bm.dout_i_reg[22]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \goreg_bm.dout_i_reg[21]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_30 : out STD_LOGIC;
    ENB_dly_D_31 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_94 : in STD_LOGIC;
    ENB_I_95 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized19\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__15_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__15_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_30,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_31,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__15_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__15_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__15_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__15_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized19\
     port map (
      ENA_I_94 => ENA_I_94,
      ENB_I_95 => ENB_I_95,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7 downto 0) => \goreg_bm.dout_i_reg[21]\(7 downto 0),
      \goreg_bm.dout_i_reg[22]\(0) => \goreg_bm.dout_i_reg[22]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_32 : out STD_LOGIC;
    ENB_dly_D_33 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_96 : in STD_LOGIC;
    ENB_I_97 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized20\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__16_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__16_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_32,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_33,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__16_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__16_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__16_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__16_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized20\
     port map (
      ENA_I_96 => ENA_I_96,
      ENB_I_97 => ENB_I_97,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      \goreg_bm.dout_i_reg[31]\(0) => \goreg_bm.dout_i_reg[31]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_34 : out STD_LOGIC;
    ENB_dly_D_35 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_98 : in STD_LOGIC;
    ENB_I_99 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized21\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__17_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__17_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_34,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_35,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__17_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__17_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__17_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__17_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized21\
     port map (
      ENA_I_98 => ENA_I_98,
      ENB_I_99 => ENB_I_99,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      \goreg_bm.dout_i_reg[31]\(0) => \goreg_bm.dout_i_reg[31]\(0),
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_36 : out STD_LOGIC;
    ENB_dly_D_37 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_100 : in STD_LOGIC;
    ENB_I_101 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized22\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__18_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__18_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_36,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_37,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__18_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__18_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__18_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__18_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized22\
     port map (
      ENA_I_100 => ENA_I_100,
      ENB_I_101 => ENB_I_101,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      \goreg_bm.dout_i_reg[31]\(0) => \goreg_bm.dout_i_reg[31]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_38 : out STD_LOGIC;
    ENB_dly_D_39 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_102 : in STD_LOGIC;
    ENB_I_103 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized23\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__19_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__19_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_38,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_39,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__19_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__19_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__19_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__19_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized23\
     port map (
      ENA_I_102 => ENA_I_102,
      ENB_I_103 => ENB_I_103,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      \goreg_bm.dout_i_reg[31]\(0) => \goreg_bm.dout_i_reg[31]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_40 : out STD_LOGIC;
    ENB_dly_D_41 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_104 : in STD_LOGIC;
    ENB_I_105 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized24\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__20_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__20_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_40,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_41,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__20_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__20_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__20_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__20_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized24\
     port map (
      ENA_I_104 => ENA_I_104,
      ENB_I_105 => ENB_I_105,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      \goreg_bm.dout_i_reg[31]\(0) => \goreg_bm.dout_i_reg[31]\(0),
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_42 : out STD_LOGIC;
    ENB_dly_D_43 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_106 : in STD_LOGIC;
    ENB_I_107 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized25\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__21_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__21_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_42,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_43,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__21_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__21_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__21_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__21_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized25\
     port map (
      ENA_I_106 => ENA_I_106,
      ENB_I_107 => ENB_I_107,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      \goreg_bm.dout_i_reg[31]\(0) => \goreg_bm.dout_i_reg[31]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_44 : out STD_LOGIC;
    ENB_dly_D_45 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_108 : in STD_LOGIC;
    ENB_I_109 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized26\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__22_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__22_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_44,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_45,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__22_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__22_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__22_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__22_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized26\
     port map (
      ENA_I_108 => ENA_I_108,
      ENB_I_109 => ENB_I_109,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      \goreg_bm.dout_i_reg[31]\(0) => \goreg_bm.dout_i_reg[31]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \goreg_bm.dout_i_reg[30]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_46 : out STD_LOGIC;
    ENB_dly_D_47 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_110 : in STD_LOGIC;
    ENB_I_111 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized27\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__23_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__23_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_46,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_47,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__23_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__23_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__23_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__23_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized27\
     port map (
      ENA_I_110 => ENA_I_110,
      ENB_I_111 => ENB_I_111,
      POR_A => POR_A,
      POR_B => POR_B,
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7 downto 0) => \goreg_bm.dout_i_reg[30]\(7 downto 0),
      \goreg_bm.dout_i_reg[31]\(0) => \goreg_bm.dout_i_reg[31]\(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_48 : out STD_LOGIC;
    ENB_dly_D_49 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_112 : in STD_LOGIC;
    ENB_I_113 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized28\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__24_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__24_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_48,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_49,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__24_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__24_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__24_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__24_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized28\
     port map (
      ENA_I_112 => ENA_I_112,
      ENB_I_113 => ENB_I_113,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      \goreg_bm.dout_i_reg[40]\(0) => \goreg_bm.dout_i_reg[40]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_50 : out STD_LOGIC;
    ENB_dly_D_51 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_114 : in STD_LOGIC;
    ENB_I_115 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized29\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__25_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__25_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_50,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_51,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__25_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__25_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__25_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__25_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized29\
     port map (
      ENA_I_114 => ENA_I_114,
      ENB_I_115 => ENB_I_115,
      POR_A => POR_A,
      POR_B => POR_B,
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      \goreg_bm.dout_i_reg[40]\(0) => \goreg_bm.dout_i_reg[40]\(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_52 : out STD_LOGIC;
    ENB_dly_D_53 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_116 : in STD_LOGIC;
    ENB_I_117 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized30\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__26_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__26_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_52,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_53,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__26_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__26_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__26_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__26_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized30\
     port map (
      ENA_I_116 => ENA_I_116,
      ENB_I_117 => ENB_I_117,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      \goreg_bm.dout_i_reg[40]\(0) => \goreg_bm.dout_i_reg[40]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_54 : out STD_LOGIC;
    ENB_dly_D_55 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_118 : in STD_LOGIC;
    ENB_I_119 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized31\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__27_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__27_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_54,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_55,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__27_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__27_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__27_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__27_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized31\
     port map (
      ENA_I_118 => ENA_I_118,
      ENB_I_119 => ENB_I_119,
      POR_A => POR_A,
      POR_B => POR_B,
      WEA(1 downto 0) => WEA(1 downto 0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      \goreg_bm.dout_i_reg[40]\(0) => \goreg_bm.dout_i_reg[40]\(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_56 : out STD_LOGIC;
    ENB_dly_D_57 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_120 : in STD_LOGIC;
    ENB_I_121 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized32\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__28_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__28_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_56,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_57,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__28_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__28_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__28_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__28_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized32\
     port map (
      ENA_I_120 => ENA_I_120,
      ENB_I_121 => ENB_I_121,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      \goreg_bm.dout_i_reg[40]\(0) => \goreg_bm.dout_i_reg[40]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_58 : out STD_LOGIC;
    ENB_dly_D_59 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_122 : in STD_LOGIC;
    ENB_I_123 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized33\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__29_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__29_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_58,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_59,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__29_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__29_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__29_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__29_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized33\
     port map (
      ENA_I_122 => ENA_I_122,
      ENB_I_123 => ENB_I_123,
      POR_A => POR_A,
      POR_B => POR_B,
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      \goreg_bm.dout_i_reg[40]\(0) => \goreg_bm.dout_i_reg[40]\(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_60 : out STD_LOGIC;
    ENB_dly_D_61 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_124 : in STD_LOGIC;
    ENB_I_125 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized34\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__30_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__30_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_60,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_61,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__30_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__30_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__30_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__30_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized34\
     port map (
      ENA_I_124 => ENA_I_124,
      ENB_I_125 => ENB_I_125,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      \goreg_bm.dout_i_reg[40]\(0) => \goreg_bm.dout_i_reg[40]\(0),
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \goreg_bm.dout_i_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_62 : out STD_LOGIC;
    ENB_dly_D_63 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_126 : in STD_LOGIC;
    ENB_I_127 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized35\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__31_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__31_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_62,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_63,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__31_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__31_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__31_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__31_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized35\
     port map (
      ENA_I_126 => ENA_I_126,
      ENB_I_127 => ENB_I_127,
      POR_A => POR_A,
      POR_B => POR_B,
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7 downto 0) => \goreg_bm.dout_i_reg[39]\(7 downto 0),
      \goreg_bm.dout_i_reg[40]\(0) => \goreg_bm.dout_i_reg[40]\(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_64 : in STD_LOGIC;
    ENB_I_65 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized4\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__0_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__0_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_0,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_1,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__0_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__0_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__0_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__0_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_64 => ENA_I_64,
      ENB_I_65 => ENB_I_65,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3 downto 0) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_2 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_66 : in STD_LOGIC;
    ENB_I_67 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized5\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__1_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_2,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_3,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__1_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__1_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__1_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__1_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_66 => ENA_I_66,
      ENB_I_67 => ENB_I_67,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3 downto 0) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_4 : out STD_LOGIC;
    ENB_dly_D_5 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_68 : in STD_LOGIC;
    ENB_I_69 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized6\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_4,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_5,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__2_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__2_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__2_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__2_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_68 => ENA_I_68,
      ENB_I_69 => ENB_I_69,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3 downto 0) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_6 : out STD_LOGIC;
    ENB_dly_D_7 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_70 : in STD_LOGIC;
    ENB_I_71 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized7\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_6,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_7,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__3_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__3_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__3_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__3_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      DOBDO(3 downto 0) => DOBDO(3 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      ENA_I_70 => ENA_I_70,
      ENB_I_71 => ENB_I_71,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_8 : out STD_LOGIC;
    ENB_dly_D_9 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_72 : in STD_LOGIC;
    ENB_I_73 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized8\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__4_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__4_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_8,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_9,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__4_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__4_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__4_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__4_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_72 => ENA_I_72,
      ENB_I_73 => ENB_I_73,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3 downto 0) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D_10 : out STD_LOGIC;
    ENB_dly_D_11 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I_74 : in STD_LOGIC;
    ENB_I_75 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized9\ is
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_A_i_1__5_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.POR_B_i_1__5_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D_10,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D_11,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_i_1__5_n_0\
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_A_i_1__5_n_0\,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_B_i_1__5_n_0\
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.POR_B_i_1__5_n_0\,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_aclk,
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      ENA_I_74 => ENA_I_74,
      ENB_I_75 => ENB_I_75,
      POR_A => POR_A,
      POR_B => POR_B,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[12]\(3 downto 0) => \goreg_bm.dout_i_reg[12]\(3 downto 0),
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_dc_ss_fwft is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    cntr_en : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_dc_ss_fwft : entity is "dc_ss_fwft";
end red_pitaya_ps_1_data_fifo_0_dc_ss_fwft;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_dc_ss_fwft is
begin
dc: entity work.red_pitaya_ps_1_data_fifo_0_updn_cntr
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      cntr_en => cntr_en,
      \count_reg[11]_0\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[11]_1\(3 downto 0) => \count_reg[11]_0\(3 downto 0),
      \count_reg[14]_0\(3 downto 0) => \count_reg[14]\(3 downto 0),
      \count_reg[15]_0\(2 downto 0) => \count_reg[15]\(2 downto 0),
      \count_reg[7]_0\(3 downto 0) => \count_reg[7]\(3 downto 0),
      \count_reg[7]_1\(3 downto 0) => \count_reg[7]_0\(3 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_memory__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_ip2bus_data_reg[11]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_4\ : in STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_10\ : in STD_LOGIC;
    ADDRC : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[12]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_17\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_18\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_19\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_20\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_21\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_22\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_23\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_24\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_25\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_26\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_27\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_28\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_29\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_30\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_3\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[11]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_2\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_3\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_10\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_10\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_4\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_10\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_17\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_18\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_19\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_20\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_31\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_4\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[10]_5\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_6\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_7\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_8\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_9\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_10\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]_32\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_11\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_14\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_15\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_16\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_17\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_18\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_17\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_18\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_19\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_20\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_19\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_21\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_22\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_21\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__9\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__8\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__11\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__10\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__13\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__12\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__15\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__14\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__17\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__16\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__19\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__7\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__18\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__21\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__8\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__20\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__23\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__9\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__22\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__25\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__10\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__24\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__27\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_rep__11\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__26\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[0]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_rep__12\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]_rep__12\ : in STD_LOGIC;
    \gc1.count_d2_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gcc0.gc0.count_d1_reg[0]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_rep__13\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]_rep__13\ : in STD_LOGIC;
    \gc1.count_d2_reg[0]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[1]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[2]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[4]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep\ : in STD_LOGIC;
    \sig_register_array_reg[1][10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    sig_rd_rlen : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IP2Bus_Error : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    \gc1.count_d2_reg[8]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep__3\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep__3\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep__2\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep__2\ : in STD_LOGIC;
    \gc1.count_d2_reg[8]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep__0\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]_rep\ : in STD_LOGIC;
    \gc1.count_d2_reg[6]_rep\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_memory__parameterized0\ : entity is "memory";
end \red_pitaya_ps_1_data_fifo_0_memory__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_memory__parameterized0\ is
  signal dout_i : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 21 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.red_pitaya_ps_1_data_fifo_0_dmem
     port map (
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      fg_rxd_wr_length(20 downto 0) => fg_rxd_wr_length(20 downto 0),
      \gc1.count_d2_reg[0]_rep\ => \gc1.count_d2_reg[0]_rep\,
      \gc1.count_d2_reg[12]\(12 downto 0) => \gc1.count_d2_reg[12]\(12 downto 0),
      \gc1.count_d2_reg[1]_rep\ => \gc1.count_d2_reg[1]_rep\,
      \gc1.count_d2_reg[2]_rep\ => \gc1.count_d2_reg[2]_rep\,
      \gc1.count_d2_reg[3]_rep\ => \gc1.count_d2_reg[3]_rep\,
      \gc1.count_d2_reg[4]_rep\ => \gc1.count_d2_reg[4]_rep\,
      \gc1.count_d2_reg[5]_rep\ => \gc1.count_d2_reg[5]_rep\,
      \gc1.count_d2_reg[5]_rep__1\(5 downto 0) => \gc1.count_d2_reg[5]_rep__1\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__10\(5 downto 0) => \gc1.count_d2_reg[5]_rep__10\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__11\(5 downto 0) => \gc1.count_d2_reg[5]_rep__11\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__12\(5 downto 0) => \gc1.count_d2_reg[5]_rep__12\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__13\(5 downto 0) => \gc1.count_d2_reg[5]_rep__13\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__14\(5 downto 0) => \gc1.count_d2_reg[5]_rep__14\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__15\(5 downto 0) => \gc1.count_d2_reg[5]_rep__15\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__16\(5 downto 0) => \gc1.count_d2_reg[5]_rep__16\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__17\(5 downto 0) => \gc1.count_d2_reg[5]_rep__17\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__18\(5 downto 0) => \gc1.count_d2_reg[5]_rep__18\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__19\(5 downto 0) => \gc1.count_d2_reg[5]_rep__19\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__2\(5 downto 0) => \gc1.count_d2_reg[5]_rep__2\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__20\(5 downto 0) => \gc1.count_d2_reg[5]_rep__20\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__21\(5 downto 0) => \gc1.count_d2_reg[5]_rep__21\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__22\(5 downto 0) => \gc1.count_d2_reg[5]_rep__22\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__23\(5 downto 0) => \gc1.count_d2_reg[5]_rep__23\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__24\(5 downto 0) => \gc1.count_d2_reg[5]_rep__24\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__25\(5 downto 0) => \gc1.count_d2_reg[5]_rep__25\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__26\(5 downto 0) => \gc1.count_d2_reg[5]_rep__26\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__27\(5 downto 0) => \gc1.count_d2_reg[5]_rep__27\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__3\(5 downto 0) => \gc1.count_d2_reg[5]_rep__3\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__4\(5 downto 0) => \gc1.count_d2_reg[5]_rep__4\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__5\(5 downto 0) => \gc1.count_d2_reg[5]_rep__5\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__6\(5 downto 0) => \gc1.count_d2_reg[5]_rep__6\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__7\(5 downto 0) => \gc1.count_d2_reg[5]_rep__7\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__8\(5 downto 0) => \gc1.count_d2_reg[5]_rep__8\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__9\(5 downto 0) => \gc1.count_d2_reg[5]_rep__9\(5 downto 0),
      \gc1.count_d2_reg[6]_rep\ => \gc1.count_d2_reg[6]_rep\,
      \gc1.count_d2_reg[6]_rep__0\ => \gc1.count_d2_reg[6]_rep__0\,
      \gc1.count_d2_reg[6]_rep__1\ => \gc1.count_d2_reg[6]_rep__1\,
      \gc1.count_d2_reg[6]_rep__2\ => \gc1.count_d2_reg[6]_rep__2\,
      \gc1.count_d2_reg[6]_rep__3\ => \gc1.count_d2_reg[6]_rep__3\,
      \gc1.count_d2_reg[7]_rep\ => \gc1.count_d2_reg[7]_rep\,
      \gc1.count_d2_reg[7]_rep__0\ => \gc1.count_d2_reg[7]_rep__0\,
      \gc1.count_d2_reg[7]_rep__1\ => \gc1.count_d2_reg[7]_rep__1\,
      \gc1.count_d2_reg[7]_rep__2\ => \gc1.count_d2_reg[7]_rep__2\,
      \gc1.count_d2_reg[7]_rep__3\ => \gc1.count_d2_reg[7]_rep__3\,
      \gc1.count_d2_reg[8]_rep\ => \gc1.count_d2_reg[8]_rep\,
      \gc1.count_d2_reg[8]_rep__0\ => \gc1.count_d2_reg[8]_rep__0\,
      \gcc0.gc0.count_d1_reg[0]_rep__12\ => \gcc0.gc0.count_d1_reg[0]_rep__12\,
      \gcc0.gc0.count_d1_reg[0]_rep__13\ => \gcc0.gc0.count_d1_reg[0]_rep__13\,
      \gcc0.gc0.count_d1_reg[10]\ => \gcc0.gc0.count_d1_reg[10]\,
      \gcc0.gc0.count_d1_reg[10]_0\ => \gcc0.gc0.count_d1_reg[10]_0\,
      \gcc0.gc0.count_d1_reg[10]_1\ => \gcc0.gc0.count_d1_reg[10]_1\,
      \gcc0.gc0.count_d1_reg[10]_10\ => \gcc0.gc0.count_d1_reg[10]_10\,
      \gcc0.gc0.count_d1_reg[10]_11\ => \gcc0.gc0.count_d1_reg[10]_11\,
      \gcc0.gc0.count_d1_reg[10]_12\ => \gcc0.gc0.count_d1_reg[10]_12\,
      \gcc0.gc0.count_d1_reg[10]_13\ => \gcc0.gc0.count_d1_reg[10]_13\,
      \gcc0.gc0.count_d1_reg[10]_14\ => \gcc0.gc0.count_d1_reg[10]_14\,
      \gcc0.gc0.count_d1_reg[10]_15\ => \gcc0.gc0.count_d1_reg[10]_15\,
      \gcc0.gc0.count_d1_reg[10]_16\ => \gcc0.gc0.count_d1_reg[10]_16\,
      \gcc0.gc0.count_d1_reg[10]_2\ => \gcc0.gc0.count_d1_reg[10]_2\,
      \gcc0.gc0.count_d1_reg[10]_3\ => \gcc0.gc0.count_d1_reg[10]_3\,
      \gcc0.gc0.count_d1_reg[10]_4\ => \gcc0.gc0.count_d1_reg[10]_4\,
      \gcc0.gc0.count_d1_reg[10]_5\ => \gcc0.gc0.count_d1_reg[10]_5\,
      \gcc0.gc0.count_d1_reg[10]_6\ => \gcc0.gc0.count_d1_reg[10]_6\,
      \gcc0.gc0.count_d1_reg[10]_7\ => \gcc0.gc0.count_d1_reg[10]_7\,
      \gcc0.gc0.count_d1_reg[10]_8\ => \gcc0.gc0.count_d1_reg[10]_8\,
      \gcc0.gc0.count_d1_reg[10]_9\ => \gcc0.gc0.count_d1_reg[10]_9\,
      \gcc0.gc0.count_d1_reg[11]\ => \gcc0.gc0.count_d1_reg[11]\,
      \gcc0.gc0.count_d1_reg[11]_0\ => \gcc0.gc0.count_d1_reg[11]_0\,
      \gcc0.gc0.count_d1_reg[11]_1\ => \gcc0.gc0.count_d1_reg[11]_1\,
      \gcc0.gc0.count_d1_reg[11]_10\ => \gcc0.gc0.count_d1_reg[11]_10\,
      \gcc0.gc0.count_d1_reg[11]_11\ => \gcc0.gc0.count_d1_reg[11]_11\,
      \gcc0.gc0.count_d1_reg[11]_12\ => \gcc0.gc0.count_d1_reg[11]_12\,
      \gcc0.gc0.count_d1_reg[11]_13\ => \gcc0.gc0.count_d1_reg[11]_13\,
      \gcc0.gc0.count_d1_reg[11]_14\ => \gcc0.gc0.count_d1_reg[11]_14\,
      \gcc0.gc0.count_d1_reg[11]_15\ => \gcc0.gc0.count_d1_reg[11]_15\,
      \gcc0.gc0.count_d1_reg[11]_16\ => \gcc0.gc0.count_d1_reg[11]_16\,
      \gcc0.gc0.count_d1_reg[11]_17\ => \gcc0.gc0.count_d1_reg[11]_17\,
      \gcc0.gc0.count_d1_reg[11]_18\ => \gcc0.gc0.count_d1_reg[11]_18\,
      \gcc0.gc0.count_d1_reg[11]_19\ => \gcc0.gc0.count_d1_reg[11]_19\,
      \gcc0.gc0.count_d1_reg[11]_2\ => \gcc0.gc0.count_d1_reg[11]_2\,
      \gcc0.gc0.count_d1_reg[11]_20\ => \gcc0.gc0.count_d1_reg[11]_20\,
      \gcc0.gc0.count_d1_reg[11]_21\ => \gcc0.gc0.count_d1_reg[11]_21\,
      \gcc0.gc0.count_d1_reg[11]_3\ => \gcc0.gc0.count_d1_reg[11]_3\,
      \gcc0.gc0.count_d1_reg[11]_4\ => \gcc0.gc0.count_d1_reg[11]_4\,
      \gcc0.gc0.count_d1_reg[11]_5\ => \gcc0.gc0.count_d1_reg[11]_5\,
      \gcc0.gc0.count_d1_reg[11]_6\ => \gcc0.gc0.count_d1_reg[11]_6\,
      \gcc0.gc0.count_d1_reg[11]_7\ => \gcc0.gc0.count_d1_reg[11]_7\,
      \gcc0.gc0.count_d1_reg[11]_8\ => \gcc0.gc0.count_d1_reg[11]_8\,
      \gcc0.gc0.count_d1_reg[11]_9\ => \gcc0.gc0.count_d1_reg[11]_9\,
      \gcc0.gc0.count_d1_reg[12]\ => \gcc0.gc0.count_d1_reg[12]\,
      \gcc0.gc0.count_d1_reg[12]_0\ => \gcc0.gc0.count_d1_reg[12]_0\,
      \gcc0.gc0.count_d1_reg[12]_1\ => \gcc0.gc0.count_d1_reg[12]_1\,
      \gcc0.gc0.count_d1_reg[12]_10\ => \gcc0.gc0.count_d1_reg[12]_10\,
      \gcc0.gc0.count_d1_reg[12]_11\ => \gcc0.gc0.count_d1_reg[12]_11\,
      \gcc0.gc0.count_d1_reg[12]_12\ => \gcc0.gc0.count_d1_reg[12]_12\,
      \gcc0.gc0.count_d1_reg[12]_13\ => \gcc0.gc0.count_d1_reg[12]_13\,
      \gcc0.gc0.count_d1_reg[12]_14\ => \gcc0.gc0.count_d1_reg[12]_14\,
      \gcc0.gc0.count_d1_reg[12]_15\ => \gcc0.gc0.count_d1_reg[12]_15\,
      \gcc0.gc0.count_d1_reg[12]_16\ => \gcc0.gc0.count_d1_reg[12]_16\,
      \gcc0.gc0.count_d1_reg[12]_17\ => \gcc0.gc0.count_d1_reg[12]_17\,
      \gcc0.gc0.count_d1_reg[12]_18\ => \gcc0.gc0.count_d1_reg[12]_18\,
      \gcc0.gc0.count_d1_reg[12]_19\ => \gcc0.gc0.count_d1_reg[12]_19\,
      \gcc0.gc0.count_d1_reg[12]_2\ => \gcc0.gc0.count_d1_reg[12]_2\,
      \gcc0.gc0.count_d1_reg[12]_20\ => \gcc0.gc0.count_d1_reg[12]_20\,
      \gcc0.gc0.count_d1_reg[12]_21\ => \gcc0.gc0.count_d1_reg[12]_21\,
      \gcc0.gc0.count_d1_reg[12]_22\ => \gcc0.gc0.count_d1_reg[12]_22\,
      \gcc0.gc0.count_d1_reg[12]_23\ => \gcc0.gc0.count_d1_reg[12]_23\,
      \gcc0.gc0.count_d1_reg[12]_24\ => \gcc0.gc0.count_d1_reg[12]_24\,
      \gcc0.gc0.count_d1_reg[12]_25\ => \gcc0.gc0.count_d1_reg[12]_25\,
      \gcc0.gc0.count_d1_reg[12]_26\ => \gcc0.gc0.count_d1_reg[12]_26\,
      \gcc0.gc0.count_d1_reg[12]_27\ => \gcc0.gc0.count_d1_reg[12]_27\,
      \gcc0.gc0.count_d1_reg[12]_28\ => \gcc0.gc0.count_d1_reg[12]_28\,
      \gcc0.gc0.count_d1_reg[12]_29\ => \gcc0.gc0.count_d1_reg[12]_29\,
      \gcc0.gc0.count_d1_reg[12]_3\ => \gcc0.gc0.count_d1_reg[12]_3\,
      \gcc0.gc0.count_d1_reg[12]_30\ => \gcc0.gc0.count_d1_reg[12]_30\,
      \gcc0.gc0.count_d1_reg[12]_31\ => \gcc0.gc0.count_d1_reg[12]_31\,
      \gcc0.gc0.count_d1_reg[12]_32\ => \gcc0.gc0.count_d1_reg[12]_32\,
      \gcc0.gc0.count_d1_reg[12]_4\ => \gcc0.gc0.count_d1_reg[12]_4\,
      \gcc0.gc0.count_d1_reg[12]_5\ => \gcc0.gc0.count_d1_reg[12]_5\,
      \gcc0.gc0.count_d1_reg[12]_6\ => \gcc0.gc0.count_d1_reg[12]_6\,
      \gcc0.gc0.count_d1_reg[12]_7\ => \gcc0.gc0.count_d1_reg[12]_7\,
      \gcc0.gc0.count_d1_reg[12]_8\ => \gcc0.gc0.count_d1_reg[12]_8\,
      \gcc0.gc0.count_d1_reg[12]_9\ => \gcc0.gc0.count_d1_reg[12]_9\,
      \gcc0.gc0.count_d1_reg[1]_rep__12\ => \gcc0.gc0.count_d1_reg[1]_rep__12\,
      \gcc0.gc0.count_d1_reg[1]_rep__13\ => \gcc0.gc0.count_d1_reg[1]_rep__13\,
      \gcc0.gc0.count_d1_reg[2]_rep__12\ => \gcc0.gc0.count_d1_reg[2]_rep__12\,
      \gcc0.gc0.count_d1_reg[2]_rep__13\ => \gcc0.gc0.count_d1_reg[2]_rep__13\,
      \gcc0.gc0.count_d1_reg[3]_rep__12\ => \gcc0.gc0.count_d1_reg[3]_rep__12\,
      \gcc0.gc0.count_d1_reg[3]_rep__13\ => \gcc0.gc0.count_d1_reg[3]_rep__13\,
      \gcc0.gc0.count_d1_reg[4]_rep__12\ => \gcc0.gc0.count_d1_reg[4]_rep__12\,
      \gcc0.gc0.count_d1_reg[4]_rep__13\ => \gcc0.gc0.count_d1_reg[4]_rep__13\,
      \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__0\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__1\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__10\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__11\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__12\ => \gcc0.gc0.count_d1_reg[5]_rep__12\,
      \gcc0.gc0.count_d1_reg[5]_rep__13\ => \gcc0.gc0.count_d1_reg[5]_rep__13\,
      \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__2\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__3\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__4\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__5\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__6\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__7\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__8\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]_rep__9\(5 downto 0),
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gcc0.gc0.count_d1_reg[7]_0\ => \gcc0.gc0.count_d1_reg[7]_0\,
      \gcc0.gc0.count_d1_reg[7]_1\ => \gcc0.gc0.count_d1_reg[7]_1\,
      \gcc0.gc0.count_d1_reg[7]_2\ => \gcc0.gc0.count_d1_reg[7]_2\,
      \gcc0.gc0.count_d1_reg[7]_3\ => \gcc0.gc0.count_d1_reg[7]_3\,
      \gcc0.gc0.count_d1_reg[7]_4\ => \gcc0.gc0.count_d1_reg[7]_4\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gcc0.gc0.count_d1_reg[8]_0\,
      \gcc0.gc0.count_d1_reg[8]_1\ => \gcc0.gc0.count_d1_reg[8]_1\,
      \gcc0.gc0.count_d1_reg[8]_10\ => \gcc0.gc0.count_d1_reg[8]_10\,
      \gcc0.gc0.count_d1_reg[8]_11\ => \gcc0.gc0.count_d1_reg[8]_11\,
      \gcc0.gc0.count_d1_reg[8]_12\ => \gcc0.gc0.count_d1_reg[8]_12\,
      \gcc0.gc0.count_d1_reg[8]_13\ => \gcc0.gc0.count_d1_reg[8]_13\,
      \gcc0.gc0.count_d1_reg[8]_14\ => \gcc0.gc0.count_d1_reg[8]_14\,
      \gcc0.gc0.count_d1_reg[8]_15\ => \gcc0.gc0.count_d1_reg[8]_15\,
      \gcc0.gc0.count_d1_reg[8]_16\ => \gcc0.gc0.count_d1_reg[8]_16\,
      \gcc0.gc0.count_d1_reg[8]_17\ => \gcc0.gc0.count_d1_reg[8]_17\,
      \gcc0.gc0.count_d1_reg[8]_18\ => \gcc0.gc0.count_d1_reg[8]_18\,
      \gcc0.gc0.count_d1_reg[8]_19\ => \gcc0.gc0.count_d1_reg[8]_19\,
      \gcc0.gc0.count_d1_reg[8]_2\ => \gcc0.gc0.count_d1_reg[8]_2\,
      \gcc0.gc0.count_d1_reg[8]_20\ => \gcc0.gc0.count_d1_reg[8]_20\,
      \gcc0.gc0.count_d1_reg[8]_21\ => \gcc0.gc0.count_d1_reg[8]_21\,
      \gcc0.gc0.count_d1_reg[8]_22\ => \gcc0.gc0.count_d1_reg[8]_22\,
      \gcc0.gc0.count_d1_reg[8]_3\ => \gcc0.gc0.count_d1_reg[8]_3\,
      \gcc0.gc0.count_d1_reg[8]_4\ => \gcc0.gc0.count_d1_reg[8]_4\,
      \gcc0.gc0.count_d1_reg[8]_5\ => \gcc0.gc0.count_d1_reg[8]_5\,
      \gcc0.gc0.count_d1_reg[8]_6\ => \gcc0.gc0.count_d1_reg[8]_6\,
      \gcc0.gc0.count_d1_reg[8]_7\ => \gcc0.gc0.count_d1_reg[8]_7\,
      \gcc0.gc0.count_d1_reg[8]_8\ => \gcc0.gc0.count_d1_reg[8]_8\,
      \gcc0.gc0.count_d1_reg[8]_9\ => \gcc0.gc0.count_d1_reg[8]_9\,
      \gcc0.gc0.count_d1_reg[9]\ => \gcc0.gc0.count_d1_reg[9]\,
      \gcc0.gc0.count_d1_reg[9]_0\ => \gcc0.gc0.count_d1_reg[9]_0\,
      \gcc0.gc0.count_d1_reg[9]_1\ => \gcc0.gc0.count_d1_reg[9]_1\,
      \gcc0.gc0.count_d1_reg[9]_10\ => \gcc0.gc0.count_d1_reg[9]_10\,
      \gcc0.gc0.count_d1_reg[9]_11\ => \gcc0.gc0.count_d1_reg[9]_11\,
      \gcc0.gc0.count_d1_reg[9]_12\ => \gcc0.gc0.count_d1_reg[9]_12\,
      \gcc0.gc0.count_d1_reg[9]_13\ => \gcc0.gc0.count_d1_reg[9]_13\,
      \gcc0.gc0.count_d1_reg[9]_14\ => \gcc0.gc0.count_d1_reg[9]_14\,
      \gcc0.gc0.count_d1_reg[9]_15\ => \gcc0.gc0.count_d1_reg[9]_15\,
      \gcc0.gc0.count_d1_reg[9]_16\ => \gcc0.gc0.count_d1_reg[9]_16\,
      \gcc0.gc0.count_d1_reg[9]_17\ => \gcc0.gc0.count_d1_reg[9]_17\,
      \gcc0.gc0.count_d1_reg[9]_18\ => \gcc0.gc0.count_d1_reg[9]_18\,
      \gcc0.gc0.count_d1_reg[9]_19\ => \gcc0.gc0.count_d1_reg[9]_19\,
      \gcc0.gc0.count_d1_reg[9]_2\ => \gcc0.gc0.count_d1_reg[9]_2\,
      \gcc0.gc0.count_d1_reg[9]_3\ => \gcc0.gc0.count_d1_reg[9]_3\,
      \gcc0.gc0.count_d1_reg[9]_4\ => \gcc0.gc0.count_d1_reg[9]_4\,
      \gcc0.gc0.count_d1_reg[9]_5\ => \gcc0.gc0.count_d1_reg[9]_5\,
      \gcc0.gc0.count_d1_reg[9]_6\ => \gcc0.gc0.count_d1_reg[9]_6\,
      \gcc0.gc0.count_d1_reg[9]_7\ => \gcc0.gc0.count_d1_reg[9]_7\,
      \gcc0.gc0.count_d1_reg[9]_8\ => \gcc0.gc0.count_d1_reg[9]_8\,
      \gcc0.gc0.count_d1_reg[9]_9\ => \gcc0.gc0.count_d1_reg[9]_9\,
      \goreg_dm.dout_i_reg[21]\(21 downto 0) => dout_i(21 downto 0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      s_axi_aclk => s_axi_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(0),
      Q => p_4_out(0),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(10),
      Q => \sig_ip2bus_data_reg[11]\(8),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(11),
      Q => \sig_ip2bus_data_reg[11]\(9),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(12),
      Q => \sig_ip2bus_data_reg[11]\(10),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(13),
      Q => \sig_ip2bus_data_reg[11]\(11),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(14),
      Q => \sig_ip2bus_data_reg[11]\(12),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(15),
      Q => \sig_ip2bus_data_reg[11]\(13),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(16),
      Q => p_4_out(16),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(17),
      Q => p_4_out(17),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(18),
      Q => \sig_ip2bus_data_reg[11]\(14),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(19),
      Q => \sig_ip2bus_data_reg[11]\(15),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(1),
      Q => p_4_out(1),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(20),
      Q => \sig_ip2bus_data_reg[11]\(16),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(21),
      Q => p_4_out(21),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(2),
      Q => \sig_ip2bus_data_reg[11]\(0),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(3),
      Q => \sig_ip2bus_data_reg[11]\(1),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(4),
      Q => \sig_ip2bus_data_reg[11]\(2),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(5),
      Q => \sig_ip2bus_data_reg[11]\(3),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(6),
      Q => \sig_ip2bus_data_reg[11]\(4),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(7),
      Q => \sig_ip2bus_data_reg[11]\(5),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(8),
      Q => \sig_ip2bus_data_reg[11]\(6),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => dout_i(9),
      Q => \sig_ip2bus_data_reg[11]\(7),
      R => SR(0)
    );
\sig_ip2bus_data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg[1][10]\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I2 => p_4_out(21),
      I3 => sig_rd_rlen,
      O => D(4)
    );
\sig_ip2bus_data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_4_out(17),
      I1 => sig_rd_rlen,
      I2 => p_7_out(3),
      I3 => IP2Bus_Error,
      O => D(3)
    );
\sig_ip2bus_data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_4_out(16),
      I1 => sig_rd_rlen,
      I2 => p_7_out(2),
      I3 => IP2Bus_Error,
      O => D(2)
    );
\sig_ip2bus_data[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_4_out(1),
      I1 => sig_rd_rlen,
      I2 => p_7_out(1),
      I3 => Bus_RNW_reg_reg,
      O => D(1)
    );
\sig_ip2bus_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_4_out(0),
      I1 => sig_rd_rlen,
      I2 => p_7_out(0),
      I3 => Bus_RNW_reg_reg,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gc0.count_d1_reg[5]\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC;
    \gc0.count_d1_reg[13]\ : in STD_LOGIC;
    \gc0.count_d1_reg[14]\ : in STD_LOGIC;
    v1_reg_32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.red_pitaya_ps_1_data_fifo_0_compare_5
     port map (
      comp0 => comp0,
      \gc0.count_d1_reg[11]\ => \gc0.count_d1_reg[11]\,
      \gc0.count_d1_reg[13]\ => \gc0.count_d1_reg[13]\,
      \gc0.count_d1_reg[14]\ => \gc0.count_d1_reg[14]\,
      \gc0.count_d1_reg[1]\ => \gc0.count_d1_reg[1]\,
      \gc0.count_d1_reg[3]\ => \gc0.count_d1_reg[3]\,
      \gc0.count_d1_reg[5]\ => \gc0.count_d1_reg[5]\,
      \gc0.count_d1_reg[7]\ => \gc0.count_d1_reg[7]\,
      \gc0.count_d1_reg[9]\ => \gc0.count_d1_reg[9]\
    );
c2: entity work.red_pitaya_ps_1_data_fifo_0_compare_6
     port map (
      comp0 => comp0,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c2_n_0,
      ram_full_i_reg => ram_full_i_reg,
      v1_reg_32(7 downto 0) => v1_reg_32(7 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gc1.count_d2_reg[1]\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]\ : in STD_LOGIC;
    \gc1.count_d2_reg[7]\ : in STD_LOGIC;
    \gc1.count_d2_reg[9]\ : in STD_LOGIC;
    \gc1.count_d2_reg[11]\ : in STD_LOGIC;
    \gc1.count_d2_reg[12]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss__parameterized0\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\red_pitaya_ps_1_data_fifo_0_compare__parameterized0_1\
     port map (
      comp0 => comp0,
      \gc1.count_d2_reg[11]\ => \gc1.count_d2_reg[11]\,
      \gc1.count_d2_reg[12]\ => \gc1.count_d2_reg[12]\,
      \gc1.count_d2_reg[1]\ => \gc1.count_d2_reg[1]\,
      \gc1.count_d2_reg[3]\ => \gc1.count_d2_reg[3]\,
      \gc1.count_d2_reg[5]\ => \gc1.count_d2_reg[5]\,
      \gc1.count_d2_reg[7]\ => \gc1.count_d2_reg[7]\,
      \gc1.count_d2_reg[9]\ => \gc1.count_d2_reg[9]\
    );
c2: entity work.\red_pitaya_ps_1_data_fifo_0_compare__parameterized0_2\
     port map (
      SS(0) => SS(0),
      comp0 => comp0,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c2_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg(6 downto 0) => v1_reg(6 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    p_8_out_1 : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end red_pitaya_ps_1_data_fifo_0_reset_blk_ramfifo;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_reset_blk_ramfifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dest_rst : STD_LOGIC;
  signal \^grstd1.grst_full.grst_f.rst_d3_reg_0\ : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= \^grstd1.grst_full.grst_f.rst_d3_reg_0\;
  \out\ <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => p_8_out_1,
      I3 => ENB_dly_D,
      O => ENB_I
    );
\gcc0.gc0.count_d1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^grstd1.grst_full.grst_f.rst_d3_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^grstd1.grst_full.grst_f.rst_d3_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => dest_rst,
      Q => \^q\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.red_pitaya_ps_1_data_fifo_0_xpm_cdc_sync_rst
     port map (
      dest_clk => s_axi_aclk,
      dest_rst => dest_rst,
      src_rst => inverted_reset
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_areset_n,
      O => inverted_reset
    );
wr_rst_busy_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(3),
      I1 => sckt_wr_rst_cc(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss is
  port (
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    rd_pntr_inv_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    cntr_en : out STD_LOGIC;
    ENA_I_31 : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \greg.ram_wr_en_i_reg\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    v1_reg_32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg_33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    empty_fwft_fb_o_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    ENA_dly_D_65 : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[2]_i_2_n_0\ : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  signal \^ram_full_i_reg_0\ : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_i_reg_0 <= \^ram_full_i_reg_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ENA_dly_D_65,
      I1 => ram_full_fb_i,
      I2 => ram_full_i,
      I3 => axi_str_rxd_tvalid,
      O => ENA_I_31
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => WEA(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => WEA(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => axi_str_rxd_tvalid,
      I1 => ram_full_i,
      I2 => ram_full_fb_i,
      O => \^ram_full_i_reg_0\
    );
axi_str_rxd_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => axi_str_rxd_tready
    );
c0: entity work.red_pitaya_ps_1_data_fifo_0_compare
     port map (
      comp1 => comp1,
      empty_fwft_fb_o_i_reg => empty_fwft_fb_o_i_reg,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \out\,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => c0_n_0,
      ram_full_i_reg_0 => \^ram_full_i_reg_0\,
      v1_reg_32(7 downto 0) => v1_reg_32(7 downto 0)
    );
c1: entity work.red_pitaya_ps_1_data_fifo_0_compare_3
     port map (
      comp1 => comp1,
      v1_reg_33(7 downto 0) => v1_reg_33(7 downto 0)
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5655"
    )
        port map (
      I0 => \gaxi_full_sm.r_valid_r1_reg\,
      I1 => ram_full_fb_i,
      I2 => ram_full_i,
      I3 => axi_str_rxd_tvalid,
      O => cntr_en
    );
\gcc0.gc0.count_d1[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => p_19_out
    );
\greg.ram_wr_en_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      O => \greg.ram_wr_en_i_reg\
    );
\grxd.fg_rxd_wr_length[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAFFFF"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => axi_str_rxd_tvalid,
      I2 => ram_full_i,
      I3 => axi_str_rxd_tlast,
      I4 => s_axi_aresetn,
      I5 => Axi_Str_TxD_AReset,
      O => \grxd.fg_rxd_wr_length_reg[21]\
    );
\grxd.fg_rxd_wr_length[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_str_rxd_tvalid,
      I1 => ram_full_i,
      O => rx_str_wr_en
    );
\grxd.fg_rxd_wr_length[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBA008A"
    )
        port map (
      I0 => \grxd.fg_rxd_wr_length_reg[2]_1\(0),
      I1 => ram_full_i,
      I2 => axi_str_rxd_tvalid,
      I3 => rx_len_wr_en,
      I4 => \grxd.fg_rxd_wr_length[2]_i_2_n_0\,
      I5 => p_3_in,
      O => \grxd.fg_rxd_wr_length_reg[2]\
    );
\grxd.fg_rxd_wr_length[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA000000FC00"
    )
        port map (
      I0 => O(0),
      I1 => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      I2 => rx_len_wr_en,
      I3 => axi_str_rxd_tvalid,
      I4 => ram_full_i,
      I5 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[2]_i_2_n_0\
    );
\grxd.rx_len_wr_en_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => axi_str_rxd_tvalid,
      I1 => ram_full_i,
      I2 => axi_str_rxd_tlast,
      I3 => s_axi_aresetn,
      I4 => Axi_Str_TxD_AReset,
      O => \grxd.rx_len_wr_en_reg\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
plusOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => empty_fwft_fb_o_i_reg,
      I1 => ram_full_fb_i,
      I2 => ram_full_i,
      I3 => axi_str_rxd_tvalid,
      O => p_3_out
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => empty_fwft_fb_o_i_reg,
      I1 => ram_full_fb_i,
      I2 => ram_full_i,
      I3 => axi_str_rxd_tvalid,
      O => rd_pntr_inv_pad(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\
    );
\sig_register_array[0][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAEA"
    )
        port map (
      I0 => rx_fg_len_empty_d1,
      I1 => axi_str_rxd_tvalid,
      I2 => axi_str_rxd_tlast,
      I3 => ram_full_i,
      I4 => empty_fwft_i_reg,
      O => \sig_register_array_reg[0][5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    p_17_out : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_3\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss__parameterized0\ is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
RAM_reg_1088_1151_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => ram_full_fb_i,
      I2 => Q(2),
      O => \gpr1.dout_i_reg[21]_1\
    );
RAM_reg_2112_2175_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => ram_full_fb_i,
      I2 => Q(3),
      O => \gpr1.dout_i_reg[21]_2\
    );
RAM_reg_320_383_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => ram_full_fb_i,
      I2 => Q(0),
      O => \gpr1.dout_i_reg[21]\
    );
RAM_reg_4096_4159_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => ram_full_fb_i,
      I2 => Q(4),
      O => \gpr1.dout_i_reg[21]_3\
    );
RAM_reg_512_575_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => ram_full_fb_i,
      I2 => Q(1),
      O => \gpr1.dout_i_reg[21]_0\
    );
RAM_reg_64_127_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => rx_len_wr_en,
      O => ram_empty_i_reg
    );
c0: entity work.\red_pitaya_ps_1_data_fifo_0_compare__parameterized0\
     port map (
      comp1 => comp1,
      \out\ => ram_full_fb_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_i_reg => c0_n_0,
      rx_len_wr_en => rx_len_wr_en,
      sig_str_rst_reg => sig_str_rst_reg,
      v1_reg(6 downto 0) => v1_reg(6 downto 0)
    );
c1: entity work.\red_pitaya_ps_1_data_fifo_0_compare__parameterized0_0\
     port map (
      comp1 => comp1,
      v1_reg_0(6 downto 0) => v1_reg_0(6 downto 0)
    );
\gcc0.gc0.count_d1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => ram_full_fb_i,
      O => p_17_out
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_axi_wrapper is
  port (
    s_axi4_arready : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    s_axi4_awready : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_wready : out STD_LOGIC;
    \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]\ : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rlast : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi4_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_bready : in STD_LOGIC;
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi4_awid : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_axi_wrapper : entity is "axi_wrapper";
end red_pitaya_ps_1_data_fifo_0_axi_wrapper;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_axi_wrapper is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  SS(0) <= \^ss\(0);
axi_rd_sm: entity work.red_pitaya_ps_1_data_fifo_0_axi_read_wrapper
     port map (
      SR(0) => \^ss\(0),
      \out\ => \out\,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      s_axi4_arid(11 downto 0) => s_axi4_arid(11 downto 0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arready => s_axi4_arready,
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_rid(11 downto 0) => s_axi4_rid(11 downto 0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
axi_wr_fsm: entity work.red_pitaya_ps_1_data_fifo_0_axi_write_wrapper
     port map (
      SR(0) => \^ss\(0),
      \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]_0\ => \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]\,
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awid(11 downto 0) => s_axi4_awid(11 downto 0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bid(11 downto 0) => s_axi4_bid(11 downto 0),
      s_axi4_bready => s_axi4_bready,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    IPIC_STATE_reg : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    \sig_register_array_reg[0][0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rx_channel_reset_reg : out STD_LOGIC;
    IP2Bus_RdAck_reg : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 20 downto 0 );
    sig_rd_rlen_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[11]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[11]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_str_rst_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    sig_IP2Bus_Error : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    IP2Bus_WrAck_reg_0 : in STD_LOGIC;
    IP2Bus_Error1_in : in STD_LOGIC;
    \sig_register_array_reg[0][0]_1\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_register_array_reg[0][1]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    \grxd.rx_fg_len_empty_d1_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    sig_rxd_reset : in STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : in STD_LOGIC;
    \gpes.prog_empty_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \count_reg[5]\ : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg_0\ : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPIC_STATE : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wdata_6_sp_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_register_array_reg[1][3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_7_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC;
    \s_axi_wdata[6]_0\ : in STD_LOGIC;
    s_axi_wdata_3_sp_1 : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_slave_attachment : entity is "slave_attachment";
end red_pitaya_ps_1_data_fifo_0_slave_attachment;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_slave_attachment is
  signal \^gen_bkend_ce_registers[12].ce_out_i_reg[12]\ : STD_LOGIC;
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[5]\ : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_axi_bresp_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal s_axi_wdata_3_sn_1 : STD_LOGIC;
  signal s_axi_wdata_6_sn_1 : STD_LOGIC;
  signal sig_Bus2IP_RNW : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus2ip_addr_i[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair38";
begin
  \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ <= \^gen_bkend_ce_registers[12].ce_out_i_reg[12]\;
  s_axi_bresp(0) <= \^s_axi_bresp\(0);
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  s_axi_wdata_3_sn_1 <= s_axi_wdata_3_sp_1;
  s_axi_wdata_6_sn_1 <= s_axi_wdata_6_sp_1;
IP2Bus_WrAck_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      O => IP2Bus_WrAck_reg
    );
I_DECODER: entity work.red_pitaya_ps_1_data_fifo_0_address_decoder
     port map (
      D(20 downto 0) => D(20 downto 0),
      E(0) => E(0),
      IP2Bus_Error1_in => IP2Bus_Error1_in,
      IP2Bus_RdAck_reg => IP2Bus_RdAck_reg,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg_0,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg => IPIC_STATE_reg,
      Q(16 downto 0) => Q(16 downto 0),
      SR(0) => SR(0),
      \bus2ip_addr_i_reg[5]\(3) => \bus2ip_addr_i_reg_n_0_[5]\,
      \bus2ip_addr_i_reg[5]\(2) => \bus2ip_addr_i_reg_n_0_[4]\,
      \bus2ip_addr_i_reg[5]\(1) => \bus2ip_addr_i_reg_n_0_[3]\,
      \bus2ip_addr_i_reg[5]\(0) => \bus2ip_addr_i_reg_n_0_[2]\,
      \count_reg[5]\ => \count_reg[5]\,
      cs_ce_clr => cs_ce_clr,
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \gaxi_full_sm.r_valid_r1_reg_0\ => \gaxi_full_sm.r_valid_r1_reg_0\,
      \gpes.prog_empty_i_reg\ => \gpes.prog_empty_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      \out\ => \out\,
      p_6_out(0) => p_6_out(0),
      p_7_out(15 downto 0) => p_7_out(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0),
      \s_axi_wdata[6]_0\ => \s_axi_wdata[6]_0\,
      s_axi_wdata_3_sp_1 => s_axi_wdata_3_sn_1,
      s_axi_wdata_6_sp_1 => s_axi_wdata_6_sn_1,
      sig_Bus2IP_RNW => sig_Bus2IP_RNW,
      \sig_ip2bus_data_reg[11]\ => \sig_ip2bus_data_reg[11]\,
      \sig_ip2bus_data_reg[11]_0\ => \sig_ip2bus_data_reg[11]_0\,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][0]_0\ => \sig_register_array_reg[0][0]_0\,
      \sig_register_array_reg[0][0]_1\ => \sig_register_array_reg[0][0]_1\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][11]_0\ => \sig_register_array_reg[0][11]_0\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][1]_0\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][7]_0\ => \sig_register_array_reg[0][7]_0\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][8]_0\ => \sig_register_array_reg[0][8]_0\,
      \sig_register_array_reg[1][0]\(12 downto 0) => \sig_register_array_reg[1][0]\(12 downto 0),
      \sig_register_array_reg[1][3]\(5 downto 0) => \sig_register_array_reg[1][3]\(5 downto 0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_rxd_reset => sig_rxd_reset,
      sig_str_rst_reg => sig_str_rst_reg,
      start2_reg => \^gen_bkend_ce_registers[12].ce_out_i_reg[12]\
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(2),
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_araddr(3),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[2]\,
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[3]\,
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[4]\,
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[5]\,
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => start2_i_1_n_0,
      D => s_axi_arvalid,
      Q => sig_Bus2IP_RNW,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => SS(0),
      Q => rst,
      R => '0'
    );
\s_axi_bresp_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_IP2Bus_Error,
      I1 => state(1),
      I2 => state(0),
      I3 => \^s_axi_bresp\(0),
      O => \s_axi_bresp_i[1]_i_1_n_0\
    );
\s_axi_bresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \s_axi_bresp_i[1]_i_1_n_0\,
      Q => \^s_axi_bresp\(0),
      R => rst
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => s_axi_wready,
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => rst
    );
\s_axi_rdata_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => s_axi_rdata_i
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]\(9),
      Q => s_axi_rdata(9),
      R => rst
    );
\s_axi_rresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => sig_IP2Bus_Error,
      Q => s_axi_rresp(0),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => s_axi_arready,
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => state(0),
      I4 => state(1),
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => \^gen_bkend_ce_registers[12].ce_out_i_reg[12]\,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCFFEE"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state[0]_i_2_n_0\,
      I2 => s_axi_wready,
      I3 => state(0),
      I4 => state(1),
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A2A2A"
    )
        port map (
      I0 => state(0),
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFBFAAAAAAAA"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \^s_axi_bvalid\,
      I2 => s_axi_bready,
      I3 => s_axi_rready,
      I4 => \^s_axi_rvalid\,
      I5 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FFFF4040"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => s_axi_arready,
      I4 => state(1),
      I5 => state(0),
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    ENA_dly_D_4 : out STD_LOGIC;
    ENB_dly_D_5 : out STD_LOGIC;
    ENA_dly_D_6 : out STD_LOGIC;
    ENB_dly_D_7 : out STD_LOGIC;
    ENA_dly_D_8 : out STD_LOGIC;
    ENB_dly_D_9 : out STD_LOGIC;
    ENA_dly_D_10 : out STD_LOGIC;
    ENB_dly_D_11 : out STD_LOGIC;
    ENA_dly_D_12 : out STD_LOGIC;
    ENB_dly_D_13 : out STD_LOGIC;
    ENA_dly_D_14 : out STD_LOGIC;
    ENB_dly_D_15 : out STD_LOGIC;
    ENA_dly_D_16 : out STD_LOGIC;
    ENB_dly_D_17 : out STD_LOGIC;
    ENA_dly_D_18 : out STD_LOGIC;
    ENB_dly_D_19 : out STD_LOGIC;
    ENA_dly_D_20 : out STD_LOGIC;
    ENB_dly_D_21 : out STD_LOGIC;
    ENA_dly_D_22 : out STD_LOGIC;
    ENB_dly_D_23 : out STD_LOGIC;
    ENA_dly_D_24 : out STD_LOGIC;
    ENB_dly_D_25 : out STD_LOGIC;
    ENA_dly_D_26 : out STD_LOGIC;
    ENB_dly_D_27 : out STD_LOGIC;
    ENA_dly_D_28 : out STD_LOGIC;
    ENB_dly_D_29 : out STD_LOGIC;
    ENA_dly_D_30 : out STD_LOGIC;
    ENB_dly_D_31 : out STD_LOGIC;
    ENA_dly_D_32 : out STD_LOGIC;
    ENB_dly_D_33 : out STD_LOGIC;
    ENA_dly_D_34 : out STD_LOGIC;
    ENB_dly_D_35 : out STD_LOGIC;
    ENA_dly_D_36 : out STD_LOGIC;
    ENB_dly_D_37 : out STD_LOGIC;
    ENA_dly_D_38 : out STD_LOGIC;
    ENB_dly_D_39 : out STD_LOGIC;
    ENA_dly_D_40 : out STD_LOGIC;
    ENB_dly_D_41 : out STD_LOGIC;
    ENA_dly_D_42 : out STD_LOGIC;
    ENB_dly_D_43 : out STD_LOGIC;
    ENA_dly_D_44 : out STD_LOGIC;
    ENB_dly_D_45 : out STD_LOGIC;
    ENA_dly_D_46 : out STD_LOGIC;
    ENB_dly_D_47 : out STD_LOGIC;
    ENA_dly_D_48 : out STD_LOGIC;
    ENB_dly_D_49 : out STD_LOGIC;
    ENA_dly_D_50 : out STD_LOGIC;
    ENB_dly_D_51 : out STD_LOGIC;
    ENA_dly_D_52 : out STD_LOGIC;
    ENB_dly_D_53 : out STD_LOGIC;
    ENA_dly_D_54 : out STD_LOGIC;
    ENB_dly_D_55 : out STD_LOGIC;
    ENA_dly_D_56 : out STD_LOGIC;
    ENB_dly_D_57 : out STD_LOGIC;
    ENA_dly_D_58 : out STD_LOGIC;
    ENB_dly_D_59 : out STD_LOGIC;
    ENA_dly_D_60 : out STD_LOGIC;
    ENB_dly_D_61 : out STD_LOGIC;
    ENA_dly_D_62 : out STD_LOGIC;
    ENB_dly_D_63 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_64 : in STD_LOGIC;
    ENB_I_65 : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ENA_I_66 : in STD_LOGIC;
    ENB_I_67 : in STD_LOGIC;
    ENA_I_68 : in STD_LOGIC;
    ENB_I_69 : in STD_LOGIC;
    ENA_I_70 : in STD_LOGIC;
    ENB_I_71 : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_72 : in STD_LOGIC;
    ENB_I_73 : in STD_LOGIC;
    ENA_I_74 : in STD_LOGIC;
    ENB_I_75 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_76 : in STD_LOGIC;
    ENB_I_77 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_78 : in STD_LOGIC;
    ENB_I_79 : in STD_LOGIC;
    ENA_I_80 : in STD_LOGIC;
    ENB_I_81 : in STD_LOGIC;
    ENA_I_82 : in STD_LOGIC;
    ENB_I_83 : in STD_LOGIC;
    ENA_I_84 : in STD_LOGIC;
    ENB_I_85 : in STD_LOGIC;
    ENA_I_86 : in STD_LOGIC;
    ENB_I_87 : in STD_LOGIC;
    ENA_I_88 : in STD_LOGIC;
    ENB_I_89 : in STD_LOGIC;
    ENA_I_90 : in STD_LOGIC;
    ENB_I_91 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_92 : in STD_LOGIC;
    ENB_I_93 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_94 : in STD_LOGIC;
    ENB_I_95 : in STD_LOGIC;
    ENA_I_96 : in STD_LOGIC;
    ENB_I_97 : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_98 : in STD_LOGIC;
    ENB_I_99 : in STD_LOGIC;
    ENA_I_100 : in STD_LOGIC;
    ENB_I_101 : in STD_LOGIC;
    ENA_I_102 : in STD_LOGIC;
    ENB_I_103 : in STD_LOGIC;
    ENA_I_104 : in STD_LOGIC;
    ENB_I_105 : in STD_LOGIC;
    ENA_I_106 : in STD_LOGIC;
    ENB_I_107 : in STD_LOGIC;
    ENA_I_108 : in STD_LOGIC;
    ENB_I_109 : in STD_LOGIC;
    ENA_I_110 : in STD_LOGIC;
    ENB_I_111 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_112 : in STD_LOGIC;
    ENB_I_113 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_114 : in STD_LOGIC;
    ENB_I_115 : in STD_LOGIC;
    ENA_I_116 : in STD_LOGIC;
    ENB_I_117 : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_118 : in STD_LOGIC;
    ENB_I_119 : in STD_LOGIC;
    ENA_I_120 : in STD_LOGIC;
    ENB_I_121 : in STD_LOGIC;
    ENA_I_122 : in STD_LOGIC;
    ENB_I_123 : in STD_LOGIC;
    ENA_I_124 : in STD_LOGIC;
    ENB_I_125 : in STD_LOGIC;
    ENA_I_126 : in STD_LOGIC;
    ENB_I_127 : in STD_LOGIC;
    p_8_out_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end red_pitaya_ps_1_data_fifo_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_generic_cstr is
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_mux__parameterized0\
     port map (
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(14 downto 12),
      D(31 downto 0) => D(32 downto 1),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(7) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(6) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(5) => \ramloop[16].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(4) => \ramloop[16].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(3) => \ramloop[16].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(2) => \ramloop[16].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(1) => \ramloop[16].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[16].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[15].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_19\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_20\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_21\(0) => \ramloop[16].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22\(0) => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_23\(0) => \ramloop[14].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24\(0) => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_25\(0) => \ramloop[20].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_26\(0) => \ramloop[19].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_27\(0) => \ramloop[18].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_28\(0) => \ramloop[17].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_29\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_30\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_31\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_32\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_33\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_34\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_35\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_36\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_37\(0) => \ramloop[24].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_38\(0) => \ramloop[23].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_39\(0) => \ramloop[22].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_40\(0) => \ramloop[21].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_41\(0) => \ramloop[28].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_42\(0) => \ramloop[27].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_43\(0) => \ramloop[26].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_44\(0) => \ramloop[25].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_45\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_46\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_47\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_48\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_49\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_50\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_51\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_52\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53\(0) => \ramloop[32].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_54\(0) => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_55\(0) => \ramloop[30].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_56\(0) => \ramloop[29].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_57\(0) => \ramloop[36].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_58\(0) => \ramloop[35].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_59\(0) => \ramloop[34].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_60\(0) => \ramloop[33].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[12].ram.r_n_4\,
      DOBDO(3) => \ramloop[8].ram.r_n_0\,
      DOBDO(2) => \ramloop[8].ram.r_n_1\,
      DOBDO(1) => \ramloop[8].ram.r_n_2\,
      DOBDO(0) => \ramloop[8].ram.r_n_3\,
      DOPBDOP(0) => \ramloop[8].ram.r_n_4\,
      Q(1 downto 0) => Q(1 downto 0),
      p_8_out_1 => p_8_out_1,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[0].ram.r\: entity work.red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width
     port map (
      ADDRARDADDR(14 downto 0) => ADDRARDADDR(14 downto 0),
      ADDRBWRADDR(14 downto 0) => ADDRBWRADDR(14 downto 0),
      D(0) => D(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[10].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      ENA_I_74 => ENA_I_74,
      ENA_dly_D_10 => ENA_dly_D_10,
      ENB_I_75 => ENB_I_75,
      ENB_dly_D_11 => ENB_dly_D_11,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[12]\(3) => \ramloop[10].ram.r_n_0\,
      \goreg_bm.dout_i_reg[12]\(2) => \ramloop[10].ram.r_n_1\,
      \goreg_bm.dout_i_reg[12]\(1) => \ramloop[10].ram.r_n_2\,
      \goreg_bm.dout_i_reg[12]\(0) => \ramloop[10].ram.r_n_3\,
      \goreg_bm.dout_i_reg[13]\(0) => \ramloop[10].ram.r_n_4\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_0(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[11].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_76 => ENA_I_76,
      ENA_dly_D_12 => ENA_dly_D_12,
      ENB_I_77 => ENB_I_77,
      ENB_dly_D_13 => ENB_dly_D_13,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3) => \ramloop[11].ram.r_n_0\,
      \goreg_bm.dout_i_reg[12]\(2) => \ramloop[11].ram.r_n_1\,
      \goreg_bm.dout_i_reg[12]\(1) => \ramloop[11].ram.r_n_2\,
      \goreg_bm.dout_i_reg[12]\(0) => \ramloop[11].ram.r_n_3\,
      \goreg_bm.dout_i_reg[13]\(0) => \ramloop[11].ram.r_n_4\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_1(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[12].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      ENA_I_78 => ENA_I_78,
      ENA_dly_D_14 => ENA_dly_D_14,
      ENB_I_79 => ENB_I_79,
      ENB_dly_D_15 => ENB_dly_D_15,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[12]\(3) => \ramloop[12].ram.r_n_0\,
      \goreg_bm.dout_i_reg[12]\(2) => \ramloop[12].ram.r_n_1\,
      \goreg_bm.dout_i_reg[12]\(1) => \ramloop[12].ram.r_n_2\,
      \goreg_bm.dout_i_reg[12]\(0) => \ramloop[12].ram.r_n_3\,
      \goreg_bm.dout_i_reg[13]\(0) => \ramloop[12].ram.r_n_4\,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg_0(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[13].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_80 => ENA_I_80,
      ENA_dly_D_16 => ENA_dly_D_16,
      ENB_I_81 => ENB_I_81,
      ENB_dly_D_17 => ENB_dly_D_17,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(13 downto 5),
      \goreg_bm.dout_i_reg[21]\(7) => \ramloop[13].ram.r_n_0\,
      \goreg_bm.dout_i_reg[21]\(6) => \ramloop[13].ram.r_n_1\,
      \goreg_bm.dout_i_reg[21]\(5) => \ramloop[13].ram.r_n_2\,
      \goreg_bm.dout_i_reg[21]\(4) => \ramloop[13].ram.r_n_3\,
      \goreg_bm.dout_i_reg[21]\(3) => \ramloop[13].ram.r_n_4\,
      \goreg_bm.dout_i_reg[21]\(2) => \ramloop[13].ram.r_n_5\,
      \goreg_bm.dout_i_reg[21]\(1) => \ramloop[13].ram.r_n_6\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[13].ram.r_n_7\,
      \goreg_bm.dout_i_reg[22]\(0) => \ramloop[13].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_1(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[14].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      ENA_I_82 => ENA_I_82,
      ENA_dly_D_18 => ENA_dly_D_18,
      ENB_I_83 => ENB_I_83,
      ENB_dly_D_19 => ENB_dly_D_19,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(13 downto 5),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7) => \ramloop[14].ram.r_n_0\,
      \goreg_bm.dout_i_reg[21]\(6) => \ramloop[14].ram.r_n_1\,
      \goreg_bm.dout_i_reg[21]\(5) => \ramloop[14].ram.r_n_2\,
      \goreg_bm.dout_i_reg[21]\(4) => \ramloop[14].ram.r_n_3\,
      \goreg_bm.dout_i_reg[21]\(3) => \ramloop[14].ram.r_n_4\,
      \goreg_bm.dout_i_reg[21]\(2) => \ramloop[14].ram.r_n_5\,
      \goreg_bm.dout_i_reg[21]\(1) => \ramloop[14].ram.r_n_6\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[14].ram.r_n_7\,
      \goreg_bm.dout_i_reg[22]\(0) => \ramloop[14].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_0(0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[15].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_84 => ENA_I_84,
      ENA_dly_D_20 => ENA_dly_D_20,
      ENB_I_85 => ENB_I_85,
      ENB_dly_D_21 => ENB_dly_D_21,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(13 downto 5),
      \goreg_bm.dout_i_reg[21]\(7) => \ramloop[15].ram.r_n_0\,
      \goreg_bm.dout_i_reg[21]\(6) => \ramloop[15].ram.r_n_1\,
      \goreg_bm.dout_i_reg[21]\(5) => \ramloop[15].ram.r_n_2\,
      \goreg_bm.dout_i_reg[21]\(4) => \ramloop[15].ram.r_n_3\,
      \goreg_bm.dout_i_reg[21]\(3) => \ramloop[15].ram.r_n_4\,
      \goreg_bm.dout_i_reg[21]\(2) => \ramloop[15].ram.r_n_5\,
      \goreg_bm.dout_i_reg[21]\(1) => \ramloop[15].ram.r_n_6\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[15].ram.r_n_7\,
      \goreg_bm.dout_i_reg[22]\(0) => \ramloop[15].ram.r_n_8\,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg_1(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[16].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      ENA_I_86 => ENA_I_86,
      ENA_dly_D_22 => ENA_dly_D_22,
      ENB_I_87 => ENB_I_87,
      ENB_dly_D_23 => ENB_dly_D_23,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(13 downto 5),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7) => \ramloop[16].ram.r_n_0\,
      \goreg_bm.dout_i_reg[21]\(6) => \ramloop[16].ram.r_n_1\,
      \goreg_bm.dout_i_reg[21]\(5) => \ramloop[16].ram.r_n_2\,
      \goreg_bm.dout_i_reg[21]\(4) => \ramloop[16].ram.r_n_3\,
      \goreg_bm.dout_i_reg[21]\(3) => \ramloop[16].ram.r_n_4\,
      \goreg_bm.dout_i_reg[21]\(2) => \ramloop[16].ram.r_n_5\,
      \goreg_bm.dout_i_reg[21]\(1) => \ramloop[16].ram.r_n_6\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[16].ram.r_n_7\,
      \goreg_bm.dout_i_reg[22]\(0) => \ramloop[16].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_0(0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[17].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_88 => ENA_I_88,
      ENA_dly_D_24 => ENA_dly_D_24,
      ENB_I_89 => ENB_I_89,
      ENB_dly_D_25 => ENB_dly_D_25,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(13 downto 5),
      \goreg_bm.dout_i_reg[21]\(7) => \ramloop[17].ram.r_n_0\,
      \goreg_bm.dout_i_reg[21]\(6) => \ramloop[17].ram.r_n_1\,
      \goreg_bm.dout_i_reg[21]\(5) => \ramloop[17].ram.r_n_2\,
      \goreg_bm.dout_i_reg[21]\(4) => \ramloop[17].ram.r_n_3\,
      \goreg_bm.dout_i_reg[21]\(3) => \ramloop[17].ram.r_n_4\,
      \goreg_bm.dout_i_reg[21]\(2) => \ramloop[17].ram.r_n_5\,
      \goreg_bm.dout_i_reg[21]\(1) => \ramloop[17].ram.r_n_6\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[17].ram.r_n_7\,
      \goreg_bm.dout_i_reg[22]\(0) => \ramloop[17].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_1(0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[18].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      ENA_I_90 => ENA_I_90,
      ENA_dly_D_26 => ENA_dly_D_26,
      ENB_I_91 => ENB_I_91,
      ENB_dly_D_27 => ENB_dly_D_27,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(13 downto 5),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7) => \ramloop[18].ram.r_n_0\,
      \goreg_bm.dout_i_reg[21]\(6) => \ramloop[18].ram.r_n_1\,
      \goreg_bm.dout_i_reg[21]\(5) => \ramloop[18].ram.r_n_2\,
      \goreg_bm.dout_i_reg[21]\(4) => \ramloop[18].ram.r_n_3\,
      \goreg_bm.dout_i_reg[21]\(3) => \ramloop[18].ram.r_n_4\,
      \goreg_bm.dout_i_reg[21]\(2) => \ramloop[18].ram.r_n_5\,
      \goreg_bm.dout_i_reg[21]\(1) => \ramloop[18].ram.r_n_6\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[18].ram.r_n_7\,
      \goreg_bm.dout_i_reg[22]\(0) => \ramloop[18].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_2(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[19].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      ENA_I_92 => ENA_I_92,
      ENA_dly_D_28 => ENA_dly_D_28,
      ENB_I_93 => ENB_I_93,
      ENB_dly_D_29 => ENB_dly_D_29,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(13 downto 5),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7) => \ramloop[19].ram.r_n_0\,
      \goreg_bm.dout_i_reg[21]\(6) => \ramloop[19].ram.r_n_1\,
      \goreg_bm.dout_i_reg[21]\(5) => \ramloop[19].ram.r_n_2\,
      \goreg_bm.dout_i_reg[21]\(4) => \ramloop[19].ram.r_n_3\,
      \goreg_bm.dout_i_reg[21]\(3) => \ramloop[19].ram.r_n_4\,
      \goreg_bm.dout_i_reg[21]\(2) => \ramloop[19].ram.r_n_5\,
      \goreg_bm.dout_i_reg[21]\(1) => \ramloop[19].ram.r_n_6\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[19].ram.r_n_7\,
      \goreg_bm.dout_i_reg[22]\(0) => \ramloop[19].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_1(0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[20].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      ENA_I_94 => ENA_I_94,
      ENA_dly_D_30 => ENA_dly_D_30,
      ENB_I_95 => ENB_I_95,
      ENB_dly_D_31 => ENB_dly_D_31,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(13 downto 5),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[21]\(7) => \ramloop[20].ram.r_n_0\,
      \goreg_bm.dout_i_reg[21]\(6) => \ramloop[20].ram.r_n_1\,
      \goreg_bm.dout_i_reg[21]\(5) => \ramloop[20].ram.r_n_2\,
      \goreg_bm.dout_i_reg[21]\(4) => \ramloop[20].ram.r_n_3\,
      \goreg_bm.dout_i_reg[21]\(3) => \ramloop[20].ram.r_n_4\,
      \goreg_bm.dout_i_reg[21]\(2) => \ramloop[20].ram.r_n_5\,
      \goreg_bm.dout_i_reg[21]\(1) => \ramloop[20].ram.r_n_6\,
      \goreg_bm.dout_i_reg[21]\(0) => \ramloop[20].ram.r_n_7\,
      \goreg_bm.dout_i_reg[22]\(0) => \ramloop[20].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_2(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[21].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      ENA_I_96 => ENA_I_96,
      ENA_dly_D_32 => ENA_dly_D_32,
      ENB_I_97 => ENB_I_97,
      ENB_dly_D_33 => ENB_dly_D_33,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(22 downto 14),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7) => \ramloop[21].ram.r_n_0\,
      \goreg_bm.dout_i_reg[30]\(6) => \ramloop[21].ram.r_n_1\,
      \goreg_bm.dout_i_reg[30]\(5) => \ramloop[21].ram.r_n_2\,
      \goreg_bm.dout_i_reg[30]\(4) => \ramloop[21].ram.r_n_3\,
      \goreg_bm.dout_i_reg[30]\(3) => \ramloop[21].ram.r_n_4\,
      \goreg_bm.dout_i_reg[30]\(2) => \ramloop[21].ram.r_n_5\,
      \goreg_bm.dout_i_reg[30]\(1) => \ramloop[21].ram.r_n_6\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[21].ram.r_n_7\,
      \goreg_bm.dout_i_reg[31]\(0) => \ramloop[21].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_3(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[22].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      ENA_I_98 => ENA_I_98,
      ENA_dly_D_34 => ENA_dly_D_34,
      ENB_I_99 => ENB_I_99,
      ENB_dly_D_35 => ENB_dly_D_35,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(22 downto 14),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7) => \ramloop[22].ram.r_n_0\,
      \goreg_bm.dout_i_reg[30]\(6) => \ramloop[22].ram.r_n_1\,
      \goreg_bm.dout_i_reg[30]\(5) => \ramloop[22].ram.r_n_2\,
      \goreg_bm.dout_i_reg[30]\(4) => \ramloop[22].ram.r_n_3\,
      \goreg_bm.dout_i_reg[30]\(3) => \ramloop[22].ram.r_n_4\,
      \goreg_bm.dout_i_reg[30]\(2) => \ramloop[22].ram.r_n_5\,
      \goreg_bm.dout_i_reg[30]\(1) => \ramloop[22].ram.r_n_6\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[22].ram.r_n_7\,
      \goreg_bm.dout_i_reg[31]\(0) => \ramloop[22].ram.r_n_8\,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg_2(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[23].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      ENA_I_100 => ENA_I_100,
      ENA_dly_D_36 => ENA_dly_D_36,
      ENB_I_101 => ENB_I_101,
      ENB_dly_D_37 => ENB_dly_D_37,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(22 downto 14),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7) => \ramloop[23].ram.r_n_0\,
      \goreg_bm.dout_i_reg[30]\(6) => \ramloop[23].ram.r_n_1\,
      \goreg_bm.dout_i_reg[30]\(5) => \ramloop[23].ram.r_n_2\,
      \goreg_bm.dout_i_reg[30]\(4) => \ramloop[23].ram.r_n_3\,
      \goreg_bm.dout_i_reg[30]\(3) => \ramloop[23].ram.r_n_4\,
      \goreg_bm.dout_i_reg[30]\(2) => \ramloop[23].ram.r_n_5\,
      \goreg_bm.dout_i_reg[30]\(1) => \ramloop[23].ram.r_n_6\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[23].ram.r_n_7\,
      \goreg_bm.dout_i_reg[31]\(0) => \ramloop[23].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_3(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[24].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      ENA_I_102 => ENA_I_102,
      ENA_dly_D_38 => ENA_dly_D_38,
      ENB_I_103 => ENB_I_103,
      ENB_dly_D_39 => ENB_dly_D_39,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(22 downto 14),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7) => \ramloop[24].ram.r_n_0\,
      \goreg_bm.dout_i_reg[30]\(6) => \ramloop[24].ram.r_n_1\,
      \goreg_bm.dout_i_reg[30]\(5) => \ramloop[24].ram.r_n_2\,
      \goreg_bm.dout_i_reg[30]\(4) => \ramloop[24].ram.r_n_3\,
      \goreg_bm.dout_i_reg[30]\(3) => \ramloop[24].ram.r_n_4\,
      \goreg_bm.dout_i_reg[30]\(2) => \ramloop[24].ram.r_n_5\,
      \goreg_bm.dout_i_reg[30]\(1) => \ramloop[24].ram.r_n_6\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[24].ram.r_n_7\,
      \goreg_bm.dout_i_reg[31]\(0) => \ramloop[24].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_2(0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[25].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      ENA_I_104 => ENA_I_104,
      ENA_dly_D_40 => ENA_dly_D_40,
      ENB_I_105 => ENB_I_105,
      ENB_dly_D_41 => ENB_dly_D_41,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(22 downto 14),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7) => \ramloop[25].ram.r_n_0\,
      \goreg_bm.dout_i_reg[30]\(6) => \ramloop[25].ram.r_n_1\,
      \goreg_bm.dout_i_reg[30]\(5) => \ramloop[25].ram.r_n_2\,
      \goreg_bm.dout_i_reg[30]\(4) => \ramloop[25].ram.r_n_3\,
      \goreg_bm.dout_i_reg[30]\(3) => \ramloop[25].ram.r_n_4\,
      \goreg_bm.dout_i_reg[30]\(2) => \ramloop[25].ram.r_n_5\,
      \goreg_bm.dout_i_reg[30]\(1) => \ramloop[25].ram.r_n_6\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[25].ram.r_n_7\,
      \goreg_bm.dout_i_reg[31]\(0) => \ramloop[25].ram.r_n_8\,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg_3(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[26].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized25\
     port map (
      ENA_I_106 => ENA_I_106,
      ENA_dly_D_42 => ENA_dly_D_42,
      ENB_I_107 => ENB_I_107,
      ENB_dly_D_43 => ENB_dly_D_43,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(22 downto 14),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7) => \ramloop[26].ram.r_n_0\,
      \goreg_bm.dout_i_reg[30]\(6) => \ramloop[26].ram.r_n_1\,
      \goreg_bm.dout_i_reg[30]\(5) => \ramloop[26].ram.r_n_2\,
      \goreg_bm.dout_i_reg[30]\(4) => \ramloop[26].ram.r_n_3\,
      \goreg_bm.dout_i_reg[30]\(3) => \ramloop[26].ram.r_n_4\,
      \goreg_bm.dout_i_reg[30]\(2) => \ramloop[26].ram.r_n_5\,
      \goreg_bm.dout_i_reg[30]\(1) => \ramloop[26].ram.r_n_6\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[26].ram.r_n_7\,
      \goreg_bm.dout_i_reg[31]\(0) => \ramloop[26].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_2(0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[27].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized26\
     port map (
      ENA_I_108 => ENA_I_108,
      ENA_dly_D_44 => ENA_dly_D_44,
      ENB_I_109 => ENB_I_109,
      ENB_dly_D_45 => ENB_dly_D_45,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(22 downto 14),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7) => \ramloop[27].ram.r_n_0\,
      \goreg_bm.dout_i_reg[30]\(6) => \ramloop[27].ram.r_n_1\,
      \goreg_bm.dout_i_reg[30]\(5) => \ramloop[27].ram.r_n_2\,
      \goreg_bm.dout_i_reg[30]\(4) => \ramloop[27].ram.r_n_3\,
      \goreg_bm.dout_i_reg[30]\(3) => \ramloop[27].ram.r_n_4\,
      \goreg_bm.dout_i_reg[30]\(2) => \ramloop[27].ram.r_n_5\,
      \goreg_bm.dout_i_reg[30]\(1) => \ramloop[27].ram.r_n_6\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[27].ram.r_n_7\,
      \goreg_bm.dout_i_reg[31]\(0) => \ramloop[27].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_3(0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[28].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized27\
     port map (
      ENA_I_110 => ENA_I_110,
      ENA_dly_D_46 => ENA_dly_D_46,
      ENB_I_111 => ENB_I_111,
      ENB_dly_D_47 => ENB_dly_D_47,
      WEA(0) => WEA(1),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(22 downto 14),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \goreg_bm.dout_i_reg[30]\(7) => \ramloop[28].ram.r_n_0\,
      \goreg_bm.dout_i_reg[30]\(6) => \ramloop[28].ram.r_n_1\,
      \goreg_bm.dout_i_reg[30]\(5) => \ramloop[28].ram.r_n_2\,
      \goreg_bm.dout_i_reg[30]\(4) => \ramloop[28].ram.r_n_3\,
      \goreg_bm.dout_i_reg[30]\(3) => \ramloop[28].ram.r_n_4\,
      \goreg_bm.dout_i_reg[30]\(2) => \ramloop[28].ram.r_n_5\,
      \goreg_bm.dout_i_reg[30]\(1) => \ramloop[28].ram.r_n_6\,
      \goreg_bm.dout_i_reg[30]\(0) => \ramloop[28].ram.r_n_7\,
      \goreg_bm.dout_i_reg[31]\(0) => \ramloop[28].ram.r_n_8\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[29].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized28\
     port map (
      ENA_I_112 => ENA_I_112,
      ENA_dly_D_48 => ENA_dly_D_48,
      ENB_I_113 => ENB_I_113,
      ENB_dly_D_49 => ENB_dly_D_49,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(31 downto 23),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7) => \ramloop[29].ram.r_n_0\,
      \goreg_bm.dout_i_reg[39]\(6) => \ramloop[29].ram.r_n_1\,
      \goreg_bm.dout_i_reg[39]\(5) => \ramloop[29].ram.r_n_2\,
      \goreg_bm.dout_i_reg[39]\(4) => \ramloop[29].ram.r_n_3\,
      \goreg_bm.dout_i_reg[39]\(3) => \ramloop[29].ram.r_n_4\,
      \goreg_bm.dout_i_reg[39]\(2) => \ramloop[29].ram.r_n_5\,
      \goreg_bm.dout_i_reg[39]\(1) => \ramloop[29].ram.r_n_6\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[29].ram.r_n_7\,
      \goreg_bm.dout_i_reg[40]\(0) => \ramloop[29].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_3(0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[30].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized29\
     port map (
      ENA_I_114 => ENA_I_114,
      ENA_dly_D_50 => ENA_dly_D_50,
      ENB_I_115 => ENB_I_115,
      ENB_dly_D_51 => ENB_dly_D_51,
      WEA(0) => WEA(1),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(31 downto 23),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7) => \ramloop[30].ram.r_n_0\,
      \goreg_bm.dout_i_reg[39]\(6) => \ramloop[30].ram.r_n_1\,
      \goreg_bm.dout_i_reg[39]\(5) => \ramloop[30].ram.r_n_2\,
      \goreg_bm.dout_i_reg[39]\(4) => \ramloop[30].ram.r_n_3\,
      \goreg_bm.dout_i_reg[39]\(3) => \ramloop[30].ram.r_n_4\,
      \goreg_bm.dout_i_reg[39]\(2) => \ramloop[30].ram.r_n_5\,
      \goreg_bm.dout_i_reg[39]\(1) => \ramloop[30].ram.r_n_6\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[30].ram.r_n_7\,
      \goreg_bm.dout_i_reg[40]\(0) => \ramloop[30].ram.r_n_8\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[31].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized30\
     port map (
      ENA_I_116 => ENA_I_116,
      ENA_dly_D_52 => ENA_dly_D_52,
      ENB_I_117 => ENB_I_117,
      ENB_dly_D_53 => ENB_dly_D_53,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(31 downto 23),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7) => \ramloop[31].ram.r_n_0\,
      \goreg_bm.dout_i_reg[39]\(6) => \ramloop[31].ram.r_n_1\,
      \goreg_bm.dout_i_reg[39]\(5) => \ramloop[31].ram.r_n_2\,
      \goreg_bm.dout_i_reg[39]\(4) => \ramloop[31].ram.r_n_3\,
      \goreg_bm.dout_i_reg[39]\(3) => \ramloop[31].ram.r_n_4\,
      \goreg_bm.dout_i_reg[39]\(2) => \ramloop[31].ram.r_n_5\,
      \goreg_bm.dout_i_reg[39]\(1) => \ramloop[31].ram.r_n_6\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[31].ram.r_n_7\,
      \goreg_bm.dout_i_reg[40]\(0) => \ramloop[31].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_4(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[32].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized31\
     port map (
      ENA_I_118 => ENA_I_118,
      ENA_dly_D_54 => ENA_dly_D_54,
      ENB_I_119 => ENB_I_119,
      ENB_dly_D_55 => ENB_dly_D_55,
      WEA(1 downto 0) => WEA(1 downto 0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(31 downto 23),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7) => \ramloop[32].ram.r_n_0\,
      \goreg_bm.dout_i_reg[39]\(6) => \ramloop[32].ram.r_n_1\,
      \goreg_bm.dout_i_reg[39]\(5) => \ramloop[32].ram.r_n_2\,
      \goreg_bm.dout_i_reg[39]\(4) => \ramloop[32].ram.r_n_3\,
      \goreg_bm.dout_i_reg[39]\(3) => \ramloop[32].ram.r_n_4\,
      \goreg_bm.dout_i_reg[39]\(2) => \ramloop[32].ram.r_n_5\,
      \goreg_bm.dout_i_reg[39]\(1) => \ramloop[32].ram.r_n_6\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[32].ram.r_n_7\,
      \goreg_bm.dout_i_reg[40]\(0) => \ramloop[32].ram.r_n_8\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[33].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized32\
     port map (
      ENA_I_120 => ENA_I_120,
      ENA_dly_D_56 => ENA_dly_D_56,
      ENB_I_121 => ENB_I_121,
      ENB_dly_D_57 => ENB_dly_D_57,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(31 downto 23),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7) => \ramloop[33].ram.r_n_0\,
      \goreg_bm.dout_i_reg[39]\(6) => \ramloop[33].ram.r_n_1\,
      \goreg_bm.dout_i_reg[39]\(5) => \ramloop[33].ram.r_n_2\,
      \goreg_bm.dout_i_reg[39]\(4) => \ramloop[33].ram.r_n_3\,
      \goreg_bm.dout_i_reg[39]\(3) => \ramloop[33].ram.r_n_4\,
      \goreg_bm.dout_i_reg[39]\(2) => \ramloop[33].ram.r_n_5\,
      \goreg_bm.dout_i_reg[39]\(1) => \ramloop[33].ram.r_n_6\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[33].ram.r_n_7\,
      \goreg_bm.dout_i_reg[40]\(0) => \ramloop[33].ram.r_n_8\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_4(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[34].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized33\
     port map (
      ENA_I_122 => ENA_I_122,
      ENA_dly_D_58 => ENA_dly_D_58,
      ENB_I_123 => ENB_I_123,
      ENB_dly_D_59 => ENB_dly_D_59,
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(31 downto 23),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7) => \ramloop[34].ram.r_n_0\,
      \goreg_bm.dout_i_reg[39]\(6) => \ramloop[34].ram.r_n_1\,
      \goreg_bm.dout_i_reg[39]\(5) => \ramloop[34].ram.r_n_2\,
      \goreg_bm.dout_i_reg[39]\(4) => \ramloop[34].ram.r_n_3\,
      \goreg_bm.dout_i_reg[39]\(3) => \ramloop[34].ram.r_n_4\,
      \goreg_bm.dout_i_reg[39]\(2) => \ramloop[34].ram.r_n_5\,
      \goreg_bm.dout_i_reg[39]\(1) => \ramloop[34].ram.r_n_6\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[34].ram.r_n_7\,
      \goreg_bm.dout_i_reg[40]\(0) => \ramloop[34].ram.r_n_8\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[35].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized34\
     port map (
      ENA_I_124 => ENA_I_124,
      ENA_dly_D_60 => ENA_dly_D_60,
      ENB_I_125 => ENB_I_125,
      ENB_dly_D_61 => ENB_dly_D_61,
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(31 downto 23),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7) => \ramloop[35].ram.r_n_0\,
      \goreg_bm.dout_i_reg[39]\(6) => \ramloop[35].ram.r_n_1\,
      \goreg_bm.dout_i_reg[39]\(5) => \ramloop[35].ram.r_n_2\,
      \goreg_bm.dout_i_reg[39]\(4) => \ramloop[35].ram.r_n_3\,
      \goreg_bm.dout_i_reg[39]\(3) => \ramloop[35].ram.r_n_4\,
      \goreg_bm.dout_i_reg[39]\(2) => \ramloop[35].ram.r_n_5\,
      \goreg_bm.dout_i_reg[39]\(1) => \ramloop[35].ram.r_n_6\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[35].ram.r_n_7\,
      \goreg_bm.dout_i_reg[40]\(0) => \ramloop[35].ram.r_n_8\,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg_4(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[36].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized35\
     port map (
      ENA_I_126 => ENA_I_126,
      ENA_dly_D_62 => ENA_dly_D_62,
      ENB_I_127 => ENB_I_127,
      ENB_dly_D_63 => ENB_dly_D_63,
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(31 downto 23),
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \goreg_bm.dout_i_reg[39]\(7) => \ramloop[36].ram.r_n_0\,
      \goreg_bm.dout_i_reg[39]\(6) => \ramloop[36].ram.r_n_1\,
      \goreg_bm.dout_i_reg[39]\(5) => \ramloop[36].ram.r_n_2\,
      \goreg_bm.dout_i_reg[39]\(4) => \ramloop[36].ram.r_n_3\,
      \goreg_bm.dout_i_reg[39]\(3) => \ramloop[36].ram.r_n_4\,
      \goreg_bm.dout_i_reg[39]\(2) => \ramloop[36].ram.r_n_5\,
      \goreg_bm.dout_i_reg[39]\(1) => \ramloop[36].ram.r_n_6\,
      \goreg_bm.dout_i_reg[39]\(0) => \ramloop[36].ram.r_n_7\,
      \goreg_bm.dout_i_reg[40]\(0) => \ramloop[36].ram.r_n_8\,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[5].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_64 => ENA_I_64,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENB_I_65 => ENB_I_65,
      ENB_dly_D_1 => ENB_dly_D_1,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3) => \ramloop[5].ram.r_n_0\,
      \goreg_bm.dout_i_reg[12]\(2) => \ramloop[5].ram.r_n_1\,
      \goreg_bm.dout_i_reg[12]\(1) => \ramloop[5].ram.r_n_2\,
      \goreg_bm.dout_i_reg[12]\(0) => \ramloop[5].ram.r_n_3\,
      \goreg_bm.dout_i_reg[13]\(0) => \ramloop[5].ram.r_n_4\,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[6].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_66 => ENA_I_66,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENB_I_67 => ENB_I_67,
      ENB_dly_D_3 => ENB_dly_D_3,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3) => \ramloop[6].ram.r_n_0\,
      \goreg_bm.dout_i_reg[12]\(2) => \ramloop[6].ram.r_n_1\,
      \goreg_bm.dout_i_reg[12]\(1) => \ramloop[6].ram.r_n_2\,
      \goreg_bm.dout_i_reg[12]\(0) => \ramloop[6].ram.r_n_3\,
      \goreg_bm.dout_i_reg[13]\(0) => \ramloop[6].ram.r_n_4\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[7].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_68 => ENA_I_68,
      ENA_dly_D_4 => ENA_dly_D_4,
      ENB_I_69 => ENB_I_69,
      ENB_dly_D_5 => ENB_dly_D_5,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3) => \ramloop[7].ram.r_n_0\,
      \goreg_bm.dout_i_reg[12]\(2) => \ramloop[7].ram.r_n_1\,
      \goreg_bm.dout_i_reg[12]\(1) => \ramloop[7].ram.r_n_2\,
      \goreg_bm.dout_i_reg[12]\(0) => \ramloop[7].ram.r_n_3\,
      \goreg_bm.dout_i_reg[13]\(0) => \ramloop[7].ram.r_n_4\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[8].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      DOBDO(3) => \ramloop[8].ram.r_n_0\,
      DOBDO(2) => \ramloop[8].ram.r_n_1\,
      DOBDO(1) => \ramloop[8].ram.r_n_2\,
      DOBDO(0) => \ramloop[8].ram.r_n_3\,
      DOPBDOP(0) => \ramloop[8].ram.r_n_4\,
      ENA_I_70 => ENA_I_70,
      ENA_dly_D_6 => ENA_dly_D_6,
      ENB_I_71 => ENB_I_71,
      ENB_dly_D_7 => ENB_dly_D_7,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg_0(1),
      s_axi_aclk => s_axi_aclk
    );
\ramloop[9].ram.r\: entity work.\red_pitaya_ps_1_data_fifo_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      ENA_I_72 => ENA_I_72,
      ENA_dly_D_8 => ENA_dly_D_8,
      ENB_I_73 => ENB_I_73,
      ENB_dly_D_9 => ENB_dly_D_9,
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \goreg_bm.dout_i_reg[12]\(3) => \ramloop[9].ram.r_n_0\,
      \goreg_bm.dout_i_reg[12]\(2) => \ramloop[9].ram.r_n_1\,
      \goreg_bm.dout_i_reg[12]\(1) => \ramloop[9].ram.r_n_2\,
      \goreg_bm.dout_i_reg[12]\(0) => \ramloop[9].ram.r_n_3\,
      \goreg_bm.dout_i_reg[13]\(0) => \ramloop[9].ram.r_n_4\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_rd_logic is
  port (
    ram_rd_en_i : out STD_LOGIC;
    p_8_out_1 : out STD_LOGIC;
    ram_wr_en_i : out STD_LOGIC;
    rd_pntr_plus1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENB_I_0 : out STD_LOGIC;
    ENB_I_1 : out STD_LOGIC;
    ENB_I_2 : out STD_LOGIC;
    ENB_I_3 : out STD_LOGIC;
    ENB_I_4 : out STD_LOGIC;
    ENB_I_5 : out STD_LOGIC;
    ENB_I_6 : out STD_LOGIC;
    ENB_I_7 : out STD_LOGIC;
    ENB_I_8 : out STD_LOGIC;
    ENB_I_9 : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    ENB_I_22 : out STD_LOGIC;
    ENB_I_23 : out STD_LOGIC;
    ENB_I_24 : out STD_LOGIC;
    ENB_I_25 : out STD_LOGIC;
    ENB_I_26 : out STD_LOGIC;
    ENB_I_27 : out STD_LOGIC;
    ENB_I_28 : out STD_LOGIC;
    ENB_I_29 : out STD_LOGIC;
    ENB_I_30 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[3]\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg_31 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg_32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    cntr_en : in STD_LOGIC;
    rd_pntr_inv_pad : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[7]_rep__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_dly_D : in STD_LOGIC;
    ENB_dly_D_33 : in STD_LOGIC;
    ENB_dly_D_34 : in STD_LOGIC;
    ENB_dly_D_35 : in STD_LOGIC;
    ENB_dly_D_36 : in STD_LOGIC;
    ENB_dly_D_37 : in STD_LOGIC;
    ENB_dly_D_38 : in STD_LOGIC;
    ENB_dly_D_39 : in STD_LOGIC;
    ENB_dly_D_40 : in STD_LOGIC;
    ENB_dly_D_41 : in STD_LOGIC;
    ENB_dly_D_42 : in STD_LOGIC;
    ENB_dly_D_43 : in STD_LOGIC;
    ENB_dly_D_44 : in STD_LOGIC;
    ENB_dly_D_45 : in STD_LOGIC;
    ENB_dly_D_46 : in STD_LOGIC;
    ENB_dly_D_47 : in STD_LOGIC;
    ENB_dly_D_48 : in STD_LOGIC;
    ENB_dly_D_49 : in STD_LOGIC;
    ENB_dly_D_50 : in STD_LOGIC;
    ENB_dly_D_51 : in STD_LOGIC;
    ENB_dly_D_52 : in STD_LOGIC;
    ENB_dly_D_53 : in STD_LOGIC;
    ENB_dly_D_54 : in STD_LOGIC;
    ENB_dly_D_55 : in STD_LOGIC;
    ENB_dly_D_56 : in STD_LOGIC;
    ENB_dly_D_57 : in STD_LOGIC;
    ENB_dly_D_58 : in STD_LOGIC;
    ENB_dly_D_59 : in STD_LOGIC;
    ENB_dly_D_60 : in STD_LOGIC;
    ENB_dly_D_61 : in STD_LOGIC;
    ENB_dly_D_62 : in STD_LOGIC;
    ENB_dly_D_63 : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    p_13_out : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gcc0.gc0.count_d1_reg[11]_rep__0_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_rep__0_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]_rep__0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]_rep__0\ : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_rd_logic : entity is "rd_logic";
end red_pitaya_ps_1_data_fifo_0_rd_logic;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_rd_logic is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_reg[11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^count_reg[15]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^count_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gr1.gr1_int.rfwft_n_10\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_11\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_12\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_13\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_14\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_15\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_16\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_17\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_18\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_19\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_2\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_20\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_5\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_6\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_7\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_9\ : STD_LOGIC;
  signal p_2_out_0 : STD_LOGIC;
  signal \^p_8_out_1\ : STD_LOGIC;
  signal rpntr_n_78 : STD_LOGIC;
  signal rpntr_n_80 : STD_LOGIC;
  signal rpntr_n_81 : STD_LOGIC;
  signal rpntr_n_82 : STD_LOGIC;
  signal rpntr_n_83 : STD_LOGIC;
  signal rpntr_n_84 : STD_LOGIC;
  signal rpntr_n_85 : STD_LOGIC;
  signal rpntr_n_86 : STD_LOGIC;
  signal rpntr_n_87 : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[14]\ : STD_LOGIC;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \count_reg[11]\(3 downto 0) <= \^count_reg[11]\(3 downto 0);
  \count_reg[15]\(2 downto 0) <= \^count_reg[15]\(2 downto 0);
  \count_reg[7]\(3 downto 0) <= \^count_reg[7]\(3 downto 0);
  p_8_out_1 <= \^p_8_out_1\;
  \sig_ip2bus_data_reg[14]\ <= \^sig_ip2bus_data_reg[14]\;
\gr1.gdcf.dc\: entity work.red_pitaya_ps_1_data_fifo_0_dc_ss_fwft
     port map (
      DI(3 downto 0) => \^di\(3 downto 0),
      O(3) => \gr1.gr1_int.rfwft_n_5\,
      O(2) => \gr1.gr1_int.rfwft_n_6\,
      O(1) => \gr1.gr1_int.rfwft_n_7\,
      O(0) => \gr1.gr1_int.rfwft_n_8\,
      cntr_en => cntr_en,
      \count_reg[11]\(3 downto 0) => \^count_reg[11]\(3 downto 0),
      \count_reg[11]_0\(3) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[11]_0\(2) => \gr1.gr1_int.rfwft_n_14\,
      \count_reg[11]_0\(1) => \gr1.gr1_int.rfwft_n_15\,
      \count_reg[11]_0\(0) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[14]\(3) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[14]\(2) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[14]\(1) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[14]\(0) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[15]\(2 downto 0) => \^count_reg[15]\(2 downto 0),
      \count_reg[7]\(3 downto 0) => \^count_reg[7]\(3 downto 0),
      \count_reg[7]_0\(3) => \gr1.gr1_int.rfwft_n_9\,
      \count_reg[7]_0\(2) => \gr1.gr1_int.rfwft_n_10\,
      \count_reg[7]_0\(1) => \gr1.gr1_int.rfwft_n_11\,
      \count_reg[7]_0\(0) => \gr1.gr1_int.rfwft_n_12\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[14]\ => \^sig_ip2bus_data_reg[14]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\
    );
\gr1.gr1_int.rfwft\: entity work.red_pitaya_ps_1_data_fifo_0_rd_fwft_4
     port map (
      DI(3 downto 0) => \^di\(3 downto 0),
      E(0) => E(0),
      O(3) => \gr1.gr1_int.rfwft_n_5\,
      O(2) => \gr1.gr1_int.rfwft_n_6\,
      O(1) => \gr1.gr1_int.rfwft_n_7\,
      O(0) => \gr1.gr1_int.rfwft_n_8\,
      \count_reg[11]\(3) => \gr1.gr1_int.rfwft_n_13\,
      \count_reg[11]\(2) => \gr1.gr1_int.rfwft_n_14\,
      \count_reg[11]\(1) => \gr1.gr1_int.rfwft_n_15\,
      \count_reg[11]\(0) => \gr1.gr1_int.rfwft_n_16\,
      \count_reg[11]_0\(3 downto 0) => \^count_reg[11]\(3 downto 0),
      \count_reg[14]\(2 downto 0) => \^count_reg[15]\(2 downto 0),
      \count_reg[15]\(3) => \gr1.gr1_int.rfwft_n_17\,
      \count_reg[15]\(2) => \gr1.gr1_int.rfwft_n_18\,
      \count_reg[15]\(1) => \gr1.gr1_int.rfwft_n_19\,
      \count_reg[15]\(0) => \gr1.gr1_int.rfwft_n_20\,
      \count_reg[15]_0\ => \^sig_ip2bus_data_reg[14]\,
      \count_reg[3]\ => \count_reg[3]\,
      \count_reg[7]\(3) => \gr1.gr1_int.rfwft_n_9\,
      \count_reg[7]\(2) => \gr1.gr1_int.rfwft_n_10\,
      \count_reg[7]\(1) => \gr1.gr1_int.rfwft_n_11\,
      \count_reg[7]\(0) => \gr1.gr1_int.rfwft_n_12\,
      \count_reg[7]_0\(3 downto 0) => \^count_reg[7]\(3 downto 0),
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \gc0.count_d1_reg[11]_rep__2\(0) => \^p_8_out_1\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(1 downto 0) => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(1 downto 0),
      \out\ => p_2_out_0,
      ram_empty_i_reg => \gr1.gr1_int.rfwft_n_2\,
      ram_full_i_reg => ram_full_i_reg,
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk
    );
\grss.gpe.rdpe\: entity work.red_pitaya_ps_1_data_fifo_0_rd_pe_ss
     port map (
      E(0) => \^p_8_out_1\,
      Q(13 downto 0) => Q(13 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \gc0.count_d1_reg[14]\(2) => rpntr_n_78,
      \gc0.count_d1_reg[14]\(1 downto 0) => \gcc0.gc0.count_d1_reg[13]\(1 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__0\(3 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__0\(3 downto 0),
      \gcc0.gc0.count_d1_reg[7]_rep__0\(3 downto 0) => \gcc0.gc0.count_d1_reg[7]_rep__0\(3 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      p_9_out => p_9_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_pntr_inv_pad(0) => rd_pntr_inv_pad(0),
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1
    );
\grss.rsts\: entity work.red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss
     port map (
      \gc0.count_d1_reg[11]\ => rpntr_n_85,
      \gc0.count_d1_reg[13]\ => rpntr_n_86,
      \gc0.count_d1_reg[14]\ => rpntr_n_87,
      \gc0.count_d1_reg[1]\ => rpntr_n_80,
      \gc0.count_d1_reg[3]\ => rpntr_n_81,
      \gc0.count_d1_reg[5]\ => rpntr_n_82,
      \gc0.count_d1_reg[7]\ => rpntr_n_83,
      \gc0.count_d1_reg[9]\ => rpntr_n_84,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.gr1_int.rfwft_n_2\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      \out\ => p_2_out_0,
      ram_full_i_reg => ram_full_i_reg_0,
      s_axi_aclk => s_axi_aclk,
      v1_reg_32(7 downto 0) => v1_reg_32(7 downto 0)
    );
rpntr: entity work.red_pitaya_ps_1_data_fifo_0_rd_bin_cntr
     port map (
      ADDRBWRADDR(11 downto 0) => ADDRBWRADDR(11 downto 0),
      D(14 downto 0) => rd_pntr_plus1(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11 downto 0),
      E(0) => \^p_8_out_1\,
      ENB_I => ENB_I,
      ENB_I_0 => ENB_I_0,
      ENB_I_1 => ENB_I_1,
      ENB_I_10 => ENB_I_10,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_I_2 => ENB_I_2,
      ENB_I_20 => ENB_I_20,
      ENB_I_21 => ENB_I_21,
      ENB_I_22 => ENB_I_22,
      ENB_I_23 => ENB_I_23,
      ENB_I_24 => ENB_I_24,
      ENB_I_25 => ENB_I_25,
      ENB_I_26 => ENB_I_26,
      ENB_I_27 => ENB_I_27,
      ENB_I_28 => ENB_I_28,
      ENB_I_29 => ENB_I_29,
      ENB_I_3 => ENB_I_3,
      ENB_I_30 => ENB_I_30,
      ENB_I_4 => ENB_I_4,
      ENB_I_5 => ENB_I_5,
      ENB_I_6 => ENB_I_6,
      ENB_I_7 => ENB_I_7,
      ENB_I_8 => ENB_I_8,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_33 => ENB_dly_D_33,
      ENB_dly_D_34 => ENB_dly_D_34,
      ENB_dly_D_35 => ENB_dly_D_35,
      ENB_dly_D_36 => ENB_dly_D_36,
      ENB_dly_D_37 => ENB_dly_D_37,
      ENB_dly_D_38 => ENB_dly_D_38,
      ENB_dly_D_39 => ENB_dly_D_39,
      ENB_dly_D_40 => ENB_dly_D_40,
      ENB_dly_D_41 => ENB_dly_D_41,
      ENB_dly_D_42 => ENB_dly_D_42,
      ENB_dly_D_43 => ENB_dly_D_43,
      ENB_dly_D_44 => ENB_dly_D_44,
      ENB_dly_D_45 => ENB_dly_D_45,
      ENB_dly_D_46 => ENB_dly_D_46,
      ENB_dly_D_47 => ENB_dly_D_47,
      ENB_dly_D_48 => ENB_dly_D_48,
      ENB_dly_D_49 => ENB_dly_D_49,
      ENB_dly_D_50 => ENB_dly_D_50,
      ENB_dly_D_51 => ENB_dly_D_51,
      ENB_dly_D_52 => ENB_dly_D_52,
      ENB_dly_D_53 => ENB_dly_D_53,
      ENB_dly_D_54 => ENB_dly_D_54,
      ENB_dly_D_55 => ENB_dly_D_55,
      ENB_dly_D_56 => ENB_dly_D_56,
      ENB_dly_D_57 => ENB_dly_D_57,
      ENB_dly_D_58 => ENB_dly_D_58,
      ENB_dly_D_59 => ENB_dly_D_59,
      ENB_dly_D_60 => ENB_dly_D_60,
      ENB_dly_D_61 => ENB_dly_D_61,
      ENB_dly_D_62 => ENB_dly_D_62,
      ENB_dly_D_63 => ENB_dly_D_63,
      Q(14 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(14 downto 0),
      \gcc0.gc0.count_d1_reg[0]_rep__0\ => \gcc0.gc0.count_d1_reg[0]_rep__0\,
      \gcc0.gc0.count_d1_reg[10]_rep__0\ => \gcc0.gc0.count_d1_reg[10]_rep__0\,
      \gcc0.gc0.count_d1_reg[11]_rep__0\ => \gcc0.gc0.count_d1_reg[11]_rep__0_0\,
      \gcc0.gc0.count_d1_reg[14]\(2 downto 0) => Q(14 downto 12),
      \gcc0.gc0.count_d1_reg[1]_rep__0\ => \gcc0.gc0.count_d1_reg[1]_rep__0\,
      \gcc0.gc0.count_d1_reg[2]_rep__0\ => \gcc0.gc0.count_d1_reg[2]_rep__0\,
      \gcc0.gc0.count_d1_reg[3]_rep__0\ => \gcc0.gc0.count_d1_reg[3]_rep__0\,
      \gcc0.gc0.count_d1_reg[4]_rep__0\ => \gcc0.gc0.count_d1_reg[4]_rep__0\,
      \gcc0.gc0.count_d1_reg[5]_rep__0\ => \gcc0.gc0.count_d1_reg[5]_rep__0\,
      \gcc0.gc0.count_d1_reg[6]_rep__0\ => \gcc0.gc0.count_d1_reg[6]_rep__0\,
      \gcc0.gc0.count_d1_reg[7]_rep__0\ => \gcc0.gc0.count_d1_reg[7]_rep__0_0\,
      \gcc0.gc0.count_d1_reg[8]_rep__0\ => \gcc0.gc0.count_d1_reg[8]_rep__0\,
      \gcc0.gc0.count_d1_reg[9]_rep__0\ => \gcc0.gc0.count_d1_reg[9]_rep__0\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\(0),
      \greg.gpcry_sym.diff_pntr_pad_reg[15]\(0) => rpntr_n_78,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      p_13_out(14 downto 0) => p_13_out(14 downto 0),
      ram_empty_i_reg => rpntr_n_80,
      ram_empty_i_reg_0 => rpntr_n_81,
      ram_empty_i_reg_1 => rpntr_n_82,
      ram_empty_i_reg_2 => rpntr_n_83,
      ram_empty_i_reg_3 => rpntr_n_84,
      ram_empty_i_reg_4 => rpntr_n_85,
      ram_empty_i_reg_5 => rpntr_n_86,
      ram_empty_i_reg_6 => rpntr_n_87,
      s_axi_aclk => s_axi_aclk,
      v1_reg(7 downto 0) => v1_reg(7 downto 0),
      v1_reg_31(7 downto 0) => v1_reg_31(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_rd_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gc1.count_d2_reg[8]_rep__0\ : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[21]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[14]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[10]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[14]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[10]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_4\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \red_pitaya_ps_1_data_fifo_0_rd_logic__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_rd_logic__parameterized0\ is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^gc1.count_d2_reg[8]_rep__0\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_4\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal rpntr_n_35 : STD_LOGIC;
  signal rpntr_n_36 : STD_LOGIC;
  signal rpntr_n_37 : STD_LOGIC;
  signal rpntr_n_38 : STD_LOGIC;
  signal rpntr_n_39 : STD_LOGIC;
  signal rpntr_n_40 : STD_LOGIC;
  signal rpntr_n_41 : STD_LOGIC;
begin
  \gc1.count_d2_reg[8]_rep__0\ <= \^gc1.count_d2_reg[8]_rep__0\;
  ram_rd_en_i <= \^ram_rd_en_i\;
\gr1.gr1_int.rfwft\: entity work.red_pitaya_ps_1_data_fifo_0_rd_fwft
     port map (
      E(0) => E(0),
      SS(0) => \^gc1.count_d2_reg[8]_rep__0\,
      \gc1.count_d2_reg[8]_rep__0\(0) => \^ram_rd_en_i\,
      \out\ => \out\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gr1.gr1_int.rfwft_n_4\,
      ram_full_i_reg => ram_full_i_reg,
      s_axi_aclk => s_axi_aclk,
      sig_rd_rlen_reg => sig_rd_rlen_reg
    );
\grss.rsts\: entity work.\red_pitaya_ps_1_data_fifo_0_rd_status_flags_ss__parameterized0\
     port map (
      SS(0) => \^gc1.count_d2_reg[8]_rep__0\,
      \gc1.count_d2_reg[11]\ => rpntr_n_40,
      \gc1.count_d2_reg[12]\ => rpntr_n_41,
      \gc1.count_d2_reg[1]\ => rpntr_n_35,
      \gc1.count_d2_reg[3]\ => rpntr_n_36,
      \gc1.count_d2_reg[5]\ => rpntr_n_37,
      \gc1.count_d2_reg[7]\ => rpntr_n_38,
      \gc1.count_d2_reg[9]\ => rpntr_n_39,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.gr1_int.rfwft_n_4\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      s_axi_aclk => s_axi_aclk,
      v1_reg(6 downto 0) => \c2/v1_reg\(6 downto 0)
    );
rpntr: entity work.\red_pitaya_ps_1_data_fifo_0_rd_bin_cntr__parameterized0\
     port map (
      ADDRC(5 downto 0) => ADDRC(5 downto 0),
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      D(12 downto 0) => D(12 downto 0),
      E(0) => \^ram_rd_en_i\,
      Q(12 downto 0) => Q(12 downto 0),
      SS(0) => \^gc1.count_d2_reg[8]_rep__0\,
      \gcc0.gc0.count_d1_reg[12]\(12 downto 0) => \gcc0.gc0.count_d1_reg[12]\(12 downto 0),
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \gpr1.dout_i_reg[0]_1\(5 downto 0) => \gpr1.dout_i_reg[0]_1\(5 downto 0),
      \gpr1.dout_i_reg[0]_2\ => \gpr1.dout_i_reg[0]_2\,
      \gpr1.dout_i_reg[0]_3\ => \gpr1.dout_i_reg[0]_3\,
      \gpr1.dout_i_reg[0]_4\ => \gpr1.dout_i_reg[0]_4\,
      \gpr1.dout_i_reg[10]\ => \gpr1.dout_i_reg[10]\,
      \gpr1.dout_i_reg[10]_0\ => \gpr1.dout_i_reg[10]_0\,
      \gpr1.dout_i_reg[12]\(5 downto 0) => \gpr1.dout_i_reg[12]\(5 downto 0),
      \gpr1.dout_i_reg[12]_0\(5 downto 0) => \gpr1.dout_i_reg[12]_0\(5 downto 0),
      \gpr1.dout_i_reg[12]_1\(5 downto 0) => \gpr1.dout_i_reg[12]_1\(5 downto 0),
      \gpr1.dout_i_reg[12]_2\(5 downto 0) => \gpr1.dout_i_reg[12]_2\(5 downto 0),
      \gpr1.dout_i_reg[14]\ => \gpr1.dout_i_reg[14]\,
      \gpr1.dout_i_reg[14]_0\ => \gpr1.dout_i_reg[14]_0\,
      \gpr1.dout_i_reg[15]\(5 downto 0) => \gpr1.dout_i_reg[15]\(5 downto 0),
      \gpr1.dout_i_reg[15]_0\(5 downto 0) => \gpr1.dout_i_reg[15]_0\(5 downto 0),
      \gpr1.dout_i_reg[15]_1\(5 downto 0) => \gpr1.dout_i_reg[15]_1\(5 downto 0),
      \gpr1.dout_i_reg[15]_2\(5 downto 0) => \gpr1.dout_i_reg[15]_2\(5 downto 0),
      \gpr1.dout_i_reg[18]\(5 downto 0) => \gpr1.dout_i_reg[18]\(5 downto 0),
      \gpr1.dout_i_reg[18]_0\(5 downto 0) => \gpr1.dout_i_reg[18]_0\(5 downto 0),
      \gpr1.dout_i_reg[18]_1\(5 downto 0) => \gpr1.dout_i_reg[18]_1\(5 downto 0),
      \gpr1.dout_i_reg[18]_2\(5 downto 0) => \gpr1.dout_i_reg[18]_2\(5 downto 0),
      \gpr1.dout_i_reg[21]\ => \gpr1.dout_i_reg[21]\,
      \gpr1.dout_i_reg[21]_0\ => \gpr1.dout_i_reg[21]_0\,
      \gpr1.dout_i_reg[21]_1\ => \gpr1.dout_i_reg[21]_1\,
      \gpr1.dout_i_reg[21]_2\ => \gpr1.dout_i_reg[21]_2\,
      \gpr1.dout_i_reg[21]_3\ => \gpr1.dout_i_reg[21]_3\,
      \gpr1.dout_i_reg[21]_4\ => \gpr1.dout_i_reg[21]_4\,
      \gpr1.dout_i_reg[2]\ => \gpr1.dout_i_reg[2]\,
      \gpr1.dout_i_reg[2]_0\ => \gpr1.dout_i_reg[2]_0\,
      \gpr1.dout_i_reg[3]\(5 downto 0) => \gpr1.dout_i_reg[3]\(5 downto 0),
      \gpr1.dout_i_reg[3]_0\(5 downto 0) => \gpr1.dout_i_reg[3]_0\(5 downto 0),
      \gpr1.dout_i_reg[3]_1\(5 downto 0) => \gpr1.dout_i_reg[3]_1\(5 downto 0),
      \gpr1.dout_i_reg[3]_2\(5 downto 0) => \gpr1.dout_i_reg[3]_2\(5 downto 0),
      \gpr1.dout_i_reg[6]\(5 downto 0) => \gpr1.dout_i_reg[6]\(5 downto 0),
      \gpr1.dout_i_reg[6]_0\(5 downto 0) => \gpr1.dout_i_reg[6]_0\(5 downto 0),
      \gpr1.dout_i_reg[6]_1\(5 downto 0) => \gpr1.dout_i_reg[6]_1\(5 downto 0),
      \gpr1.dout_i_reg[6]_2\(5 downto 0) => \gpr1.dout_i_reg[6]_2\(5 downto 0),
      \gpr1.dout_i_reg[6]_3\ => \gpr1.dout_i_reg[6]_3\,
      \gpr1.dout_i_reg[6]_4\ => \gpr1.dout_i_reg[6]_4\,
      \gpr1.dout_i_reg[6]_5\ => \gpr1.dout_i_reg[6]_5\,
      \gpr1.dout_i_reg[9]\(5 downto 0) => \gpr1.dout_i_reg[9]\(5 downto 0),
      \gpr1.dout_i_reg[9]_0\(5 downto 0) => \gpr1.dout_i_reg[9]_0\(5 downto 0),
      \gpr1.dout_i_reg[9]_1\(5 downto 0) => \gpr1.dout_i_reg[9]_1\(5 downto 0),
      \gpr1.dout_i_reg[9]_2\(5 downto 0) => \gpr1.dout_i_reg[9]_2\(5 downto 0),
      ram_empty_i_reg => rpntr_n_35,
      ram_empty_i_reg_0 => rpntr_n_36,
      ram_empty_i_reg_1 => rpntr_n_37,
      ram_empty_i_reg_2 => rpntr_n_38,
      ram_empty_i_reg_3 => rpntr_n_39,
      ram_empty_i_reg_4 => rpntr_n_40,
      ram_empty_i_reg_5 => rpntr_n_41,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      v1_reg(6 downto 0) => v1_reg(6 downto 0),
      v1_reg_0(6 downto 0) => v1_reg_0(6 downto 0),
      v1_reg_1(6 downto 0) => \c2/v1_reg\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_wr_logic is
  port (
    p_13_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_8_out : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    rd_pntr_inv_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    cntr_en : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    ENA_I_11 : out STD_LOGIC;
    ENA_I_12 : out STD_LOGIC;
    ENA_I_13 : out STD_LOGIC;
    ENA_I_14 : out STD_LOGIC;
    ENA_I_15 : out STD_LOGIC;
    ENA_I_16 : out STD_LOGIC;
    ENA_I_17 : out STD_LOGIC;
    ENA_I_18 : out STD_LOGIC;
    ENA_I_19 : out STD_LOGIC;
    ENA_I_20 : out STD_LOGIC;
    ENA_I_21 : out STD_LOGIC;
    ENA_I_22 : out STD_LOGIC;
    ENA_I_23 : out STD_LOGIC;
    ENA_I_24 : out STD_LOGIC;
    ENA_I_25 : out STD_LOGIC;
    ENA_I_26 : out STD_LOGIC;
    ENA_I_27 : out STD_LOGIC;
    ENA_I_28 : out STD_LOGIC;
    ENA_I_29 : out STD_LOGIC;
    ENA_I_30 : out STD_LOGIC;
    ENA_I_31 : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    v1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_0\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_1\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_2\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_0\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_1\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_2\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_0\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_1\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[4]_2\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \greg.ram_wr_en_i_reg\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \greg.gpcry_sym.diff_pntr_pad_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg_32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg_33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    empty_fwft_fb_o_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    ENA_dly_D_34 : in STD_LOGIC;
    ENA_dly_D_35 : in STD_LOGIC;
    ENA_dly_D_36 : in STD_LOGIC;
    ENA_dly_D_37 : in STD_LOGIC;
    ENA_dly_D_38 : in STD_LOGIC;
    ENA_dly_D_39 : in STD_LOGIC;
    ENA_dly_D_40 : in STD_LOGIC;
    ENA_dly_D_41 : in STD_LOGIC;
    ENA_dly_D_42 : in STD_LOGIC;
    ENA_dly_D_43 : in STD_LOGIC;
    ENA_dly_D_44 : in STD_LOGIC;
    ENA_dly_D_45 : in STD_LOGIC;
    ENA_dly_D_46 : in STD_LOGIC;
    ENA_dly_D_47 : in STD_LOGIC;
    ENA_dly_D_48 : in STD_LOGIC;
    ENA_dly_D_49 : in STD_LOGIC;
    ENA_dly_D_50 : in STD_LOGIC;
    ENA_dly_D_51 : in STD_LOGIC;
    ENA_dly_D_52 : in STD_LOGIC;
    ENA_dly_D_53 : in STD_LOGIC;
    ENA_dly_D_54 : in STD_LOGIC;
    ENA_dly_D_55 : in STD_LOGIC;
    ENA_dly_D_56 : in STD_LOGIC;
    ENA_dly_D_57 : in STD_LOGIC;
    ENA_dly_D_58 : in STD_LOGIC;
    ENA_dly_D_59 : in STD_LOGIC;
    ENA_dly_D_60 : in STD_LOGIC;
    ENA_dly_D_61 : in STD_LOGIC;
    ENA_dly_D_62 : in STD_LOGIC;
    ENA_dly_D_63 : in STD_LOGIC;
    ENA_dly_D_64 : in STD_LOGIC;
    ENA_dly_D_65 : in STD_LOGIC;
    rd_pntr_plus1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_wr_en_i : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    sig_rxd_prog_full_d1 : in STD_LOGIC;
    \gc0.count_d1_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \grxd.fg_rxd_wr_length_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_wr_logic : entity is "wr_logic";
end red_pitaya_ps_1_data_fifo_0_wr_logic;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_wr_logic is
  signal \^p_13_out\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \^ram_full_i_reg\ : STD_LOGIC;
  signal wpntr_n_102 : STD_LOGIC;
  signal wpntr_n_103 : STD_LOGIC;
  signal wpntr_n_104 : STD_LOGIC;
  signal wpntr_n_105 : STD_LOGIC;
  signal wpntr_n_82 : STD_LOGIC;
  signal wpntr_n_83 : STD_LOGIC;
  signal wpntr_n_86 : STD_LOGIC;
  signal wpntr_n_87 : STD_LOGIC;
  signal wpntr_n_88 : STD_LOGIC;
  signal wpntr_n_89 : STD_LOGIC;
  signal wpntr_n_94 : STD_LOGIC;
  signal wpntr_n_95 : STD_LOGIC;
  signal wpntr_n_96 : STD_LOGIC;
  signal wpntr_n_97 : STD_LOGIC;
begin
  p_13_out(14 downto 0) <= \^p_13_out\(14 downto 0);
  ram_full_i_reg <= \^ram_full_i_reg\;
\gwss.gpf.wrpf\: entity work.red_pitaya_ps_1_data_fifo_0_wr_pf_ss
     port map (
      D(13 downto 0) => \^p_13_out\(13 downto 0),
      S(3) => wpntr_n_102,
      S(2) => wpntr_n_103,
      S(1) => wpntr_n_104,
      S(0) => wpntr_n_105,
      \gc0.count_d1_reg[14]\(2) => \gc0.count_d1_reg[14]\(0),
      \gc0.count_d1_reg[14]\(1) => wpntr_n_82,
      \gc0.count_d1_reg[14]\(0) => wpntr_n_83,
      \gcc0.gc0.count_reg[11]\(3) => wpntr_n_86,
      \gcc0.gc0.count_reg[11]\(2) => wpntr_n_87,
      \gcc0.gc0.count_reg[11]\(1) => wpntr_n_88,
      \gcc0.gc0.count_reg[11]\(0) => wpntr_n_89,
      \gcc0.gc0.count_reg[7]\(3) => wpntr_n_94,
      \gcc0.gc0.count_reg[7]\(2) => wpntr_n_95,
      \gcc0.gc0.count_reg[7]\(1) => wpntr_n_96,
      \gcc0.gc0.count_reg[7]\(0) => wpntr_n_97,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      \out\ => \out\,
      p_3_out => p_3_out,
      p_8_out => p_8_out,
      ram_rd_en_i => ram_rd_en_i,
      ram_wr_en_i => ram_wr_en_i,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      sig_rxd_prog_full_d1 => sig_rxd_prog_full_d1
    );
\gwss.wsts\: entity work.red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1 downto 0),
      ENA_I_31 => ENA_I_31,
      ENA_dly_D_65 => ENA_dly_D_65,
      O(0) => O(0),
      WEA(1 downto 0) => WEA(1 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      cntr_en => cntr_en,
      empty_fwft_fb_o_i_reg => empty_fwft_fb_o_i_reg,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \greg.ram_wr_en_i_reg\ => \greg.ram_wr_en_i_reg\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[2]_1\(0) => \grxd.fg_rxd_wr_length_reg[2]_1\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      \out\ => \out\,
      p_19_out => p_19_out,
      p_3_in => p_3_in,
      p_3_out => p_3_out,
      ram_full_i_reg_0 => \^ram_full_i_reg\,
      rd_pntr_inv_pad(0) => rd_pntr_inv_pad(0),
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      v1_reg_32(7 downto 0) => v1_reg_32(7 downto 0),
      v1_reg_33(7 downto 0) => v1_reg_33(7 downto 0)
    );
wpntr: entity work.red_pitaya_ps_1_data_fifo_0_wr_bin_cntr
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      D(14 downto 0) => \^p_13_out\(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(11 downto 0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_10 => ENA_I_10,
      ENA_I_11 => ENA_I_11,
      ENA_I_12 => ENA_I_12,
      ENA_I_13 => ENA_I_13,
      ENA_I_14 => ENA_I_14,
      ENA_I_15 => ENA_I_15,
      ENA_I_16 => ENA_I_16,
      ENA_I_17 => ENA_I_17,
      ENA_I_18 => ENA_I_18,
      ENA_I_19 => ENA_I_19,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_21 => ENA_I_21,
      ENA_I_22 => ENA_I_22,
      ENA_I_23 => ENA_I_23,
      ENA_I_24 => ENA_I_24,
      ENA_I_25 => ENA_I_25,
      ENA_I_26 => ENA_I_26,
      ENA_I_27 => ENA_I_27,
      ENA_I_28 => ENA_I_28,
      ENA_I_29 => ENA_I_29,
      ENA_I_3 => ENA_I_3,
      ENA_I_30 => ENA_I_30,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_34 => ENA_dly_D_34,
      ENA_dly_D_35 => ENA_dly_D_35,
      ENA_dly_D_36 => ENA_dly_D_36,
      ENA_dly_D_37 => ENA_dly_D_37,
      ENA_dly_D_38 => ENA_dly_D_38,
      ENA_dly_D_39 => ENA_dly_D_39,
      ENA_dly_D_40 => ENA_dly_D_40,
      ENA_dly_D_41 => ENA_dly_D_41,
      ENA_dly_D_42 => ENA_dly_D_42,
      ENA_dly_D_43 => ENA_dly_D_43,
      ENA_dly_D_44 => ENA_dly_D_44,
      ENA_dly_D_45 => ENA_dly_D_45,
      ENA_dly_D_46 => ENA_dly_D_46,
      ENA_dly_D_47 => ENA_dly_D_47,
      ENA_dly_D_48 => ENA_dly_D_48,
      ENA_dly_D_49 => ENA_dly_D_49,
      ENA_dly_D_50 => ENA_dly_D_50,
      ENA_dly_D_51 => ENA_dly_D_51,
      ENA_dly_D_52 => ENA_dly_D_52,
      ENA_dly_D_53 => ENA_dly_D_53,
      ENA_dly_D_54 => ENA_dly_D_54,
      ENA_dly_D_55 => ENA_dly_D_55,
      ENA_dly_D_56 => ENA_dly_D_56,
      ENA_dly_D_57 => ENA_dly_D_57,
      ENA_dly_D_58 => ENA_dly_D_58,
      ENA_dly_D_59 => ENA_dly_D_59,
      ENA_dly_D_60 => ENA_dly_D_60,
      ENA_dly_D_61 => ENA_dly_D_61,
      ENA_dly_D_62 => ENA_dly_D_62,
      ENA_dly_D_63 => ENA_dly_D_63,
      ENA_dly_D_64 => ENA_dly_D_64,
      Q(14 downto 0) => Q(14 downto 0),
      S(3) => wpntr_n_102,
      S(2) => wpntr_n_103,
      S(1) => wpntr_n_104,
      S(0) => wpntr_n_105,
      \gc0.count_d1_reg[13]\(13 downto 0) => \gc0.count_d1_reg[13]\(13 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3) => wpntr_n_86,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2) => wpntr_n_87,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1) => wpntr_n_88,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0) => wpntr_n_89,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\(1) => wpntr_n_82,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\(0) => wpntr_n_83,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_94,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_95,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_96,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_97,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\ => \greg.gpcry_sym.diff_pntr_pad_reg[12]\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_0\ => \greg.gpcry_sym.diff_pntr_pad_reg[12]_0\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_1\ => \greg.gpcry_sym.diff_pntr_pad_reg[12]_1\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_2\ => \greg.gpcry_sym.diff_pntr_pad_reg[12]_2\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(3 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(3 downto 0),
      \greg.gpcry_sym.diff_pntr_pad_reg[15]\(1 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[15]\(1 downto 0),
      \greg.gpcry_sym.diff_pntr_pad_reg[4]\ => \greg.gpcry_sym.diff_pntr_pad_reg[4]\,
      \greg.gpcry_sym.diff_pntr_pad_reg[4]_0\ => \greg.gpcry_sym.diff_pntr_pad_reg[4]_0\,
      \greg.gpcry_sym.diff_pntr_pad_reg[4]_1\ => \greg.gpcry_sym.diff_pntr_pad_reg[4]_1\,
      \greg.gpcry_sym.diff_pntr_pad_reg[4]_2\ => \greg.gpcry_sym.diff_pntr_pad_reg[4]_2\,
      \greg.gpcry_sym.diff_pntr_pad_reg[4]_3\(3 downto 0) => S(3 downto 0),
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\ => \greg.gpcry_sym.diff_pntr_pad_reg[8]\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_0\ => \greg.gpcry_sym.diff_pntr_pad_reg[8]_0\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_1\ => \greg.gpcry_sym.diff_pntr_pad_reg[8]_1\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_2\ => \greg.gpcry_sym.diff_pntr_pad_reg[8]_2\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(3 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(3 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      p_19_out => p_19_out,
      ram_full_i_reg => \^ram_full_i_reg\,
      rd_pntr_plus1(14 downto 0) => rd_pntr_plus1(14 downto 0),
      s_axi_aclk => s_axi_aclk,
      v1_reg(7 downto 0) => v1_reg(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_wr_logic__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \gpr1.dout_i_reg[21]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_9\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_14\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_15\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_16\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_17\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_18\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_19\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_20\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_21\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_22\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_23\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_24\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_25\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_26\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_27\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_28\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_29\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_30\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_31\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_32\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_33\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_34\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_35\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_36\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_37\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_38\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_39\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_40\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_41\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_42\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_43\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_44\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_45\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_46\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_47\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_48\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_49\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_50\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_51\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_52\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_53\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_54\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_55\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_56\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_57\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_58\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_59\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_60\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_61\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_62\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_63\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_64\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_65\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_66\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_67\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_68\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_69\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_70\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_71\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_72\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_73\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_74\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_75\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_76\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_77\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_78\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_79\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_80\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_81\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_82\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_83\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_84\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_85\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_86\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_87\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_88\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_89\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_90\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_91\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_92\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_93\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_94\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_95\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_96\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_97\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_98\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_99\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_100\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_101\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_102\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_103\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_104\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_105\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_106\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_107\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_108\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_109\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_110\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_111\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_112\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_113\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_114\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_115\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_116\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_117\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_118\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_119\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_120\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_121\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_122\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_123\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_124\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_125\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_126\ : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[18]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[21]_127\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_128\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_129\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_130\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_131\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_132\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_133\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_134\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_135\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_136\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_137\ : out STD_LOGIC;
    \gpr1.dout_i_reg[21]_138\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_str_rst_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \red_pitaya_ps_1_data_fifo_0_wr_logic__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_wr_logic__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal \gwss.wsts_n_3\ : STD_LOGIC;
  signal \gwss.wsts_n_4\ : STD_LOGIC;
  signal \gwss.wsts_n_5\ : STD_LOGIC;
  signal \gwss.wsts_n_6\ : STD_LOGIC;
  signal \gwss.wsts_n_7\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal \^ram_empty_i_reg\ : STD_LOGIC;
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  ram_empty_i_reg <= \^ram_empty_i_reg\;
\gwss.wsts\: entity work.\red_pitaya_ps_1_data_fifo_0_wr_status_flags_ss__parameterized0\
     port map (
      Q(4 downto 0) => \^q\(12 downto 8),
      \gpr1.dout_i_reg[21]\ => \gwss.wsts_n_3\,
      \gpr1.dout_i_reg[21]_0\ => \gwss.wsts_n_4\,
      \gpr1.dout_i_reg[21]_1\ => \gwss.wsts_n_5\,
      \gpr1.dout_i_reg[21]_2\ => \gwss.wsts_n_6\,
      \gpr1.dout_i_reg[21]_3\ => \gwss.wsts_n_7\,
      \out\ => \gwss.wsts_n_0\,
      p_17_out => p_17_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => \^ram_empty_i_reg\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      sig_str_rst_reg => sig_str_rst_reg,
      v1_reg(6 downto 0) => v1_reg(6 downto 0),
      v1_reg_0(6 downto 0) => v1_reg_0(6 downto 0)
    );
wpntr: entity work.\red_pitaya_ps_1_data_fifo_0_wr_bin_cntr__parameterized0\
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(12 downto 0) => D(12 downto 0),
      Q(12 downto 0) => \^q\(12 downto 0),
      \gpr1.dout_i_reg[12]\(5 downto 0) => \gpr1.dout_i_reg[12]\(5 downto 0),
      \gpr1.dout_i_reg[12]_0\(5 downto 0) => \gpr1.dout_i_reg[12]_0\(5 downto 0),
      \gpr1.dout_i_reg[15]\(5 downto 0) => \gpr1.dout_i_reg[15]\(5 downto 0),
      \gpr1.dout_i_reg[15]_0\(5 downto 0) => \gpr1.dout_i_reg[15]_0\(5 downto 0),
      \gpr1.dout_i_reg[18]\(5 downto 0) => \gpr1.dout_i_reg[18]\(5 downto 0),
      \gpr1.dout_i_reg[18]_0\(5 downto 0) => \gpr1.dout_i_reg[18]_0\(5 downto 0),
      \gpr1.dout_i_reg[21]\ => \gpr1.dout_i_reg[21]\,
      \gpr1.dout_i_reg[21]_0\ => \gpr1.dout_i_reg[21]_0\,
      \gpr1.dout_i_reg[21]_1\ => \gpr1.dout_i_reg[21]_1\,
      \gpr1.dout_i_reg[21]_10\ => \gpr1.dout_i_reg[21]_10\,
      \gpr1.dout_i_reg[21]_100\ => \gpr1.dout_i_reg[21]_100\,
      \gpr1.dout_i_reg[21]_101\ => \gpr1.dout_i_reg[21]_101\,
      \gpr1.dout_i_reg[21]_102\ => \gpr1.dout_i_reg[21]_102\,
      \gpr1.dout_i_reg[21]_103\ => \gpr1.dout_i_reg[21]_103\,
      \gpr1.dout_i_reg[21]_104\ => \gpr1.dout_i_reg[21]_104\,
      \gpr1.dout_i_reg[21]_105\ => \gpr1.dout_i_reg[21]_105\,
      \gpr1.dout_i_reg[21]_106\ => \gpr1.dout_i_reg[21]_106\,
      \gpr1.dout_i_reg[21]_107\ => \gpr1.dout_i_reg[21]_107\,
      \gpr1.dout_i_reg[21]_108\ => \gpr1.dout_i_reg[21]_108\,
      \gpr1.dout_i_reg[21]_109\ => \gpr1.dout_i_reg[21]_109\,
      \gpr1.dout_i_reg[21]_11\ => \gpr1.dout_i_reg[21]_11\,
      \gpr1.dout_i_reg[21]_110\ => \gpr1.dout_i_reg[21]_110\,
      \gpr1.dout_i_reg[21]_111\ => \gpr1.dout_i_reg[21]_111\,
      \gpr1.dout_i_reg[21]_112\ => \gpr1.dout_i_reg[21]_112\,
      \gpr1.dout_i_reg[21]_113\ => \gpr1.dout_i_reg[21]_113\,
      \gpr1.dout_i_reg[21]_114\ => \gpr1.dout_i_reg[21]_114\,
      \gpr1.dout_i_reg[21]_115\ => \gpr1.dout_i_reg[21]_115\,
      \gpr1.dout_i_reg[21]_116\ => \gpr1.dout_i_reg[21]_116\,
      \gpr1.dout_i_reg[21]_117\ => \gpr1.dout_i_reg[21]_117\,
      \gpr1.dout_i_reg[21]_118\ => \gpr1.dout_i_reg[21]_118\,
      \gpr1.dout_i_reg[21]_119\ => \gpr1.dout_i_reg[21]_119\,
      \gpr1.dout_i_reg[21]_12\ => \gpr1.dout_i_reg[21]_12\,
      \gpr1.dout_i_reg[21]_120\ => \gpr1.dout_i_reg[21]_120\,
      \gpr1.dout_i_reg[21]_121\ => \gpr1.dout_i_reg[21]_121\,
      \gpr1.dout_i_reg[21]_122\ => \gpr1.dout_i_reg[21]_122\,
      \gpr1.dout_i_reg[21]_123\ => \gpr1.dout_i_reg[21]_123\,
      \gpr1.dout_i_reg[21]_124\ => \gpr1.dout_i_reg[21]_124\,
      \gpr1.dout_i_reg[21]_125\ => \gpr1.dout_i_reg[21]_125\,
      \gpr1.dout_i_reg[21]_126\ => \gpr1.dout_i_reg[21]_126\,
      \gpr1.dout_i_reg[21]_127\ => \gpr1.dout_i_reg[21]_127\,
      \gpr1.dout_i_reg[21]_128\ => \gpr1.dout_i_reg[21]_128\,
      \gpr1.dout_i_reg[21]_129\ => \gpr1.dout_i_reg[21]_129\,
      \gpr1.dout_i_reg[21]_13\ => \gpr1.dout_i_reg[21]_13\,
      \gpr1.dout_i_reg[21]_130\ => \gpr1.dout_i_reg[21]_130\,
      \gpr1.dout_i_reg[21]_131\ => \gpr1.dout_i_reg[21]_131\,
      \gpr1.dout_i_reg[21]_132\ => \gpr1.dout_i_reg[21]_132\,
      \gpr1.dout_i_reg[21]_133\ => \gpr1.dout_i_reg[21]_133\,
      \gpr1.dout_i_reg[21]_134\ => \gpr1.dout_i_reg[21]_134\,
      \gpr1.dout_i_reg[21]_135\ => \gpr1.dout_i_reg[21]_135\,
      \gpr1.dout_i_reg[21]_136\ => \gpr1.dout_i_reg[21]_136\,
      \gpr1.dout_i_reg[21]_137\ => \gpr1.dout_i_reg[21]_137\,
      \gpr1.dout_i_reg[21]_138\ => \gpr1.dout_i_reg[21]_138\,
      \gpr1.dout_i_reg[21]_14\ => \gpr1.dout_i_reg[21]_14\,
      \gpr1.dout_i_reg[21]_15\ => \gpr1.dout_i_reg[21]_15\,
      \gpr1.dout_i_reg[21]_16\ => \gpr1.dout_i_reg[21]_16\,
      \gpr1.dout_i_reg[21]_17\ => \gpr1.dout_i_reg[21]_17\,
      \gpr1.dout_i_reg[21]_18\ => \gpr1.dout_i_reg[21]_18\,
      \gpr1.dout_i_reg[21]_19\ => \gpr1.dout_i_reg[21]_19\,
      \gpr1.dout_i_reg[21]_2\ => \gpr1.dout_i_reg[21]_2\,
      \gpr1.dout_i_reg[21]_20\ => \gpr1.dout_i_reg[21]_20\,
      \gpr1.dout_i_reg[21]_21\ => \gpr1.dout_i_reg[21]_21\,
      \gpr1.dout_i_reg[21]_22\ => \gpr1.dout_i_reg[21]_22\,
      \gpr1.dout_i_reg[21]_23\ => \gpr1.dout_i_reg[21]_23\,
      \gpr1.dout_i_reg[21]_24\ => \gpr1.dout_i_reg[21]_24\,
      \gpr1.dout_i_reg[21]_25\ => \gpr1.dout_i_reg[21]_25\,
      \gpr1.dout_i_reg[21]_26\ => \gpr1.dout_i_reg[21]_26\,
      \gpr1.dout_i_reg[21]_27\ => \gpr1.dout_i_reg[21]_27\,
      \gpr1.dout_i_reg[21]_28\ => \gpr1.dout_i_reg[21]_28\,
      \gpr1.dout_i_reg[21]_29\ => \gpr1.dout_i_reg[21]_29\,
      \gpr1.dout_i_reg[21]_3\ => \gpr1.dout_i_reg[21]_3\,
      \gpr1.dout_i_reg[21]_30\ => \gpr1.dout_i_reg[21]_30\,
      \gpr1.dout_i_reg[21]_31\ => \gpr1.dout_i_reg[21]_31\,
      \gpr1.dout_i_reg[21]_32\ => \gpr1.dout_i_reg[21]_32\,
      \gpr1.dout_i_reg[21]_33\ => \gpr1.dout_i_reg[21]_33\,
      \gpr1.dout_i_reg[21]_34\ => \gpr1.dout_i_reg[21]_34\,
      \gpr1.dout_i_reg[21]_35\ => \gpr1.dout_i_reg[21]_35\,
      \gpr1.dout_i_reg[21]_36\ => \gpr1.dout_i_reg[21]_36\,
      \gpr1.dout_i_reg[21]_37\ => \gpr1.dout_i_reg[21]_37\,
      \gpr1.dout_i_reg[21]_38\ => \gpr1.dout_i_reg[21]_38\,
      \gpr1.dout_i_reg[21]_39\ => \gpr1.dout_i_reg[21]_39\,
      \gpr1.dout_i_reg[21]_4\ => \gpr1.dout_i_reg[21]_4\,
      \gpr1.dout_i_reg[21]_40\ => \gpr1.dout_i_reg[21]_40\,
      \gpr1.dout_i_reg[21]_41\ => \gpr1.dout_i_reg[21]_41\,
      \gpr1.dout_i_reg[21]_42\ => \gpr1.dout_i_reg[21]_42\,
      \gpr1.dout_i_reg[21]_43\ => \gpr1.dout_i_reg[21]_43\,
      \gpr1.dout_i_reg[21]_44\ => \gpr1.dout_i_reg[21]_44\,
      \gpr1.dout_i_reg[21]_45\ => \gpr1.dout_i_reg[21]_45\,
      \gpr1.dout_i_reg[21]_46\ => \gpr1.dout_i_reg[21]_46\,
      \gpr1.dout_i_reg[21]_47\ => \gpr1.dout_i_reg[21]_47\,
      \gpr1.dout_i_reg[21]_48\ => \gpr1.dout_i_reg[21]_48\,
      \gpr1.dout_i_reg[21]_49\ => \gpr1.dout_i_reg[21]_49\,
      \gpr1.dout_i_reg[21]_5\ => \gpr1.dout_i_reg[21]_5\,
      \gpr1.dout_i_reg[21]_50\ => \gpr1.dout_i_reg[21]_50\,
      \gpr1.dout_i_reg[21]_51\ => \gpr1.dout_i_reg[21]_51\,
      \gpr1.dout_i_reg[21]_52\ => \gpr1.dout_i_reg[21]_52\,
      \gpr1.dout_i_reg[21]_53\ => \gpr1.dout_i_reg[21]_53\,
      \gpr1.dout_i_reg[21]_54\ => \gpr1.dout_i_reg[21]_54\,
      \gpr1.dout_i_reg[21]_55\ => \gpr1.dout_i_reg[21]_55\,
      \gpr1.dout_i_reg[21]_56\ => \gpr1.dout_i_reg[21]_56\,
      \gpr1.dout_i_reg[21]_57\ => \gpr1.dout_i_reg[21]_57\,
      \gpr1.dout_i_reg[21]_58\ => \gpr1.dout_i_reg[21]_58\,
      \gpr1.dout_i_reg[21]_59\ => \gpr1.dout_i_reg[21]_59\,
      \gpr1.dout_i_reg[21]_6\ => \gpr1.dout_i_reg[21]_6\,
      \gpr1.dout_i_reg[21]_60\ => \gpr1.dout_i_reg[21]_60\,
      \gpr1.dout_i_reg[21]_61\ => \gpr1.dout_i_reg[21]_61\,
      \gpr1.dout_i_reg[21]_62\ => \gpr1.dout_i_reg[21]_62\,
      \gpr1.dout_i_reg[21]_63\ => \gpr1.dout_i_reg[21]_63\,
      \gpr1.dout_i_reg[21]_64\ => \gpr1.dout_i_reg[21]_64\,
      \gpr1.dout_i_reg[21]_65\ => \gpr1.dout_i_reg[21]_65\,
      \gpr1.dout_i_reg[21]_66\ => \gpr1.dout_i_reg[21]_66\,
      \gpr1.dout_i_reg[21]_67\ => \gpr1.dout_i_reg[21]_67\,
      \gpr1.dout_i_reg[21]_68\ => \gpr1.dout_i_reg[21]_68\,
      \gpr1.dout_i_reg[21]_69\ => \gpr1.dout_i_reg[21]_69\,
      \gpr1.dout_i_reg[21]_7\ => \gpr1.dout_i_reg[21]_7\,
      \gpr1.dout_i_reg[21]_70\ => \gpr1.dout_i_reg[21]_70\,
      \gpr1.dout_i_reg[21]_71\ => \gpr1.dout_i_reg[21]_71\,
      \gpr1.dout_i_reg[21]_72\ => \gpr1.dout_i_reg[21]_72\,
      \gpr1.dout_i_reg[21]_73\ => \gpr1.dout_i_reg[21]_73\,
      \gpr1.dout_i_reg[21]_74\ => \gpr1.dout_i_reg[21]_74\,
      \gpr1.dout_i_reg[21]_75\ => \gpr1.dout_i_reg[21]_75\,
      \gpr1.dout_i_reg[21]_76\ => \gpr1.dout_i_reg[21]_76\,
      \gpr1.dout_i_reg[21]_77\ => \gpr1.dout_i_reg[21]_77\,
      \gpr1.dout_i_reg[21]_78\ => \gpr1.dout_i_reg[21]_78\,
      \gpr1.dout_i_reg[21]_79\ => \gpr1.dout_i_reg[21]_79\,
      \gpr1.dout_i_reg[21]_8\ => \gpr1.dout_i_reg[21]_8\,
      \gpr1.dout_i_reg[21]_80\ => \gpr1.dout_i_reg[21]_80\,
      \gpr1.dout_i_reg[21]_81\ => \gpr1.dout_i_reg[21]_81\,
      \gpr1.dout_i_reg[21]_82\ => \gpr1.dout_i_reg[21]_82\,
      \gpr1.dout_i_reg[21]_83\ => \gpr1.dout_i_reg[21]_83\,
      \gpr1.dout_i_reg[21]_84\ => \gpr1.dout_i_reg[21]_84\,
      \gpr1.dout_i_reg[21]_85\ => \gpr1.dout_i_reg[21]_85\,
      \gpr1.dout_i_reg[21]_86\ => \gpr1.dout_i_reg[21]_86\,
      \gpr1.dout_i_reg[21]_87\ => \gpr1.dout_i_reg[21]_87\,
      \gpr1.dout_i_reg[21]_88\ => \gpr1.dout_i_reg[21]_88\,
      \gpr1.dout_i_reg[21]_89\ => \gpr1.dout_i_reg[21]_89\,
      \gpr1.dout_i_reg[21]_9\ => \gpr1.dout_i_reg[21]_9\,
      \gpr1.dout_i_reg[21]_90\ => \gpr1.dout_i_reg[21]_90\,
      \gpr1.dout_i_reg[21]_91\ => \gpr1.dout_i_reg[21]_91\,
      \gpr1.dout_i_reg[21]_92\ => \gpr1.dout_i_reg[21]_92\,
      \gpr1.dout_i_reg[21]_93\ => \gpr1.dout_i_reg[21]_93\,
      \gpr1.dout_i_reg[21]_94\ => \gpr1.dout_i_reg[21]_94\,
      \gpr1.dout_i_reg[21]_95\ => \gpr1.dout_i_reg[21]_95\,
      \gpr1.dout_i_reg[21]_96\ => \gpr1.dout_i_reg[21]_96\,
      \gpr1.dout_i_reg[21]_97\ => \gpr1.dout_i_reg[21]_97\,
      \gpr1.dout_i_reg[21]_98\ => \gpr1.dout_i_reg[21]_98\,
      \gpr1.dout_i_reg[21]_99\ => \gpr1.dout_i_reg[21]_99\,
      \gpr1.dout_i_reg[3]\(5 downto 0) => \gpr1.dout_i_reg[3]\(5 downto 0),
      \gpr1.dout_i_reg[3]_0\(5 downto 0) => \gpr1.dout_i_reg[3]_0\(5 downto 0),
      \gpr1.dout_i_reg[6]\(5 downto 0) => \gpr1.dout_i_reg[6]\(5 downto 0),
      \gpr1.dout_i_reg[6]_0\(5 downto 0) => \gpr1.dout_i_reg[6]_0\(5 downto 0),
      \gpr1.dout_i_reg[9]\(5 downto 0) => \gpr1.dout_i_reg[9]\(5 downto 0),
      \gpr1.dout_i_reg[9]_0\(5 downto 0) => \gpr1.dout_i_reg[9]_0\(5 downto 0),
      \grxd.rx_len_wr_en_reg\ => \gwss.wsts_n_7\,
      \grxd.rx_len_wr_en_reg_0\ => \gwss.wsts_n_6\,
      \grxd.rx_len_wr_en_reg_1\ => \gwss.wsts_n_3\,
      \grxd.rx_len_wr_en_reg_2\ => \gwss.wsts_n_5\,
      \grxd.rx_len_wr_en_reg_3\ => \gwss.wsts_n_4\,
      \out\ => \gwss.wsts_n_0\,
      p_17_out => p_17_out,
      ram_full_fb_i_reg => \^ram_empty_i_reg\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_axi_lite_ipif is
  port (
    start2 : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_Bus2IP_CS : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][0]\ : out STD_LOGIC;
    IP2Bus_Error : out STD_LOGIC;
    \sig_register_array_reg[0][1]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rx_channel_reset_reg : out STD_LOGIC;
    IP2Bus_RdAck_reg : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 20 downto 0 );
    sig_rd_rlen : out STD_LOGIC;
    \sig_ip2bus_data_reg[11]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[11]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[16]\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_str_rst_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    sig_IP2Bus_Error : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    IP2Bus_WrAck_reg_0 : in STD_LOGIC;
    IP2Bus_Error1_in : in STD_LOGIC;
    \sig_register_array_reg[0][0]_0\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_register_array_reg[0][1]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : in STD_LOGIC;
    \grxd.rx_fg_len_empty_d1_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    sig_rxd_reset : in STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : in STD_LOGIC;
    \gpes.prog_empty_i_reg\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \count_reg[5]\ : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg_0\ : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    IPIC_STATE : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wdata_6_sp_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \sig_register_array_reg[1][3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_7_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC;
    \s_axi_wdata[6]_0\ : in STD_LOGIC;
    s_axi_wdata_3_sp_1 : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_ip2bus_data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_axi_lite_ipif : entity is "axi_lite_ipif";
end red_pitaya_ps_1_data_fifo_0_axi_lite_ipif;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_axi_lite_ipif is
  signal s_axi_wdata_3_sn_1 : STD_LOGIC;
  signal s_axi_wdata_6_sn_1 : STD_LOGIC;
begin
  s_axi_wdata_3_sn_1 <= s_axi_wdata_3_sp_1;
  s_axi_wdata_6_sn_1 <= s_axi_wdata_6_sp_1;
I_SLAVE_ATTACHMENT: entity work.red_pitaya_ps_1_data_fifo_0_slave_attachment
     port map (
      D(20 downto 0) => D(20 downto 0),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ => start2,
      IP2Bus_Error1_in => IP2Bus_Error1_in,
      IP2Bus_RdAck_reg => IP2Bus_RdAck_reg,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg,
      IP2Bus_WrAck_reg_0 => IP2Bus_WrAck_reg_0,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg => sig_Bus2IP_CS,
      Q(16 downto 0) => Q(16 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \count_reg[5]\ => \count_reg[5]\,
      cs_ce_clr => cs_ce_clr,
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \gaxi_full_sm.r_valid_r1_reg_0\ => \gaxi_full_sm.r_valid_r1_reg_0\,
      \gpes.prog_empty_i_reg\ => \gpes.prog_empty_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grxd.rx_fg_len_empty_d1_reg\ => \grxd.rx_fg_len_empty_d1_reg\,
      \out\ => \out\,
      p_6_out(0) => p_6_out(0),
      p_7_out(15 downto 0) => p_7_out(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(3 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(0) => s_axi_bresp(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(0) => s_axi_rresp(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0),
      \s_axi_wdata[6]_0\ => \s_axi_wdata[6]_0\,
      s_axi_wdata_3_sp_1 => s_axi_wdata_3_sn_1,
      s_axi_wdata_6_sp_1 => s_axi_wdata_6_sn_1,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      sig_IP2Bus_Error => sig_IP2Bus_Error,
      \sig_ip2bus_data_reg[0]\(31 downto 0) => \sig_ip2bus_data_reg[0]\(31 downto 0),
      \sig_ip2bus_data_reg[11]\ => \sig_ip2bus_data_reg[11]\,
      \sig_ip2bus_data_reg[11]_0\ => \sig_ip2bus_data_reg[11]_0\,
      \sig_ip2bus_data_reg[16]\ => \sig_ip2bus_data_reg[16]\,
      sig_rd_rlen_reg => sig_rd_rlen,
      \sig_register_array_reg[0][0]\ => \sig_register_array_reg[0][0]\,
      \sig_register_array_reg[0][0]_0\ => IP2Bus_Error,
      \sig_register_array_reg[0][0]_1\ => \sig_register_array_reg[0][0]_0\,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][11]_0\ => \sig_register_array_reg[0][11]_0\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][1]\ => \sig_register_array_reg[0][1]\,
      \sig_register_array_reg[0][1]_0\ => \sig_register_array_reg[0][1]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][7]_0\ => \sig_register_array_reg[0][7]_0\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][8]_0\ => \sig_register_array_reg[0][8]_0\,
      \sig_register_array_reg[1][0]\(12 downto 0) => \sig_register_array_reg[1][0]\(12 downto 0),
      \sig_register_array_reg[1][3]\(5 downto 0) => \sig_register_array_reg[1][3]\(5 downto 0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_rxd_reset => sig_rxd_reset,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    ENA_dly_D_4 : out STD_LOGIC;
    ENB_dly_D_5 : out STD_LOGIC;
    ENA_dly_D_6 : out STD_LOGIC;
    ENB_dly_D_7 : out STD_LOGIC;
    ENA_dly_D_8 : out STD_LOGIC;
    ENB_dly_D_9 : out STD_LOGIC;
    ENA_dly_D_10 : out STD_LOGIC;
    ENB_dly_D_11 : out STD_LOGIC;
    ENA_dly_D_12 : out STD_LOGIC;
    ENB_dly_D_13 : out STD_LOGIC;
    ENA_dly_D_14 : out STD_LOGIC;
    ENB_dly_D_15 : out STD_LOGIC;
    ENA_dly_D_16 : out STD_LOGIC;
    ENB_dly_D_17 : out STD_LOGIC;
    ENA_dly_D_18 : out STD_LOGIC;
    ENB_dly_D_19 : out STD_LOGIC;
    ENA_dly_D_20 : out STD_LOGIC;
    ENB_dly_D_21 : out STD_LOGIC;
    ENA_dly_D_22 : out STD_LOGIC;
    ENB_dly_D_23 : out STD_LOGIC;
    ENA_dly_D_24 : out STD_LOGIC;
    ENB_dly_D_25 : out STD_LOGIC;
    ENA_dly_D_26 : out STD_LOGIC;
    ENB_dly_D_27 : out STD_LOGIC;
    ENA_dly_D_28 : out STD_LOGIC;
    ENB_dly_D_29 : out STD_LOGIC;
    ENA_dly_D_30 : out STD_LOGIC;
    ENB_dly_D_31 : out STD_LOGIC;
    ENA_dly_D_32 : out STD_LOGIC;
    ENB_dly_D_33 : out STD_LOGIC;
    ENA_dly_D_34 : out STD_LOGIC;
    ENB_dly_D_35 : out STD_LOGIC;
    ENA_dly_D_36 : out STD_LOGIC;
    ENB_dly_D_37 : out STD_LOGIC;
    ENA_dly_D_38 : out STD_LOGIC;
    ENB_dly_D_39 : out STD_LOGIC;
    ENA_dly_D_40 : out STD_LOGIC;
    ENB_dly_D_41 : out STD_LOGIC;
    ENA_dly_D_42 : out STD_LOGIC;
    ENB_dly_D_43 : out STD_LOGIC;
    ENA_dly_D_44 : out STD_LOGIC;
    ENB_dly_D_45 : out STD_LOGIC;
    ENA_dly_D_46 : out STD_LOGIC;
    ENB_dly_D_47 : out STD_LOGIC;
    ENA_dly_D_48 : out STD_LOGIC;
    ENB_dly_D_49 : out STD_LOGIC;
    ENA_dly_D_50 : out STD_LOGIC;
    ENB_dly_D_51 : out STD_LOGIC;
    ENA_dly_D_52 : out STD_LOGIC;
    ENB_dly_D_53 : out STD_LOGIC;
    ENA_dly_D_54 : out STD_LOGIC;
    ENB_dly_D_55 : out STD_LOGIC;
    ENA_dly_D_56 : out STD_LOGIC;
    ENB_dly_D_57 : out STD_LOGIC;
    ENA_dly_D_58 : out STD_LOGIC;
    ENB_dly_D_59 : out STD_LOGIC;
    ENA_dly_D_60 : out STD_LOGIC;
    ENB_dly_D_61 : out STD_LOGIC;
    ENA_dly_D_62 : out STD_LOGIC;
    ENB_dly_D_63 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_64 : in STD_LOGIC;
    ENB_I_65 : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ENA_I_66 : in STD_LOGIC;
    ENB_I_67 : in STD_LOGIC;
    ENA_I_68 : in STD_LOGIC;
    ENB_I_69 : in STD_LOGIC;
    ENA_I_70 : in STD_LOGIC;
    ENB_I_71 : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_72 : in STD_LOGIC;
    ENB_I_73 : in STD_LOGIC;
    ENA_I_74 : in STD_LOGIC;
    ENB_I_75 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_76 : in STD_LOGIC;
    ENB_I_77 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_78 : in STD_LOGIC;
    ENB_I_79 : in STD_LOGIC;
    ENA_I_80 : in STD_LOGIC;
    ENB_I_81 : in STD_LOGIC;
    ENA_I_82 : in STD_LOGIC;
    ENB_I_83 : in STD_LOGIC;
    ENA_I_84 : in STD_LOGIC;
    ENB_I_85 : in STD_LOGIC;
    ENA_I_86 : in STD_LOGIC;
    ENB_I_87 : in STD_LOGIC;
    ENA_I_88 : in STD_LOGIC;
    ENB_I_89 : in STD_LOGIC;
    ENA_I_90 : in STD_LOGIC;
    ENB_I_91 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_92 : in STD_LOGIC;
    ENB_I_93 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_94 : in STD_LOGIC;
    ENB_I_95 : in STD_LOGIC;
    ENA_I_96 : in STD_LOGIC;
    ENB_I_97 : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_98 : in STD_LOGIC;
    ENB_I_99 : in STD_LOGIC;
    ENA_I_100 : in STD_LOGIC;
    ENB_I_101 : in STD_LOGIC;
    ENA_I_102 : in STD_LOGIC;
    ENB_I_103 : in STD_LOGIC;
    ENA_I_104 : in STD_LOGIC;
    ENB_I_105 : in STD_LOGIC;
    ENA_I_106 : in STD_LOGIC;
    ENB_I_107 : in STD_LOGIC;
    ENA_I_108 : in STD_LOGIC;
    ENB_I_109 : in STD_LOGIC;
    ENA_I_110 : in STD_LOGIC;
    ENB_I_111 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_112 : in STD_LOGIC;
    ENB_I_113 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_114 : in STD_LOGIC;
    ENB_I_115 : in STD_LOGIC;
    ENA_I_116 : in STD_LOGIC;
    ENB_I_117 : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_118 : in STD_LOGIC;
    ENB_I_119 : in STD_LOGIC;
    ENA_I_120 : in STD_LOGIC;
    ENB_I_121 : in STD_LOGIC;
    ENA_I_122 : in STD_LOGIC;
    ENB_I_123 : in STD_LOGIC;
    ENA_I_124 : in STD_LOGIC;
    ENB_I_125 : in STD_LOGIC;
    ENA_I_126 : in STD_LOGIC;
    ENB_I_127 : in STD_LOGIC;
    p_8_out_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end red_pitaya_ps_1_data_fifo_0_blk_mem_gen_top;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.red_pitaya_ps_1_data_fifo_0_blk_mem_gen_generic_cstr
     port map (
      ADDRARDADDR(14 downto 0) => ADDRARDADDR(14 downto 0),
      ADDRBWRADDR(14 downto 0) => ADDRBWRADDR(14 downto 0),
      D(32 downto 0) => D(32 downto 0),
      ENA_I => ENA_I,
      ENA_I_100 => ENA_I_100,
      ENA_I_102 => ENA_I_102,
      ENA_I_104 => ENA_I_104,
      ENA_I_106 => ENA_I_106,
      ENA_I_108 => ENA_I_108,
      ENA_I_110 => ENA_I_110,
      ENA_I_112 => ENA_I_112,
      ENA_I_114 => ENA_I_114,
      ENA_I_116 => ENA_I_116,
      ENA_I_118 => ENA_I_118,
      ENA_I_120 => ENA_I_120,
      ENA_I_122 => ENA_I_122,
      ENA_I_124 => ENA_I_124,
      ENA_I_126 => ENA_I_126,
      ENA_I_64 => ENA_I_64,
      ENA_I_66 => ENA_I_66,
      ENA_I_68 => ENA_I_68,
      ENA_I_70 => ENA_I_70,
      ENA_I_72 => ENA_I_72,
      ENA_I_74 => ENA_I_74,
      ENA_I_76 => ENA_I_76,
      ENA_I_78 => ENA_I_78,
      ENA_I_80 => ENA_I_80,
      ENA_I_82 => ENA_I_82,
      ENA_I_84 => ENA_I_84,
      ENA_I_86 => ENA_I_86,
      ENA_I_88 => ENA_I_88,
      ENA_I_90 => ENA_I_90,
      ENA_I_92 => ENA_I_92,
      ENA_I_94 => ENA_I_94,
      ENA_I_96 => ENA_I_96,
      ENA_I_98 => ENA_I_98,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_10 => ENA_dly_D_10,
      ENA_dly_D_12 => ENA_dly_D_12,
      ENA_dly_D_14 => ENA_dly_D_14,
      ENA_dly_D_16 => ENA_dly_D_16,
      ENA_dly_D_18 => ENA_dly_D_18,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENA_dly_D_20 => ENA_dly_D_20,
      ENA_dly_D_22 => ENA_dly_D_22,
      ENA_dly_D_24 => ENA_dly_D_24,
      ENA_dly_D_26 => ENA_dly_D_26,
      ENA_dly_D_28 => ENA_dly_D_28,
      ENA_dly_D_30 => ENA_dly_D_30,
      ENA_dly_D_32 => ENA_dly_D_32,
      ENA_dly_D_34 => ENA_dly_D_34,
      ENA_dly_D_36 => ENA_dly_D_36,
      ENA_dly_D_38 => ENA_dly_D_38,
      ENA_dly_D_4 => ENA_dly_D_4,
      ENA_dly_D_40 => ENA_dly_D_40,
      ENA_dly_D_42 => ENA_dly_D_42,
      ENA_dly_D_44 => ENA_dly_D_44,
      ENA_dly_D_46 => ENA_dly_D_46,
      ENA_dly_D_48 => ENA_dly_D_48,
      ENA_dly_D_50 => ENA_dly_D_50,
      ENA_dly_D_52 => ENA_dly_D_52,
      ENA_dly_D_54 => ENA_dly_D_54,
      ENA_dly_D_56 => ENA_dly_D_56,
      ENA_dly_D_58 => ENA_dly_D_58,
      ENA_dly_D_6 => ENA_dly_D_6,
      ENA_dly_D_60 => ENA_dly_D_60,
      ENA_dly_D_62 => ENA_dly_D_62,
      ENA_dly_D_8 => ENA_dly_D_8,
      ENB_I => ENB_I,
      ENB_I_101 => ENB_I_101,
      ENB_I_103 => ENB_I_103,
      ENB_I_105 => ENB_I_105,
      ENB_I_107 => ENB_I_107,
      ENB_I_109 => ENB_I_109,
      ENB_I_111 => ENB_I_111,
      ENB_I_113 => ENB_I_113,
      ENB_I_115 => ENB_I_115,
      ENB_I_117 => ENB_I_117,
      ENB_I_119 => ENB_I_119,
      ENB_I_121 => ENB_I_121,
      ENB_I_123 => ENB_I_123,
      ENB_I_125 => ENB_I_125,
      ENB_I_127 => ENB_I_127,
      ENB_I_65 => ENB_I_65,
      ENB_I_67 => ENB_I_67,
      ENB_I_69 => ENB_I_69,
      ENB_I_71 => ENB_I_71,
      ENB_I_73 => ENB_I_73,
      ENB_I_75 => ENB_I_75,
      ENB_I_77 => ENB_I_77,
      ENB_I_79 => ENB_I_79,
      ENB_I_81 => ENB_I_81,
      ENB_I_83 => ENB_I_83,
      ENB_I_85 => ENB_I_85,
      ENB_I_87 => ENB_I_87,
      ENB_I_89 => ENB_I_89,
      ENB_I_91 => ENB_I_91,
      ENB_I_93 => ENB_I_93,
      ENB_I_95 => ENB_I_95,
      ENB_I_97 => ENB_I_97,
      ENB_I_99 => ENB_I_99,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_11 => ENB_dly_D_11,
      ENB_dly_D_13 => ENB_dly_D_13,
      ENB_dly_D_15 => ENB_dly_D_15,
      ENB_dly_D_17 => ENB_dly_D_17,
      ENB_dly_D_19 => ENB_dly_D_19,
      ENB_dly_D_21 => ENB_dly_D_21,
      ENB_dly_D_23 => ENB_dly_D_23,
      ENB_dly_D_25 => ENB_dly_D_25,
      ENB_dly_D_27 => ENB_dly_D_27,
      ENB_dly_D_29 => ENB_dly_D_29,
      ENB_dly_D_3 => ENB_dly_D_3,
      ENB_dly_D_31 => ENB_dly_D_31,
      ENB_dly_D_33 => ENB_dly_D_33,
      ENB_dly_D_35 => ENB_dly_D_35,
      ENB_dly_D_37 => ENB_dly_D_37,
      ENB_dly_D_39 => ENB_dly_D_39,
      ENB_dly_D_41 => ENB_dly_D_41,
      ENB_dly_D_43 => ENB_dly_D_43,
      ENB_dly_D_45 => ENB_dly_D_45,
      ENB_dly_D_47 => ENB_dly_D_47,
      ENB_dly_D_49 => ENB_dly_D_49,
      ENB_dly_D_5 => ENB_dly_D_5,
      ENB_dly_D_51 => ENB_dly_D_51,
      ENB_dly_D_53 => ENB_dly_D_53,
      ENB_dly_D_55 => ENB_dly_D_55,
      ENB_dly_D_57 => ENB_dly_D_57,
      ENB_dly_D_59 => ENB_dly_D_59,
      ENB_dly_D_61 => ENB_dly_D_61,
      ENB_dly_D_63 => ENB_dly_D_63,
      ENB_dly_D_7 => ENB_dly_D_7,
      ENB_dly_D_9 => ENB_dly_D_9,
      Q(1 downto 0) => Q(1 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      p_8_out_1 => p_8_out_1,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      ram_full_fb_i_reg_0(1 downto 0) => ram_full_fb_i_reg_0(1 downto 0),
      ram_full_fb_i_reg_1(1 downto 0) => ram_full_fb_i_reg_1(1 downto 0),
      ram_full_fb_i_reg_2(1 downto 0) => ram_full_fb_i_reg_2(1 downto 0),
      ram_full_fb_i_reg_3(1 downto 0) => ram_full_fb_i_reg_3(1 downto 0),
      ram_full_fb_i_reg_4(1 downto 0) => ram_full_fb_i_reg_4(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_ip2bus_data_reg[11]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    sig_rd_rlen : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IP2Bus_Error : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo__parameterized0\ is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gl0.rd_n_100\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_101\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_102\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_103\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_104\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_105\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_106\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_107\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_108\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_109\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_110\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_111\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_112\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_113\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_114\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_115\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_116\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_117\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_118\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_119\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_120\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_121\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_122\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_123\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_124\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_125\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_126\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_127\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_128\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_129\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_130\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_131\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_132\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_133\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_134\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_135\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_136\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_137\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_138\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_139\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_140\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_141\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_142\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_143\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_144\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_145\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_146\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_147\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_148\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_149\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_150\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_151\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_152\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_153\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_154\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_155\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_156\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_157\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_158\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_159\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_160\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_161\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_162\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_163\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_164\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_165\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_166\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_167\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_168\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_169\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_170\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_171\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_172\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_173\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_174\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_175\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_176\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_177\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_178\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_179\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_180\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_181\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_182\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_183\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_184\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_185\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_186\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_187\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_188\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_189\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_190\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_191\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_192\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_193\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_194\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_195\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_196\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_197\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_198\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_199\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_200\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_201\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_202\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_203\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_204\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_205\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_206\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_207\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_208\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_209\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_210\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_211\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_212\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_213\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_214\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_215\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_216\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_217\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_41\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_42\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_43\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_44\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_45\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_48\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_49\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_50\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_51\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_52\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_53\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_54\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_55\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_56\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_57\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_58\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_59\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_60\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_61\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_62\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_63\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_64\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_65\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_66\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_67\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_68\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_69\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_70\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_71\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_72\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_73\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_74\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_75\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_76\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_77\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_78\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_79\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_80\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_81\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_82\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_83\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_84\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_85\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_86\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_87\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_88\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_89\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_90\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_91\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_92\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_93\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_94\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_95\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_96\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_97\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_98\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_99\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_100\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_101\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_102\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_103\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_104\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_105\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_106\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_107\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_108\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_109\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_110\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_111\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_112\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_113\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_114\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_115\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_116\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_117\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_118\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_119\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_120\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_121\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_122\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_123\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_124\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_125\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_126\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_127\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_128\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_129\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_130\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_131\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_132\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_133\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_134\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_135\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_136\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_137\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_138\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_139\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_140\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_141\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_142\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_143\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_144\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_145\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_146\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_147\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_148\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_149\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_150\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_151\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_152\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_153\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_154\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_155\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_156\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_157\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_158\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_159\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_160\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_161\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_162\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_163\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_164\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_165\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_166\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_167\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_168\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_169\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_170\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_171\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_172\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_173\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_174\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_175\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_176\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_177\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_178\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_179\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_180\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_181\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_182\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_183\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_184\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_185\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_186\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_187\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_188\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_189\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_190\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_191\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_192\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_193\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_194\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_195\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_196\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_197\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_198\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_199\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_200\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_201\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_202\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_203\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_204\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_205\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_206\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_207\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_208\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_209\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_210\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_211\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_212\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_213\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_214\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_215\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_216\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_217\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_218\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_219\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_220\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_221\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_222\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_223\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_224\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_225\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_226\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_227\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_228\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_229\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_230\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_231\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_232\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_233\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_234\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_235\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_236\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_237\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_238\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_239\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_240\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_241\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_242\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_243\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_244\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_41\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_42\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_43\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_44\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_45\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_47\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_48\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_49\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_50\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_51\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_52\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_53\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_54\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_55\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_56\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_57\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_58\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_59\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_60\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_61\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_62\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_63\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_64\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_65\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_66\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_67\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_68\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_69\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_70\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_71\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_72\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_73\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_74\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_75\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_76\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_77\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_78\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_79\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_80\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_81\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_82\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_83\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_84\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_85\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_86\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_87\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_88\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_89\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_90\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_91\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_92\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_93\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_94\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_95\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_96\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_97\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_98\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_99\ : STD_LOGIC;
  signal \grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_5_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
begin
  SS(0) <= \^ss\(0);
\gntv_or_sync_fifo.gl0.rd\: entity work.\red_pitaya_ps_1_data_fifo_0_rd_logic__parameterized0\
     port map (
      ADDRC(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      ADDRC(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      ADDRC(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      ADDRC(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      ADDRC(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      ADDRC(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      D(12 downto 0) => p_12_out(12 downto 0),
      E(0) => p_5_out,
      Q(12 downto 0) => p_0_out_0(12 downto 0),
      \gc1.count_d2_reg[8]_rep__0\ => \^ss\(0),
      \gcc0.gc0.count_d1_reg[12]\(12 downto 0) => p_11_out(12 downto 0),
      \gpr1.dout_i_reg[0]\(5) => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \gpr1.dout_i_reg[0]\(4) => \gntv_or_sync_fifo.gl0.rd_n_40\,
      \gpr1.dout_i_reg[0]\(3) => \gntv_or_sync_fifo.gl0.rd_n_41\,
      \gpr1.dout_i_reg[0]\(2) => \gntv_or_sync_fifo.gl0.rd_n_42\,
      \gpr1.dout_i_reg[0]\(1) => \gntv_or_sync_fifo.gl0.rd_n_43\,
      \gpr1.dout_i_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_44\,
      \gpr1.dout_i_reg[0]_0\(5) => \gntv_or_sync_fifo.gl0.rd_n_45\,
      \gpr1.dout_i_reg[0]_0\(4) => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \gpr1.dout_i_reg[0]_0\(3) => \gntv_or_sync_fifo.gl0.rd_n_47\,
      \gpr1.dout_i_reg[0]_0\(2) => \gntv_or_sync_fifo.gl0.rd_n_48\,
      \gpr1.dout_i_reg[0]_0\(1) => \gntv_or_sync_fifo.gl0.rd_n_49\,
      \gpr1.dout_i_reg[0]_0\(0) => \gntv_or_sync_fifo.gl0.rd_n_50\,
      \gpr1.dout_i_reg[0]_1\(5) => \gntv_or_sync_fifo.gl0.rd_n_51\,
      \gpr1.dout_i_reg[0]_1\(4) => \gntv_or_sync_fifo.gl0.rd_n_52\,
      \gpr1.dout_i_reg[0]_1\(3) => \gntv_or_sync_fifo.gl0.rd_n_53\,
      \gpr1.dout_i_reg[0]_1\(2) => \gntv_or_sync_fifo.gl0.rd_n_54\,
      \gpr1.dout_i_reg[0]_1\(1) => \gntv_or_sync_fifo.gl0.rd_n_55\,
      \gpr1.dout_i_reg[0]_1\(0) => \gntv_or_sync_fifo.gl0.rd_n_56\,
      \gpr1.dout_i_reg[0]_2\ => \gntv_or_sync_fifo.gl0.rd_n_210\,
      \gpr1.dout_i_reg[0]_3\ => \gntv_or_sync_fifo.gl0.rd_n_215\,
      \gpr1.dout_i_reg[0]_4\ => \gntv_or_sync_fifo.gl0.rd_n_217\,
      \gpr1.dout_i_reg[10]\ => \gntv_or_sync_fifo.gl0.rd_n_207\,
      \gpr1.dout_i_reg[10]_0\ => \gntv_or_sync_fifo.gl0.rd_n_212\,
      \gpr1.dout_i_reg[12]\(5) => \gntv_or_sync_fifo.gl0.rd_n_129\,
      \gpr1.dout_i_reg[12]\(4) => \gntv_or_sync_fifo.gl0.rd_n_130\,
      \gpr1.dout_i_reg[12]\(3) => \gntv_or_sync_fifo.gl0.rd_n_131\,
      \gpr1.dout_i_reg[12]\(2) => \gntv_or_sync_fifo.gl0.rd_n_132\,
      \gpr1.dout_i_reg[12]\(1) => \gntv_or_sync_fifo.gl0.rd_n_133\,
      \gpr1.dout_i_reg[12]\(0) => \gntv_or_sync_fifo.gl0.rd_n_134\,
      \gpr1.dout_i_reg[12]_0\(5) => \gntv_or_sync_fifo.gl0.rd_n_135\,
      \gpr1.dout_i_reg[12]_0\(4) => \gntv_or_sync_fifo.gl0.rd_n_136\,
      \gpr1.dout_i_reg[12]_0\(3) => \gntv_or_sync_fifo.gl0.rd_n_137\,
      \gpr1.dout_i_reg[12]_0\(2) => \gntv_or_sync_fifo.gl0.rd_n_138\,
      \gpr1.dout_i_reg[12]_0\(1) => \gntv_or_sync_fifo.gl0.rd_n_139\,
      \gpr1.dout_i_reg[12]_0\(0) => \gntv_or_sync_fifo.gl0.rd_n_140\,
      \gpr1.dout_i_reg[12]_1\(5) => \gntv_or_sync_fifo.gl0.rd_n_141\,
      \gpr1.dout_i_reg[12]_1\(4) => \gntv_or_sync_fifo.gl0.rd_n_142\,
      \gpr1.dout_i_reg[12]_1\(3) => \gntv_or_sync_fifo.gl0.rd_n_143\,
      \gpr1.dout_i_reg[12]_1\(2) => \gntv_or_sync_fifo.gl0.rd_n_144\,
      \gpr1.dout_i_reg[12]_1\(1) => \gntv_or_sync_fifo.gl0.rd_n_145\,
      \gpr1.dout_i_reg[12]_1\(0) => \gntv_or_sync_fifo.gl0.rd_n_146\,
      \gpr1.dout_i_reg[12]_2\(5) => \gntv_or_sync_fifo.gl0.rd_n_147\,
      \gpr1.dout_i_reg[12]_2\(4) => \gntv_or_sync_fifo.gl0.rd_n_148\,
      \gpr1.dout_i_reg[12]_2\(3) => \gntv_or_sync_fifo.gl0.rd_n_149\,
      \gpr1.dout_i_reg[12]_2\(2) => \gntv_or_sync_fifo.gl0.rd_n_150\,
      \gpr1.dout_i_reg[12]_2\(1) => \gntv_or_sync_fifo.gl0.rd_n_151\,
      \gpr1.dout_i_reg[12]_2\(0) => \gntv_or_sync_fifo.gl0.rd_n_152\,
      \gpr1.dout_i_reg[14]\ => \gntv_or_sync_fifo.gl0.rd_n_206\,
      \gpr1.dout_i_reg[14]_0\ => \gntv_or_sync_fifo.gl0.rd_n_211\,
      \gpr1.dout_i_reg[15]\(5) => \gntv_or_sync_fifo.gl0.rd_n_153\,
      \gpr1.dout_i_reg[15]\(4) => \gntv_or_sync_fifo.gl0.rd_n_154\,
      \gpr1.dout_i_reg[15]\(3) => \gntv_or_sync_fifo.gl0.rd_n_155\,
      \gpr1.dout_i_reg[15]\(2) => \gntv_or_sync_fifo.gl0.rd_n_156\,
      \gpr1.dout_i_reg[15]\(1) => \gntv_or_sync_fifo.gl0.rd_n_157\,
      \gpr1.dout_i_reg[15]\(0) => \gntv_or_sync_fifo.gl0.rd_n_158\,
      \gpr1.dout_i_reg[15]_0\(5) => \gntv_or_sync_fifo.gl0.rd_n_159\,
      \gpr1.dout_i_reg[15]_0\(4) => \gntv_or_sync_fifo.gl0.rd_n_160\,
      \gpr1.dout_i_reg[15]_0\(3) => \gntv_or_sync_fifo.gl0.rd_n_161\,
      \gpr1.dout_i_reg[15]_0\(2) => \gntv_or_sync_fifo.gl0.rd_n_162\,
      \gpr1.dout_i_reg[15]_0\(1) => \gntv_or_sync_fifo.gl0.rd_n_163\,
      \gpr1.dout_i_reg[15]_0\(0) => \gntv_or_sync_fifo.gl0.rd_n_164\,
      \gpr1.dout_i_reg[15]_1\(5) => \gntv_or_sync_fifo.gl0.rd_n_165\,
      \gpr1.dout_i_reg[15]_1\(4) => \gntv_or_sync_fifo.gl0.rd_n_166\,
      \gpr1.dout_i_reg[15]_1\(3) => \gntv_or_sync_fifo.gl0.rd_n_167\,
      \gpr1.dout_i_reg[15]_1\(2) => \gntv_or_sync_fifo.gl0.rd_n_168\,
      \gpr1.dout_i_reg[15]_1\(1) => \gntv_or_sync_fifo.gl0.rd_n_169\,
      \gpr1.dout_i_reg[15]_1\(0) => \gntv_or_sync_fifo.gl0.rd_n_170\,
      \gpr1.dout_i_reg[15]_2\(5) => \gntv_or_sync_fifo.gl0.rd_n_171\,
      \gpr1.dout_i_reg[15]_2\(4) => \gntv_or_sync_fifo.gl0.rd_n_172\,
      \gpr1.dout_i_reg[15]_2\(3) => \gntv_or_sync_fifo.gl0.rd_n_173\,
      \gpr1.dout_i_reg[15]_2\(2) => \gntv_or_sync_fifo.gl0.rd_n_174\,
      \gpr1.dout_i_reg[15]_2\(1) => \gntv_or_sync_fifo.gl0.rd_n_175\,
      \gpr1.dout_i_reg[15]_2\(0) => \gntv_or_sync_fifo.gl0.rd_n_176\,
      \gpr1.dout_i_reg[18]\(5) => \gntv_or_sync_fifo.gl0.rd_n_177\,
      \gpr1.dout_i_reg[18]\(4) => \gntv_or_sync_fifo.gl0.rd_n_178\,
      \gpr1.dout_i_reg[18]\(3) => \gntv_or_sync_fifo.gl0.rd_n_179\,
      \gpr1.dout_i_reg[18]\(2) => \gntv_or_sync_fifo.gl0.rd_n_180\,
      \gpr1.dout_i_reg[18]\(1) => \gntv_or_sync_fifo.gl0.rd_n_181\,
      \gpr1.dout_i_reg[18]\(0) => \gntv_or_sync_fifo.gl0.rd_n_182\,
      \gpr1.dout_i_reg[18]_0\(5) => \gntv_or_sync_fifo.gl0.rd_n_183\,
      \gpr1.dout_i_reg[18]_0\(4) => \gntv_or_sync_fifo.gl0.rd_n_184\,
      \gpr1.dout_i_reg[18]_0\(3) => \gntv_or_sync_fifo.gl0.rd_n_185\,
      \gpr1.dout_i_reg[18]_0\(2) => \gntv_or_sync_fifo.gl0.rd_n_186\,
      \gpr1.dout_i_reg[18]_0\(1) => \gntv_or_sync_fifo.gl0.rd_n_187\,
      \gpr1.dout_i_reg[18]_0\(0) => \gntv_or_sync_fifo.gl0.rd_n_188\,
      \gpr1.dout_i_reg[18]_1\(5) => \gntv_or_sync_fifo.gl0.rd_n_189\,
      \gpr1.dout_i_reg[18]_1\(4) => \gntv_or_sync_fifo.gl0.rd_n_190\,
      \gpr1.dout_i_reg[18]_1\(3) => \gntv_or_sync_fifo.gl0.rd_n_191\,
      \gpr1.dout_i_reg[18]_1\(2) => \gntv_or_sync_fifo.gl0.rd_n_192\,
      \gpr1.dout_i_reg[18]_1\(1) => \gntv_or_sync_fifo.gl0.rd_n_193\,
      \gpr1.dout_i_reg[18]_1\(0) => \gntv_or_sync_fifo.gl0.rd_n_194\,
      \gpr1.dout_i_reg[18]_2\(5) => \gntv_or_sync_fifo.gl0.rd_n_195\,
      \gpr1.dout_i_reg[18]_2\(4) => \gntv_or_sync_fifo.gl0.rd_n_196\,
      \gpr1.dout_i_reg[18]_2\(3) => \gntv_or_sync_fifo.gl0.rd_n_197\,
      \gpr1.dout_i_reg[18]_2\(2) => \gntv_or_sync_fifo.gl0.rd_n_198\,
      \gpr1.dout_i_reg[18]_2\(1) => \gntv_or_sync_fifo.gl0.rd_n_199\,
      \gpr1.dout_i_reg[18]_2\(0) => \gntv_or_sync_fifo.gl0.rd_n_200\,
      \gpr1.dout_i_reg[21]\ => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gpr1.dout_i_reg[21]_0\ => \gntv_or_sync_fifo.gl0.rd_n_201\,
      \gpr1.dout_i_reg[21]_1\ => \gntv_or_sync_fifo.gl0.rd_n_202\,
      \gpr1.dout_i_reg[21]_2\ => \gntv_or_sync_fifo.gl0.rd_n_203\,
      \gpr1.dout_i_reg[21]_3\ => \gntv_or_sync_fifo.gl0.rd_n_204\,
      \gpr1.dout_i_reg[21]_4\ => \gntv_or_sync_fifo.gl0.rd_n_205\,
      \gpr1.dout_i_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_209\,
      \gpr1.dout_i_reg[2]_0\ => \gntv_or_sync_fifo.gl0.rd_n_214\,
      \gpr1.dout_i_reg[3]\(5) => \gntv_or_sync_fifo.gl0.rd_n_57\,
      \gpr1.dout_i_reg[3]\(4) => \gntv_or_sync_fifo.gl0.rd_n_58\,
      \gpr1.dout_i_reg[3]\(3) => \gntv_or_sync_fifo.gl0.rd_n_59\,
      \gpr1.dout_i_reg[3]\(2) => \gntv_or_sync_fifo.gl0.rd_n_60\,
      \gpr1.dout_i_reg[3]\(1) => \gntv_or_sync_fifo.gl0.rd_n_61\,
      \gpr1.dout_i_reg[3]\(0) => \gntv_or_sync_fifo.gl0.rd_n_62\,
      \gpr1.dout_i_reg[3]_0\(5) => \gntv_or_sync_fifo.gl0.rd_n_63\,
      \gpr1.dout_i_reg[3]_0\(4) => \gntv_or_sync_fifo.gl0.rd_n_64\,
      \gpr1.dout_i_reg[3]_0\(3) => \gntv_or_sync_fifo.gl0.rd_n_65\,
      \gpr1.dout_i_reg[3]_0\(2) => \gntv_or_sync_fifo.gl0.rd_n_66\,
      \gpr1.dout_i_reg[3]_0\(1) => \gntv_or_sync_fifo.gl0.rd_n_67\,
      \gpr1.dout_i_reg[3]_0\(0) => \gntv_or_sync_fifo.gl0.rd_n_68\,
      \gpr1.dout_i_reg[3]_1\(5) => \gntv_or_sync_fifo.gl0.rd_n_69\,
      \gpr1.dout_i_reg[3]_1\(4) => \gntv_or_sync_fifo.gl0.rd_n_70\,
      \gpr1.dout_i_reg[3]_1\(3) => \gntv_or_sync_fifo.gl0.rd_n_71\,
      \gpr1.dout_i_reg[3]_1\(2) => \gntv_or_sync_fifo.gl0.rd_n_72\,
      \gpr1.dout_i_reg[3]_1\(1) => \gntv_or_sync_fifo.gl0.rd_n_73\,
      \gpr1.dout_i_reg[3]_1\(0) => \gntv_or_sync_fifo.gl0.rd_n_74\,
      \gpr1.dout_i_reg[3]_2\(5) => \gntv_or_sync_fifo.gl0.rd_n_75\,
      \gpr1.dout_i_reg[3]_2\(4) => \gntv_or_sync_fifo.gl0.rd_n_76\,
      \gpr1.dout_i_reg[3]_2\(3) => \gntv_or_sync_fifo.gl0.rd_n_77\,
      \gpr1.dout_i_reg[3]_2\(2) => \gntv_or_sync_fifo.gl0.rd_n_78\,
      \gpr1.dout_i_reg[3]_2\(1) => \gntv_or_sync_fifo.gl0.rd_n_79\,
      \gpr1.dout_i_reg[3]_2\(0) => \gntv_or_sync_fifo.gl0.rd_n_80\,
      \gpr1.dout_i_reg[6]\(5) => \gntv_or_sync_fifo.gl0.rd_n_81\,
      \gpr1.dout_i_reg[6]\(4) => \gntv_or_sync_fifo.gl0.rd_n_82\,
      \gpr1.dout_i_reg[6]\(3) => \gntv_or_sync_fifo.gl0.rd_n_83\,
      \gpr1.dout_i_reg[6]\(2) => \gntv_or_sync_fifo.gl0.rd_n_84\,
      \gpr1.dout_i_reg[6]\(1) => \gntv_or_sync_fifo.gl0.rd_n_85\,
      \gpr1.dout_i_reg[6]\(0) => \gntv_or_sync_fifo.gl0.rd_n_86\,
      \gpr1.dout_i_reg[6]_0\(5) => \gntv_or_sync_fifo.gl0.rd_n_87\,
      \gpr1.dout_i_reg[6]_0\(4) => \gntv_or_sync_fifo.gl0.rd_n_88\,
      \gpr1.dout_i_reg[6]_0\(3) => \gntv_or_sync_fifo.gl0.rd_n_89\,
      \gpr1.dout_i_reg[6]_0\(2) => \gntv_or_sync_fifo.gl0.rd_n_90\,
      \gpr1.dout_i_reg[6]_0\(1) => \gntv_or_sync_fifo.gl0.rd_n_91\,
      \gpr1.dout_i_reg[6]_0\(0) => \gntv_or_sync_fifo.gl0.rd_n_92\,
      \gpr1.dout_i_reg[6]_1\(5) => \gntv_or_sync_fifo.gl0.rd_n_93\,
      \gpr1.dout_i_reg[6]_1\(4) => \gntv_or_sync_fifo.gl0.rd_n_94\,
      \gpr1.dout_i_reg[6]_1\(3) => \gntv_or_sync_fifo.gl0.rd_n_95\,
      \gpr1.dout_i_reg[6]_1\(2) => \gntv_or_sync_fifo.gl0.rd_n_96\,
      \gpr1.dout_i_reg[6]_1\(1) => \gntv_or_sync_fifo.gl0.rd_n_97\,
      \gpr1.dout_i_reg[6]_1\(0) => \gntv_or_sync_fifo.gl0.rd_n_98\,
      \gpr1.dout_i_reg[6]_2\(5) => \gntv_or_sync_fifo.gl0.rd_n_99\,
      \gpr1.dout_i_reg[6]_2\(4) => \gntv_or_sync_fifo.gl0.rd_n_100\,
      \gpr1.dout_i_reg[6]_2\(3) => \gntv_or_sync_fifo.gl0.rd_n_101\,
      \gpr1.dout_i_reg[6]_2\(2) => \gntv_or_sync_fifo.gl0.rd_n_102\,
      \gpr1.dout_i_reg[6]_2\(1) => \gntv_or_sync_fifo.gl0.rd_n_103\,
      \gpr1.dout_i_reg[6]_2\(0) => \gntv_or_sync_fifo.gl0.rd_n_104\,
      \gpr1.dout_i_reg[6]_3\ => \gntv_or_sync_fifo.gl0.rd_n_208\,
      \gpr1.dout_i_reg[6]_4\ => \gntv_or_sync_fifo.gl0.rd_n_213\,
      \gpr1.dout_i_reg[6]_5\ => \gntv_or_sync_fifo.gl0.rd_n_216\,
      \gpr1.dout_i_reg[9]\(5) => \gntv_or_sync_fifo.gl0.rd_n_105\,
      \gpr1.dout_i_reg[9]\(4) => \gntv_or_sync_fifo.gl0.rd_n_106\,
      \gpr1.dout_i_reg[9]\(3) => \gntv_or_sync_fifo.gl0.rd_n_107\,
      \gpr1.dout_i_reg[9]\(2) => \gntv_or_sync_fifo.gl0.rd_n_108\,
      \gpr1.dout_i_reg[9]\(1) => \gntv_or_sync_fifo.gl0.rd_n_109\,
      \gpr1.dout_i_reg[9]\(0) => \gntv_or_sync_fifo.gl0.rd_n_110\,
      \gpr1.dout_i_reg[9]_0\(5) => \gntv_or_sync_fifo.gl0.rd_n_111\,
      \gpr1.dout_i_reg[9]_0\(4) => \gntv_or_sync_fifo.gl0.rd_n_112\,
      \gpr1.dout_i_reg[9]_0\(3) => \gntv_or_sync_fifo.gl0.rd_n_113\,
      \gpr1.dout_i_reg[9]_0\(2) => \gntv_or_sync_fifo.gl0.rd_n_114\,
      \gpr1.dout_i_reg[9]_0\(1) => \gntv_or_sync_fifo.gl0.rd_n_115\,
      \gpr1.dout_i_reg[9]_0\(0) => \gntv_or_sync_fifo.gl0.rd_n_116\,
      \gpr1.dout_i_reg[9]_1\(5) => \gntv_or_sync_fifo.gl0.rd_n_117\,
      \gpr1.dout_i_reg[9]_1\(4) => \gntv_or_sync_fifo.gl0.rd_n_118\,
      \gpr1.dout_i_reg[9]_1\(3) => \gntv_or_sync_fifo.gl0.rd_n_119\,
      \gpr1.dout_i_reg[9]_1\(2) => \gntv_or_sync_fifo.gl0.rd_n_120\,
      \gpr1.dout_i_reg[9]_1\(1) => \gntv_or_sync_fifo.gl0.rd_n_121\,
      \gpr1.dout_i_reg[9]_1\(0) => \gntv_or_sync_fifo.gl0.rd_n_122\,
      \gpr1.dout_i_reg[9]_2\(5) => \gntv_or_sync_fifo.gl0.rd_n_123\,
      \gpr1.dout_i_reg[9]_2\(4) => \gntv_or_sync_fifo.gl0.rd_n_124\,
      \gpr1.dout_i_reg[9]_2\(3) => \gntv_or_sync_fifo.gl0.rd_n_125\,
      \gpr1.dout_i_reg[9]_2\(2) => \gntv_or_sync_fifo.gl0.rd_n_126\,
      \gpr1.dout_i_reg[9]_2\(1) => \gntv_or_sync_fifo.gl0.rd_n_127\,
      \gpr1.dout_i_reg[9]_2\(0) => \gntv_or_sync_fifo.gl0.rd_n_128\,
      \out\ => \out\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_13\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_4\,
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      v1_reg(6 downto 0) => \grss.rsts/c1/v1_reg\(6 downto 0),
      v1_reg_0(6 downto 0) => \gwss.wsts/c1/v1_reg\(6 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\red_pitaya_ps_1_data_fifo_0_wr_logic__parameterized0\
     port map (
      ADDRD(5) => \gntv_or_sync_fifo.gl0.wr_n_155\,
      ADDRD(4) => \gntv_or_sync_fifo.gl0.wr_n_156\,
      ADDRD(3) => \gntv_or_sync_fifo.gl0.wr_n_157\,
      ADDRD(2) => \gntv_or_sync_fifo.gl0.wr_n_158\,
      ADDRD(1) => \gntv_or_sync_fifo.gl0.wr_n_159\,
      ADDRD(0) => \gntv_or_sync_fifo.gl0.wr_n_160\,
      D(12 downto 0) => p_12_out(12 downto 0),
      Q(12 downto 0) => p_11_out(12 downto 0),
      \gpr1.dout_i_reg[12]\(5) => \gntv_or_sync_fifo.gl0.wr_n_197\,
      \gpr1.dout_i_reg[12]\(4) => \gntv_or_sync_fifo.gl0.wr_n_198\,
      \gpr1.dout_i_reg[12]\(3) => \gntv_or_sync_fifo.gl0.wr_n_199\,
      \gpr1.dout_i_reg[12]\(2) => \gntv_or_sync_fifo.gl0.wr_n_200\,
      \gpr1.dout_i_reg[12]\(1) => \gntv_or_sync_fifo.gl0.wr_n_201\,
      \gpr1.dout_i_reg[12]\(0) => \gntv_or_sync_fifo.gl0.wr_n_202\,
      \gpr1.dout_i_reg[12]_0\(5) => \gntv_or_sync_fifo.gl0.wr_n_203\,
      \gpr1.dout_i_reg[12]_0\(4) => \gntv_or_sync_fifo.gl0.wr_n_204\,
      \gpr1.dout_i_reg[12]_0\(3) => \gntv_or_sync_fifo.gl0.wr_n_205\,
      \gpr1.dout_i_reg[12]_0\(2) => \gntv_or_sync_fifo.gl0.wr_n_206\,
      \gpr1.dout_i_reg[12]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_207\,
      \gpr1.dout_i_reg[12]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_208\,
      \gpr1.dout_i_reg[15]\(5) => \gntv_or_sync_fifo.gl0.wr_n_209\,
      \gpr1.dout_i_reg[15]\(4) => \gntv_or_sync_fifo.gl0.wr_n_210\,
      \gpr1.dout_i_reg[15]\(3) => \gntv_or_sync_fifo.gl0.wr_n_211\,
      \gpr1.dout_i_reg[15]\(2) => \gntv_or_sync_fifo.gl0.wr_n_212\,
      \gpr1.dout_i_reg[15]\(1) => \gntv_or_sync_fifo.gl0.wr_n_213\,
      \gpr1.dout_i_reg[15]\(0) => \gntv_or_sync_fifo.gl0.wr_n_214\,
      \gpr1.dout_i_reg[15]_0\(5) => \gntv_or_sync_fifo.gl0.wr_n_215\,
      \gpr1.dout_i_reg[15]_0\(4) => \gntv_or_sync_fifo.gl0.wr_n_216\,
      \gpr1.dout_i_reg[15]_0\(3) => \gntv_or_sync_fifo.gl0.wr_n_217\,
      \gpr1.dout_i_reg[15]_0\(2) => \gntv_or_sync_fifo.gl0.wr_n_218\,
      \gpr1.dout_i_reg[15]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_219\,
      \gpr1.dout_i_reg[15]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_220\,
      \gpr1.dout_i_reg[18]\(5) => \gntv_or_sync_fifo.gl0.wr_n_221\,
      \gpr1.dout_i_reg[18]\(4) => \gntv_or_sync_fifo.gl0.wr_n_222\,
      \gpr1.dout_i_reg[18]\(3) => \gntv_or_sync_fifo.gl0.wr_n_223\,
      \gpr1.dout_i_reg[18]\(2) => \gntv_or_sync_fifo.gl0.wr_n_224\,
      \gpr1.dout_i_reg[18]\(1) => \gntv_or_sync_fifo.gl0.wr_n_225\,
      \gpr1.dout_i_reg[18]\(0) => \gntv_or_sync_fifo.gl0.wr_n_226\,
      \gpr1.dout_i_reg[18]_0\(5) => \gntv_or_sync_fifo.gl0.wr_n_227\,
      \gpr1.dout_i_reg[18]_0\(4) => \gntv_or_sync_fifo.gl0.wr_n_228\,
      \gpr1.dout_i_reg[18]_0\(3) => \gntv_or_sync_fifo.gl0.wr_n_229\,
      \gpr1.dout_i_reg[18]_0\(2) => \gntv_or_sync_fifo.gl0.wr_n_230\,
      \gpr1.dout_i_reg[18]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_231\,
      \gpr1.dout_i_reg[18]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_232\,
      \gpr1.dout_i_reg[21]\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gpr1.dout_i_reg[21]_0\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gpr1.dout_i_reg[21]_1\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gpr1.dout_i_reg[21]_10\ => \gntv_or_sync_fifo.gl0.wr_n_38\,
      \gpr1.dout_i_reg[21]_100\ => \gntv_or_sync_fifo.gl0.wr_n_128\,
      \gpr1.dout_i_reg[21]_101\ => \gntv_or_sync_fifo.gl0.wr_n_129\,
      \gpr1.dout_i_reg[21]_102\ => \gntv_or_sync_fifo.gl0.wr_n_130\,
      \gpr1.dout_i_reg[21]_103\ => \gntv_or_sync_fifo.gl0.wr_n_131\,
      \gpr1.dout_i_reg[21]_104\ => \gntv_or_sync_fifo.gl0.wr_n_132\,
      \gpr1.dout_i_reg[21]_105\ => \gntv_or_sync_fifo.gl0.wr_n_133\,
      \gpr1.dout_i_reg[21]_106\ => \gntv_or_sync_fifo.gl0.wr_n_134\,
      \gpr1.dout_i_reg[21]_107\ => \gntv_or_sync_fifo.gl0.wr_n_135\,
      \gpr1.dout_i_reg[21]_108\ => \gntv_or_sync_fifo.gl0.wr_n_136\,
      \gpr1.dout_i_reg[21]_109\ => \gntv_or_sync_fifo.gl0.wr_n_137\,
      \gpr1.dout_i_reg[21]_11\ => \gntv_or_sync_fifo.gl0.wr_n_39\,
      \gpr1.dout_i_reg[21]_110\ => \gntv_or_sync_fifo.gl0.wr_n_138\,
      \gpr1.dout_i_reg[21]_111\ => \gntv_or_sync_fifo.gl0.wr_n_139\,
      \gpr1.dout_i_reg[21]_112\ => \gntv_or_sync_fifo.gl0.wr_n_140\,
      \gpr1.dout_i_reg[21]_113\ => \gntv_or_sync_fifo.gl0.wr_n_141\,
      \gpr1.dout_i_reg[21]_114\ => \gntv_or_sync_fifo.gl0.wr_n_142\,
      \gpr1.dout_i_reg[21]_115\ => \gntv_or_sync_fifo.gl0.wr_n_143\,
      \gpr1.dout_i_reg[21]_116\ => \gntv_or_sync_fifo.gl0.wr_n_144\,
      \gpr1.dout_i_reg[21]_117\ => \gntv_or_sync_fifo.gl0.wr_n_145\,
      \gpr1.dout_i_reg[21]_118\ => \gntv_or_sync_fifo.gl0.wr_n_146\,
      \gpr1.dout_i_reg[21]_119\ => \gntv_or_sync_fifo.gl0.wr_n_147\,
      \gpr1.dout_i_reg[21]_12\ => \gntv_or_sync_fifo.gl0.wr_n_40\,
      \gpr1.dout_i_reg[21]_120\ => \gntv_or_sync_fifo.gl0.wr_n_148\,
      \gpr1.dout_i_reg[21]_121\ => \gntv_or_sync_fifo.gl0.wr_n_149\,
      \gpr1.dout_i_reg[21]_122\ => \gntv_or_sync_fifo.gl0.wr_n_150\,
      \gpr1.dout_i_reg[21]_123\ => \gntv_or_sync_fifo.gl0.wr_n_151\,
      \gpr1.dout_i_reg[21]_124\ => \gntv_or_sync_fifo.gl0.wr_n_152\,
      \gpr1.dout_i_reg[21]_125\ => \gntv_or_sync_fifo.gl0.wr_n_153\,
      \gpr1.dout_i_reg[21]_126\ => \gntv_or_sync_fifo.gl0.wr_n_154\,
      \gpr1.dout_i_reg[21]_127\ => \gntv_or_sync_fifo.gl0.wr_n_233\,
      \gpr1.dout_i_reg[21]_128\ => \gntv_or_sync_fifo.gl0.wr_n_234\,
      \gpr1.dout_i_reg[21]_129\ => \gntv_or_sync_fifo.gl0.wr_n_235\,
      \gpr1.dout_i_reg[21]_13\ => \gntv_or_sync_fifo.gl0.wr_n_41\,
      \gpr1.dout_i_reg[21]_130\ => \gntv_or_sync_fifo.gl0.wr_n_236\,
      \gpr1.dout_i_reg[21]_131\ => \gntv_or_sync_fifo.gl0.wr_n_237\,
      \gpr1.dout_i_reg[21]_132\ => \gntv_or_sync_fifo.gl0.wr_n_238\,
      \gpr1.dout_i_reg[21]_133\ => \gntv_or_sync_fifo.gl0.wr_n_239\,
      \gpr1.dout_i_reg[21]_134\ => \gntv_or_sync_fifo.gl0.wr_n_240\,
      \gpr1.dout_i_reg[21]_135\ => \gntv_or_sync_fifo.gl0.wr_n_241\,
      \gpr1.dout_i_reg[21]_136\ => \gntv_or_sync_fifo.gl0.wr_n_242\,
      \gpr1.dout_i_reg[21]_137\ => \gntv_or_sync_fifo.gl0.wr_n_243\,
      \gpr1.dout_i_reg[21]_138\ => \gntv_or_sync_fifo.gl0.wr_n_244\,
      \gpr1.dout_i_reg[21]_14\ => \gntv_or_sync_fifo.gl0.wr_n_42\,
      \gpr1.dout_i_reg[21]_15\ => \gntv_or_sync_fifo.gl0.wr_n_43\,
      \gpr1.dout_i_reg[21]_16\ => \gntv_or_sync_fifo.gl0.wr_n_44\,
      \gpr1.dout_i_reg[21]_17\ => \gntv_or_sync_fifo.gl0.wr_n_45\,
      \gpr1.dout_i_reg[21]_18\ => \gntv_or_sync_fifo.gl0.wr_n_46\,
      \gpr1.dout_i_reg[21]_19\ => \gntv_or_sync_fifo.gl0.wr_n_47\,
      \gpr1.dout_i_reg[21]_2\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gpr1.dout_i_reg[21]_20\ => \gntv_or_sync_fifo.gl0.wr_n_48\,
      \gpr1.dout_i_reg[21]_21\ => \gntv_or_sync_fifo.gl0.wr_n_49\,
      \gpr1.dout_i_reg[21]_22\ => \gntv_or_sync_fifo.gl0.wr_n_50\,
      \gpr1.dout_i_reg[21]_23\ => \gntv_or_sync_fifo.gl0.wr_n_51\,
      \gpr1.dout_i_reg[21]_24\ => \gntv_or_sync_fifo.gl0.wr_n_52\,
      \gpr1.dout_i_reg[21]_25\ => \gntv_or_sync_fifo.gl0.wr_n_53\,
      \gpr1.dout_i_reg[21]_26\ => \gntv_or_sync_fifo.gl0.wr_n_54\,
      \gpr1.dout_i_reg[21]_27\ => \gntv_or_sync_fifo.gl0.wr_n_55\,
      \gpr1.dout_i_reg[21]_28\ => \gntv_or_sync_fifo.gl0.wr_n_56\,
      \gpr1.dout_i_reg[21]_29\ => \gntv_or_sync_fifo.gl0.wr_n_57\,
      \gpr1.dout_i_reg[21]_3\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gpr1.dout_i_reg[21]_30\ => \gntv_or_sync_fifo.gl0.wr_n_58\,
      \gpr1.dout_i_reg[21]_31\ => \gntv_or_sync_fifo.gl0.wr_n_59\,
      \gpr1.dout_i_reg[21]_32\ => \gntv_or_sync_fifo.gl0.wr_n_60\,
      \gpr1.dout_i_reg[21]_33\ => \gntv_or_sync_fifo.gl0.wr_n_61\,
      \gpr1.dout_i_reg[21]_34\ => \gntv_or_sync_fifo.gl0.wr_n_62\,
      \gpr1.dout_i_reg[21]_35\ => \gntv_or_sync_fifo.gl0.wr_n_63\,
      \gpr1.dout_i_reg[21]_36\ => \gntv_or_sync_fifo.gl0.wr_n_64\,
      \gpr1.dout_i_reg[21]_37\ => \gntv_or_sync_fifo.gl0.wr_n_65\,
      \gpr1.dout_i_reg[21]_38\ => \gntv_or_sync_fifo.gl0.wr_n_66\,
      \gpr1.dout_i_reg[21]_39\ => \gntv_or_sync_fifo.gl0.wr_n_67\,
      \gpr1.dout_i_reg[21]_4\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gpr1.dout_i_reg[21]_40\ => \gntv_or_sync_fifo.gl0.wr_n_68\,
      \gpr1.dout_i_reg[21]_41\ => \gntv_or_sync_fifo.gl0.wr_n_69\,
      \gpr1.dout_i_reg[21]_42\ => \gntv_or_sync_fifo.gl0.wr_n_70\,
      \gpr1.dout_i_reg[21]_43\ => \gntv_or_sync_fifo.gl0.wr_n_71\,
      \gpr1.dout_i_reg[21]_44\ => \gntv_or_sync_fifo.gl0.wr_n_72\,
      \gpr1.dout_i_reg[21]_45\ => \gntv_or_sync_fifo.gl0.wr_n_73\,
      \gpr1.dout_i_reg[21]_46\ => \gntv_or_sync_fifo.gl0.wr_n_74\,
      \gpr1.dout_i_reg[21]_47\ => \gntv_or_sync_fifo.gl0.wr_n_75\,
      \gpr1.dout_i_reg[21]_48\ => \gntv_or_sync_fifo.gl0.wr_n_76\,
      \gpr1.dout_i_reg[21]_49\ => \gntv_or_sync_fifo.gl0.wr_n_77\,
      \gpr1.dout_i_reg[21]_5\ => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gpr1.dout_i_reg[21]_50\ => \gntv_or_sync_fifo.gl0.wr_n_78\,
      \gpr1.dout_i_reg[21]_51\ => \gntv_or_sync_fifo.gl0.wr_n_79\,
      \gpr1.dout_i_reg[21]_52\ => \gntv_or_sync_fifo.gl0.wr_n_80\,
      \gpr1.dout_i_reg[21]_53\ => \gntv_or_sync_fifo.gl0.wr_n_81\,
      \gpr1.dout_i_reg[21]_54\ => \gntv_or_sync_fifo.gl0.wr_n_82\,
      \gpr1.dout_i_reg[21]_55\ => \gntv_or_sync_fifo.gl0.wr_n_83\,
      \gpr1.dout_i_reg[21]_56\ => \gntv_or_sync_fifo.gl0.wr_n_84\,
      \gpr1.dout_i_reg[21]_57\ => \gntv_or_sync_fifo.gl0.wr_n_85\,
      \gpr1.dout_i_reg[21]_58\ => \gntv_or_sync_fifo.gl0.wr_n_86\,
      \gpr1.dout_i_reg[21]_59\ => \gntv_or_sync_fifo.gl0.wr_n_87\,
      \gpr1.dout_i_reg[21]_6\ => \gntv_or_sync_fifo.gl0.wr_n_34\,
      \gpr1.dout_i_reg[21]_60\ => \gntv_or_sync_fifo.gl0.wr_n_88\,
      \gpr1.dout_i_reg[21]_61\ => \gntv_or_sync_fifo.gl0.wr_n_89\,
      \gpr1.dout_i_reg[21]_62\ => \gntv_or_sync_fifo.gl0.wr_n_90\,
      \gpr1.dout_i_reg[21]_63\ => \gntv_or_sync_fifo.gl0.wr_n_91\,
      \gpr1.dout_i_reg[21]_64\ => \gntv_or_sync_fifo.gl0.wr_n_92\,
      \gpr1.dout_i_reg[21]_65\ => \gntv_or_sync_fifo.gl0.wr_n_93\,
      \gpr1.dout_i_reg[21]_66\ => \gntv_or_sync_fifo.gl0.wr_n_94\,
      \gpr1.dout_i_reg[21]_67\ => \gntv_or_sync_fifo.gl0.wr_n_95\,
      \gpr1.dout_i_reg[21]_68\ => \gntv_or_sync_fifo.gl0.wr_n_96\,
      \gpr1.dout_i_reg[21]_69\ => \gntv_or_sync_fifo.gl0.wr_n_97\,
      \gpr1.dout_i_reg[21]_7\ => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \gpr1.dout_i_reg[21]_70\ => \gntv_or_sync_fifo.gl0.wr_n_98\,
      \gpr1.dout_i_reg[21]_71\ => \gntv_or_sync_fifo.gl0.wr_n_99\,
      \gpr1.dout_i_reg[21]_72\ => \gntv_or_sync_fifo.gl0.wr_n_100\,
      \gpr1.dout_i_reg[21]_73\ => \gntv_or_sync_fifo.gl0.wr_n_101\,
      \gpr1.dout_i_reg[21]_74\ => \gntv_or_sync_fifo.gl0.wr_n_102\,
      \gpr1.dout_i_reg[21]_75\ => \gntv_or_sync_fifo.gl0.wr_n_103\,
      \gpr1.dout_i_reg[21]_76\ => \gntv_or_sync_fifo.gl0.wr_n_104\,
      \gpr1.dout_i_reg[21]_77\ => \gntv_or_sync_fifo.gl0.wr_n_105\,
      \gpr1.dout_i_reg[21]_78\ => \gntv_or_sync_fifo.gl0.wr_n_106\,
      \gpr1.dout_i_reg[21]_79\ => \gntv_or_sync_fifo.gl0.wr_n_107\,
      \gpr1.dout_i_reg[21]_8\ => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \gpr1.dout_i_reg[21]_80\ => \gntv_or_sync_fifo.gl0.wr_n_108\,
      \gpr1.dout_i_reg[21]_81\ => \gntv_or_sync_fifo.gl0.wr_n_109\,
      \gpr1.dout_i_reg[21]_82\ => \gntv_or_sync_fifo.gl0.wr_n_110\,
      \gpr1.dout_i_reg[21]_83\ => \gntv_or_sync_fifo.gl0.wr_n_111\,
      \gpr1.dout_i_reg[21]_84\ => \gntv_or_sync_fifo.gl0.wr_n_112\,
      \gpr1.dout_i_reg[21]_85\ => \gntv_or_sync_fifo.gl0.wr_n_113\,
      \gpr1.dout_i_reg[21]_86\ => \gntv_or_sync_fifo.gl0.wr_n_114\,
      \gpr1.dout_i_reg[21]_87\ => \gntv_or_sync_fifo.gl0.wr_n_115\,
      \gpr1.dout_i_reg[21]_88\ => \gntv_or_sync_fifo.gl0.wr_n_116\,
      \gpr1.dout_i_reg[21]_89\ => \gntv_or_sync_fifo.gl0.wr_n_117\,
      \gpr1.dout_i_reg[21]_9\ => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \gpr1.dout_i_reg[21]_90\ => \gntv_or_sync_fifo.gl0.wr_n_118\,
      \gpr1.dout_i_reg[21]_91\ => \gntv_or_sync_fifo.gl0.wr_n_119\,
      \gpr1.dout_i_reg[21]_92\ => \gntv_or_sync_fifo.gl0.wr_n_120\,
      \gpr1.dout_i_reg[21]_93\ => \gntv_or_sync_fifo.gl0.wr_n_121\,
      \gpr1.dout_i_reg[21]_94\ => \gntv_or_sync_fifo.gl0.wr_n_122\,
      \gpr1.dout_i_reg[21]_95\ => \gntv_or_sync_fifo.gl0.wr_n_123\,
      \gpr1.dout_i_reg[21]_96\ => \gntv_or_sync_fifo.gl0.wr_n_124\,
      \gpr1.dout_i_reg[21]_97\ => \gntv_or_sync_fifo.gl0.wr_n_125\,
      \gpr1.dout_i_reg[21]_98\ => \gntv_or_sync_fifo.gl0.wr_n_126\,
      \gpr1.dout_i_reg[21]_99\ => \gntv_or_sync_fifo.gl0.wr_n_127\,
      \gpr1.dout_i_reg[3]\(5) => \gntv_or_sync_fifo.gl0.wr_n_161\,
      \gpr1.dout_i_reg[3]\(4) => \gntv_or_sync_fifo.gl0.wr_n_162\,
      \gpr1.dout_i_reg[3]\(3) => \gntv_or_sync_fifo.gl0.wr_n_163\,
      \gpr1.dout_i_reg[3]\(2) => \gntv_or_sync_fifo.gl0.wr_n_164\,
      \gpr1.dout_i_reg[3]\(1) => \gntv_or_sync_fifo.gl0.wr_n_165\,
      \gpr1.dout_i_reg[3]\(0) => \gntv_or_sync_fifo.gl0.wr_n_166\,
      \gpr1.dout_i_reg[3]_0\(5) => \gntv_or_sync_fifo.gl0.wr_n_167\,
      \gpr1.dout_i_reg[3]_0\(4) => \gntv_or_sync_fifo.gl0.wr_n_168\,
      \gpr1.dout_i_reg[3]_0\(3) => \gntv_or_sync_fifo.gl0.wr_n_169\,
      \gpr1.dout_i_reg[3]_0\(2) => \gntv_or_sync_fifo.gl0.wr_n_170\,
      \gpr1.dout_i_reg[3]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_171\,
      \gpr1.dout_i_reg[3]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_172\,
      \gpr1.dout_i_reg[6]\(5) => \gntv_or_sync_fifo.gl0.wr_n_173\,
      \gpr1.dout_i_reg[6]\(4) => \gntv_or_sync_fifo.gl0.wr_n_174\,
      \gpr1.dout_i_reg[6]\(3) => \gntv_or_sync_fifo.gl0.wr_n_175\,
      \gpr1.dout_i_reg[6]\(2) => \gntv_or_sync_fifo.gl0.wr_n_176\,
      \gpr1.dout_i_reg[6]\(1) => \gntv_or_sync_fifo.gl0.wr_n_177\,
      \gpr1.dout_i_reg[6]\(0) => \gntv_or_sync_fifo.gl0.wr_n_178\,
      \gpr1.dout_i_reg[6]_0\(5) => \gntv_or_sync_fifo.gl0.wr_n_179\,
      \gpr1.dout_i_reg[6]_0\(4) => \gntv_or_sync_fifo.gl0.wr_n_180\,
      \gpr1.dout_i_reg[6]_0\(3) => \gntv_or_sync_fifo.gl0.wr_n_181\,
      \gpr1.dout_i_reg[6]_0\(2) => \gntv_or_sync_fifo.gl0.wr_n_182\,
      \gpr1.dout_i_reg[6]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_183\,
      \gpr1.dout_i_reg[6]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_184\,
      \gpr1.dout_i_reg[9]\(5) => \gntv_or_sync_fifo.gl0.wr_n_185\,
      \gpr1.dout_i_reg[9]\(4) => \gntv_or_sync_fifo.gl0.wr_n_186\,
      \gpr1.dout_i_reg[9]\(3) => \gntv_or_sync_fifo.gl0.wr_n_187\,
      \gpr1.dout_i_reg[9]\(2) => \gntv_or_sync_fifo.gl0.wr_n_188\,
      \gpr1.dout_i_reg[9]\(1) => \gntv_or_sync_fifo.gl0.wr_n_189\,
      \gpr1.dout_i_reg[9]\(0) => \gntv_or_sync_fifo.gl0.wr_n_190\,
      \gpr1.dout_i_reg[9]_0\(5) => \gntv_or_sync_fifo.gl0.wr_n_191\,
      \gpr1.dout_i_reg[9]_0\(4) => \gntv_or_sync_fifo.gl0.wr_n_192\,
      \gpr1.dout_i_reg[9]_0\(3) => \gntv_or_sync_fifo.gl0.wr_n_193\,
      \gpr1.dout_i_reg[9]_0\(2) => \gntv_or_sync_fifo.gl0.wr_n_194\,
      \gpr1.dout_i_reg[9]_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_195\,
      \gpr1.dout_i_reg[9]_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_196\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_4\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_13\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      sig_str_rst_reg => \^ss\(0),
      v1_reg(6 downto 0) => \grss.rsts/c1/v1_reg\(6 downto 0),
      v1_reg_0(6 downto 0) => \gwss.wsts/c1/v1_reg\(6 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\red_pitaya_ps_1_data_fifo_0_memory__parameterized0\
     port map (
      ADDRC(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      ADDRC(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      ADDRC(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      ADDRC(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      ADDRC(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      ADDRC(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      ADDRD(5) => \gntv_or_sync_fifo.gl0.wr_n_155\,
      ADDRD(4) => \gntv_or_sync_fifo.gl0.wr_n_156\,
      ADDRD(3) => \gntv_or_sync_fifo.gl0.wr_n_157\,
      ADDRD(2) => \gntv_or_sync_fifo.gl0.wr_n_158\,
      ADDRD(1) => \gntv_or_sync_fifo.gl0.wr_n_159\,
      ADDRD(0) => \gntv_or_sync_fifo.gl0.wr_n_160\,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      D(4 downto 0) => D(4 downto 0),
      E(0) => ram_rd_en_i,
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      IP2Bus_Error => IP2Bus_Error,
      Q(5 downto 0) => p_11_out(5 downto 0),
      SR(0) => \^ss\(0),
      fg_rxd_wr_length(20 downto 0) => fg_rxd_wr_length(20 downto 0),
      \gc1.count_d2_reg[0]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gc1.count_d2_reg[12]\(12 downto 0) => p_0_out_0(12 downto 0),
      \gc1.count_d2_reg[1]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_201\,
      \gc1.count_d2_reg[2]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_202\,
      \gc1.count_d2_reg[3]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_203\,
      \gc1.count_d2_reg[4]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_204\,
      \gc1.count_d2_reg[5]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_205\,
      \gc1.count_d2_reg[5]_rep__1\(5) => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \gc1.count_d2_reg[5]_rep__1\(4) => \gntv_or_sync_fifo.gl0.rd_n_40\,
      \gc1.count_d2_reg[5]_rep__1\(3) => \gntv_or_sync_fifo.gl0.rd_n_41\,
      \gc1.count_d2_reg[5]_rep__1\(2) => \gntv_or_sync_fifo.gl0.rd_n_42\,
      \gc1.count_d2_reg[5]_rep__1\(1) => \gntv_or_sync_fifo.gl0.rd_n_43\,
      \gc1.count_d2_reg[5]_rep__1\(0) => \gntv_or_sync_fifo.gl0.rd_n_44\,
      \gc1.count_d2_reg[5]_rep__10\(5) => \gntv_or_sync_fifo.gl0.rd_n_93\,
      \gc1.count_d2_reg[5]_rep__10\(4) => \gntv_or_sync_fifo.gl0.rd_n_94\,
      \gc1.count_d2_reg[5]_rep__10\(3) => \gntv_or_sync_fifo.gl0.rd_n_95\,
      \gc1.count_d2_reg[5]_rep__10\(2) => \gntv_or_sync_fifo.gl0.rd_n_96\,
      \gc1.count_d2_reg[5]_rep__10\(1) => \gntv_or_sync_fifo.gl0.rd_n_97\,
      \gc1.count_d2_reg[5]_rep__10\(0) => \gntv_or_sync_fifo.gl0.rd_n_98\,
      \gc1.count_d2_reg[5]_rep__11\(5) => \gntv_or_sync_fifo.gl0.rd_n_99\,
      \gc1.count_d2_reg[5]_rep__11\(4) => \gntv_or_sync_fifo.gl0.rd_n_100\,
      \gc1.count_d2_reg[5]_rep__11\(3) => \gntv_or_sync_fifo.gl0.rd_n_101\,
      \gc1.count_d2_reg[5]_rep__11\(2) => \gntv_or_sync_fifo.gl0.rd_n_102\,
      \gc1.count_d2_reg[5]_rep__11\(1) => \gntv_or_sync_fifo.gl0.rd_n_103\,
      \gc1.count_d2_reg[5]_rep__11\(0) => \gntv_or_sync_fifo.gl0.rd_n_104\,
      \gc1.count_d2_reg[5]_rep__12\(5) => \gntv_or_sync_fifo.gl0.rd_n_105\,
      \gc1.count_d2_reg[5]_rep__12\(4) => \gntv_or_sync_fifo.gl0.rd_n_106\,
      \gc1.count_d2_reg[5]_rep__12\(3) => \gntv_or_sync_fifo.gl0.rd_n_107\,
      \gc1.count_d2_reg[5]_rep__12\(2) => \gntv_or_sync_fifo.gl0.rd_n_108\,
      \gc1.count_d2_reg[5]_rep__12\(1) => \gntv_or_sync_fifo.gl0.rd_n_109\,
      \gc1.count_d2_reg[5]_rep__12\(0) => \gntv_or_sync_fifo.gl0.rd_n_110\,
      \gc1.count_d2_reg[5]_rep__13\(5) => \gntv_or_sync_fifo.gl0.rd_n_111\,
      \gc1.count_d2_reg[5]_rep__13\(4) => \gntv_or_sync_fifo.gl0.rd_n_112\,
      \gc1.count_d2_reg[5]_rep__13\(3) => \gntv_or_sync_fifo.gl0.rd_n_113\,
      \gc1.count_d2_reg[5]_rep__13\(2) => \gntv_or_sync_fifo.gl0.rd_n_114\,
      \gc1.count_d2_reg[5]_rep__13\(1) => \gntv_or_sync_fifo.gl0.rd_n_115\,
      \gc1.count_d2_reg[5]_rep__13\(0) => \gntv_or_sync_fifo.gl0.rd_n_116\,
      \gc1.count_d2_reg[5]_rep__14\(5) => \gntv_or_sync_fifo.gl0.rd_n_117\,
      \gc1.count_d2_reg[5]_rep__14\(4) => \gntv_or_sync_fifo.gl0.rd_n_118\,
      \gc1.count_d2_reg[5]_rep__14\(3) => \gntv_or_sync_fifo.gl0.rd_n_119\,
      \gc1.count_d2_reg[5]_rep__14\(2) => \gntv_or_sync_fifo.gl0.rd_n_120\,
      \gc1.count_d2_reg[5]_rep__14\(1) => \gntv_or_sync_fifo.gl0.rd_n_121\,
      \gc1.count_d2_reg[5]_rep__14\(0) => \gntv_or_sync_fifo.gl0.rd_n_122\,
      \gc1.count_d2_reg[5]_rep__15\(5) => \gntv_or_sync_fifo.gl0.rd_n_123\,
      \gc1.count_d2_reg[5]_rep__15\(4) => \gntv_or_sync_fifo.gl0.rd_n_124\,
      \gc1.count_d2_reg[5]_rep__15\(3) => \gntv_or_sync_fifo.gl0.rd_n_125\,
      \gc1.count_d2_reg[5]_rep__15\(2) => \gntv_or_sync_fifo.gl0.rd_n_126\,
      \gc1.count_d2_reg[5]_rep__15\(1) => \gntv_or_sync_fifo.gl0.rd_n_127\,
      \gc1.count_d2_reg[5]_rep__15\(0) => \gntv_or_sync_fifo.gl0.rd_n_128\,
      \gc1.count_d2_reg[5]_rep__16\(5) => \gntv_or_sync_fifo.gl0.rd_n_129\,
      \gc1.count_d2_reg[5]_rep__16\(4) => \gntv_or_sync_fifo.gl0.rd_n_130\,
      \gc1.count_d2_reg[5]_rep__16\(3) => \gntv_or_sync_fifo.gl0.rd_n_131\,
      \gc1.count_d2_reg[5]_rep__16\(2) => \gntv_or_sync_fifo.gl0.rd_n_132\,
      \gc1.count_d2_reg[5]_rep__16\(1) => \gntv_or_sync_fifo.gl0.rd_n_133\,
      \gc1.count_d2_reg[5]_rep__16\(0) => \gntv_or_sync_fifo.gl0.rd_n_134\,
      \gc1.count_d2_reg[5]_rep__17\(5) => \gntv_or_sync_fifo.gl0.rd_n_135\,
      \gc1.count_d2_reg[5]_rep__17\(4) => \gntv_or_sync_fifo.gl0.rd_n_136\,
      \gc1.count_d2_reg[5]_rep__17\(3) => \gntv_or_sync_fifo.gl0.rd_n_137\,
      \gc1.count_d2_reg[5]_rep__17\(2) => \gntv_or_sync_fifo.gl0.rd_n_138\,
      \gc1.count_d2_reg[5]_rep__17\(1) => \gntv_or_sync_fifo.gl0.rd_n_139\,
      \gc1.count_d2_reg[5]_rep__17\(0) => \gntv_or_sync_fifo.gl0.rd_n_140\,
      \gc1.count_d2_reg[5]_rep__18\(5) => \gntv_or_sync_fifo.gl0.rd_n_141\,
      \gc1.count_d2_reg[5]_rep__18\(4) => \gntv_or_sync_fifo.gl0.rd_n_142\,
      \gc1.count_d2_reg[5]_rep__18\(3) => \gntv_or_sync_fifo.gl0.rd_n_143\,
      \gc1.count_d2_reg[5]_rep__18\(2) => \gntv_or_sync_fifo.gl0.rd_n_144\,
      \gc1.count_d2_reg[5]_rep__18\(1) => \gntv_or_sync_fifo.gl0.rd_n_145\,
      \gc1.count_d2_reg[5]_rep__18\(0) => \gntv_or_sync_fifo.gl0.rd_n_146\,
      \gc1.count_d2_reg[5]_rep__19\(5) => \gntv_or_sync_fifo.gl0.rd_n_147\,
      \gc1.count_d2_reg[5]_rep__19\(4) => \gntv_or_sync_fifo.gl0.rd_n_148\,
      \gc1.count_d2_reg[5]_rep__19\(3) => \gntv_or_sync_fifo.gl0.rd_n_149\,
      \gc1.count_d2_reg[5]_rep__19\(2) => \gntv_or_sync_fifo.gl0.rd_n_150\,
      \gc1.count_d2_reg[5]_rep__19\(1) => \gntv_or_sync_fifo.gl0.rd_n_151\,
      \gc1.count_d2_reg[5]_rep__19\(0) => \gntv_or_sync_fifo.gl0.rd_n_152\,
      \gc1.count_d2_reg[5]_rep__2\(5) => \gntv_or_sync_fifo.gl0.rd_n_45\,
      \gc1.count_d2_reg[5]_rep__2\(4) => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \gc1.count_d2_reg[5]_rep__2\(3) => \gntv_or_sync_fifo.gl0.rd_n_47\,
      \gc1.count_d2_reg[5]_rep__2\(2) => \gntv_or_sync_fifo.gl0.rd_n_48\,
      \gc1.count_d2_reg[5]_rep__2\(1) => \gntv_or_sync_fifo.gl0.rd_n_49\,
      \gc1.count_d2_reg[5]_rep__2\(0) => \gntv_or_sync_fifo.gl0.rd_n_50\,
      \gc1.count_d2_reg[5]_rep__20\(5) => \gntv_or_sync_fifo.gl0.rd_n_153\,
      \gc1.count_d2_reg[5]_rep__20\(4) => \gntv_or_sync_fifo.gl0.rd_n_154\,
      \gc1.count_d2_reg[5]_rep__20\(3) => \gntv_or_sync_fifo.gl0.rd_n_155\,
      \gc1.count_d2_reg[5]_rep__20\(2) => \gntv_or_sync_fifo.gl0.rd_n_156\,
      \gc1.count_d2_reg[5]_rep__20\(1) => \gntv_or_sync_fifo.gl0.rd_n_157\,
      \gc1.count_d2_reg[5]_rep__20\(0) => \gntv_or_sync_fifo.gl0.rd_n_158\,
      \gc1.count_d2_reg[5]_rep__21\(5) => \gntv_or_sync_fifo.gl0.rd_n_159\,
      \gc1.count_d2_reg[5]_rep__21\(4) => \gntv_or_sync_fifo.gl0.rd_n_160\,
      \gc1.count_d2_reg[5]_rep__21\(3) => \gntv_or_sync_fifo.gl0.rd_n_161\,
      \gc1.count_d2_reg[5]_rep__21\(2) => \gntv_or_sync_fifo.gl0.rd_n_162\,
      \gc1.count_d2_reg[5]_rep__21\(1) => \gntv_or_sync_fifo.gl0.rd_n_163\,
      \gc1.count_d2_reg[5]_rep__21\(0) => \gntv_or_sync_fifo.gl0.rd_n_164\,
      \gc1.count_d2_reg[5]_rep__22\(5) => \gntv_or_sync_fifo.gl0.rd_n_165\,
      \gc1.count_d2_reg[5]_rep__22\(4) => \gntv_or_sync_fifo.gl0.rd_n_166\,
      \gc1.count_d2_reg[5]_rep__22\(3) => \gntv_or_sync_fifo.gl0.rd_n_167\,
      \gc1.count_d2_reg[5]_rep__22\(2) => \gntv_or_sync_fifo.gl0.rd_n_168\,
      \gc1.count_d2_reg[5]_rep__22\(1) => \gntv_or_sync_fifo.gl0.rd_n_169\,
      \gc1.count_d2_reg[5]_rep__22\(0) => \gntv_or_sync_fifo.gl0.rd_n_170\,
      \gc1.count_d2_reg[5]_rep__23\(5) => \gntv_or_sync_fifo.gl0.rd_n_171\,
      \gc1.count_d2_reg[5]_rep__23\(4) => \gntv_or_sync_fifo.gl0.rd_n_172\,
      \gc1.count_d2_reg[5]_rep__23\(3) => \gntv_or_sync_fifo.gl0.rd_n_173\,
      \gc1.count_d2_reg[5]_rep__23\(2) => \gntv_or_sync_fifo.gl0.rd_n_174\,
      \gc1.count_d2_reg[5]_rep__23\(1) => \gntv_or_sync_fifo.gl0.rd_n_175\,
      \gc1.count_d2_reg[5]_rep__23\(0) => \gntv_or_sync_fifo.gl0.rd_n_176\,
      \gc1.count_d2_reg[5]_rep__24\(5) => \gntv_or_sync_fifo.gl0.rd_n_177\,
      \gc1.count_d2_reg[5]_rep__24\(4) => \gntv_or_sync_fifo.gl0.rd_n_178\,
      \gc1.count_d2_reg[5]_rep__24\(3) => \gntv_or_sync_fifo.gl0.rd_n_179\,
      \gc1.count_d2_reg[5]_rep__24\(2) => \gntv_or_sync_fifo.gl0.rd_n_180\,
      \gc1.count_d2_reg[5]_rep__24\(1) => \gntv_or_sync_fifo.gl0.rd_n_181\,
      \gc1.count_d2_reg[5]_rep__24\(0) => \gntv_or_sync_fifo.gl0.rd_n_182\,
      \gc1.count_d2_reg[5]_rep__25\(5) => \gntv_or_sync_fifo.gl0.rd_n_183\,
      \gc1.count_d2_reg[5]_rep__25\(4) => \gntv_or_sync_fifo.gl0.rd_n_184\,
      \gc1.count_d2_reg[5]_rep__25\(3) => \gntv_or_sync_fifo.gl0.rd_n_185\,
      \gc1.count_d2_reg[5]_rep__25\(2) => \gntv_or_sync_fifo.gl0.rd_n_186\,
      \gc1.count_d2_reg[5]_rep__25\(1) => \gntv_or_sync_fifo.gl0.rd_n_187\,
      \gc1.count_d2_reg[5]_rep__25\(0) => \gntv_or_sync_fifo.gl0.rd_n_188\,
      \gc1.count_d2_reg[5]_rep__26\(5) => \gntv_or_sync_fifo.gl0.rd_n_189\,
      \gc1.count_d2_reg[5]_rep__26\(4) => \gntv_or_sync_fifo.gl0.rd_n_190\,
      \gc1.count_d2_reg[5]_rep__26\(3) => \gntv_or_sync_fifo.gl0.rd_n_191\,
      \gc1.count_d2_reg[5]_rep__26\(2) => \gntv_or_sync_fifo.gl0.rd_n_192\,
      \gc1.count_d2_reg[5]_rep__26\(1) => \gntv_or_sync_fifo.gl0.rd_n_193\,
      \gc1.count_d2_reg[5]_rep__26\(0) => \gntv_or_sync_fifo.gl0.rd_n_194\,
      \gc1.count_d2_reg[5]_rep__27\(5) => \gntv_or_sync_fifo.gl0.rd_n_195\,
      \gc1.count_d2_reg[5]_rep__27\(4) => \gntv_or_sync_fifo.gl0.rd_n_196\,
      \gc1.count_d2_reg[5]_rep__27\(3) => \gntv_or_sync_fifo.gl0.rd_n_197\,
      \gc1.count_d2_reg[5]_rep__27\(2) => \gntv_or_sync_fifo.gl0.rd_n_198\,
      \gc1.count_d2_reg[5]_rep__27\(1) => \gntv_or_sync_fifo.gl0.rd_n_199\,
      \gc1.count_d2_reg[5]_rep__27\(0) => \gntv_or_sync_fifo.gl0.rd_n_200\,
      \gc1.count_d2_reg[5]_rep__3\(5) => \gntv_or_sync_fifo.gl0.rd_n_51\,
      \gc1.count_d2_reg[5]_rep__3\(4) => \gntv_or_sync_fifo.gl0.rd_n_52\,
      \gc1.count_d2_reg[5]_rep__3\(3) => \gntv_or_sync_fifo.gl0.rd_n_53\,
      \gc1.count_d2_reg[5]_rep__3\(2) => \gntv_or_sync_fifo.gl0.rd_n_54\,
      \gc1.count_d2_reg[5]_rep__3\(1) => \gntv_or_sync_fifo.gl0.rd_n_55\,
      \gc1.count_d2_reg[5]_rep__3\(0) => \gntv_or_sync_fifo.gl0.rd_n_56\,
      \gc1.count_d2_reg[5]_rep__4\(5) => \gntv_or_sync_fifo.gl0.rd_n_57\,
      \gc1.count_d2_reg[5]_rep__4\(4) => \gntv_or_sync_fifo.gl0.rd_n_58\,
      \gc1.count_d2_reg[5]_rep__4\(3) => \gntv_or_sync_fifo.gl0.rd_n_59\,
      \gc1.count_d2_reg[5]_rep__4\(2) => \gntv_or_sync_fifo.gl0.rd_n_60\,
      \gc1.count_d2_reg[5]_rep__4\(1) => \gntv_or_sync_fifo.gl0.rd_n_61\,
      \gc1.count_d2_reg[5]_rep__4\(0) => \gntv_or_sync_fifo.gl0.rd_n_62\,
      \gc1.count_d2_reg[5]_rep__5\(5) => \gntv_or_sync_fifo.gl0.rd_n_63\,
      \gc1.count_d2_reg[5]_rep__5\(4) => \gntv_or_sync_fifo.gl0.rd_n_64\,
      \gc1.count_d2_reg[5]_rep__5\(3) => \gntv_or_sync_fifo.gl0.rd_n_65\,
      \gc1.count_d2_reg[5]_rep__5\(2) => \gntv_or_sync_fifo.gl0.rd_n_66\,
      \gc1.count_d2_reg[5]_rep__5\(1) => \gntv_or_sync_fifo.gl0.rd_n_67\,
      \gc1.count_d2_reg[5]_rep__5\(0) => \gntv_or_sync_fifo.gl0.rd_n_68\,
      \gc1.count_d2_reg[5]_rep__6\(5) => \gntv_or_sync_fifo.gl0.rd_n_69\,
      \gc1.count_d2_reg[5]_rep__6\(4) => \gntv_or_sync_fifo.gl0.rd_n_70\,
      \gc1.count_d2_reg[5]_rep__6\(3) => \gntv_or_sync_fifo.gl0.rd_n_71\,
      \gc1.count_d2_reg[5]_rep__6\(2) => \gntv_or_sync_fifo.gl0.rd_n_72\,
      \gc1.count_d2_reg[5]_rep__6\(1) => \gntv_or_sync_fifo.gl0.rd_n_73\,
      \gc1.count_d2_reg[5]_rep__6\(0) => \gntv_or_sync_fifo.gl0.rd_n_74\,
      \gc1.count_d2_reg[5]_rep__7\(5) => \gntv_or_sync_fifo.gl0.rd_n_75\,
      \gc1.count_d2_reg[5]_rep__7\(4) => \gntv_or_sync_fifo.gl0.rd_n_76\,
      \gc1.count_d2_reg[5]_rep__7\(3) => \gntv_or_sync_fifo.gl0.rd_n_77\,
      \gc1.count_d2_reg[5]_rep__7\(2) => \gntv_or_sync_fifo.gl0.rd_n_78\,
      \gc1.count_d2_reg[5]_rep__7\(1) => \gntv_or_sync_fifo.gl0.rd_n_79\,
      \gc1.count_d2_reg[5]_rep__7\(0) => \gntv_or_sync_fifo.gl0.rd_n_80\,
      \gc1.count_d2_reg[5]_rep__8\(5) => \gntv_or_sync_fifo.gl0.rd_n_81\,
      \gc1.count_d2_reg[5]_rep__8\(4) => \gntv_or_sync_fifo.gl0.rd_n_82\,
      \gc1.count_d2_reg[5]_rep__8\(3) => \gntv_or_sync_fifo.gl0.rd_n_83\,
      \gc1.count_d2_reg[5]_rep__8\(2) => \gntv_or_sync_fifo.gl0.rd_n_84\,
      \gc1.count_d2_reg[5]_rep__8\(1) => \gntv_or_sync_fifo.gl0.rd_n_85\,
      \gc1.count_d2_reg[5]_rep__8\(0) => \gntv_or_sync_fifo.gl0.rd_n_86\,
      \gc1.count_d2_reg[5]_rep__9\(5) => \gntv_or_sync_fifo.gl0.rd_n_87\,
      \gc1.count_d2_reg[5]_rep__9\(4) => \gntv_or_sync_fifo.gl0.rd_n_88\,
      \gc1.count_d2_reg[5]_rep__9\(3) => \gntv_or_sync_fifo.gl0.rd_n_89\,
      \gc1.count_d2_reg[5]_rep__9\(2) => \gntv_or_sync_fifo.gl0.rd_n_90\,
      \gc1.count_d2_reg[5]_rep__9\(1) => \gntv_or_sync_fifo.gl0.rd_n_91\,
      \gc1.count_d2_reg[5]_rep__9\(0) => \gntv_or_sync_fifo.gl0.rd_n_92\,
      \gc1.count_d2_reg[6]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_206\,
      \gc1.count_d2_reg[6]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_207\,
      \gc1.count_d2_reg[6]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_208\,
      \gc1.count_d2_reg[6]_rep__2\ => \gntv_or_sync_fifo.gl0.rd_n_209\,
      \gc1.count_d2_reg[6]_rep__3\ => \gntv_or_sync_fifo.gl0.rd_n_210\,
      \gc1.count_d2_reg[7]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_211\,
      \gc1.count_d2_reg[7]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_212\,
      \gc1.count_d2_reg[7]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_213\,
      \gc1.count_d2_reg[7]_rep__2\ => \gntv_or_sync_fifo.gl0.rd_n_214\,
      \gc1.count_d2_reg[7]_rep__3\ => \gntv_or_sync_fifo.gl0.rd_n_215\,
      \gc1.count_d2_reg[8]_rep\ => \gntv_or_sync_fifo.gl0.rd_n_216\,
      \gc1.count_d2_reg[8]_rep__0\ => \gntv_or_sync_fifo.gl0.rd_n_217\,
      \gcc0.gc0.count_d1_reg[0]_rep__12\ => \gntv_or_sync_fifo.gl0.wr_n_233\,
      \gcc0.gc0.count_d1_reg[0]_rep__13\ => \gntv_or_sync_fifo.gl0.wr_n_234\,
      \gcc0.gc0.count_d1_reg[10]\ => \gntv_or_sync_fifo.gl0.wr_n_82\,
      \gcc0.gc0.count_d1_reg[10]_0\ => \gntv_or_sync_fifo.gl0.wr_n_53\,
      \gcc0.gc0.count_d1_reg[10]_1\ => \gntv_or_sync_fifo.gl0.wr_n_106\,
      \gcc0.gc0.count_d1_reg[10]_10\ => \gntv_or_sync_fifo.gl0.wr_n_83\,
      \gcc0.gc0.count_d1_reg[10]_11\ => \gntv_or_sync_fifo.gl0.wr_n_141\,
      \gcc0.gc0.count_d1_reg[10]_12\ => \gntv_or_sync_fifo.gl0.wr_n_147\,
      \gcc0.gc0.count_d1_reg[10]_13\ => \gntv_or_sync_fifo.gl0.wr_n_74\,
      \gcc0.gc0.count_d1_reg[10]_14\ => \gntv_or_sync_fifo.gl0.wr_n_126\,
      \gcc0.gc0.count_d1_reg[10]_15\ => \gntv_or_sync_fifo.gl0.wr_n_99\,
      \gcc0.gc0.count_d1_reg[10]_16\ => \gntv_or_sync_fifo.gl0.wr_n_113\,
      \gcc0.gc0.count_d1_reg[10]_2\ => \gntv_or_sync_fifo.gl0.wr_n_120\,
      \gcc0.gc0.count_d1_reg[10]_3\ => \gntv_or_sync_fifo.gl0.wr_n_61\,
      \gcc0.gc0.count_d1_reg[10]_4\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gcc0.gc0.count_d1_reg[10]_5\ => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \gcc0.gc0.count_d1_reg[10]_6\ => \gntv_or_sync_fifo.gl0.wr_n_45\,
      \gcc0.gc0.count_d1_reg[10]_7\ => \gntv_or_sync_fifo.gl0.wr_n_105\,
      \gcc0.gc0.count_d1_reg[10]_8\ => \gntv_or_sync_fifo.gl0.wr_n_119\,
      \gcc0.gc0.count_d1_reg[10]_9\ => \gntv_or_sync_fifo.gl0.wr_n_72\,
      \gcc0.gc0.count_d1_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_34\,
      \gcc0.gc0.count_d1_reg[11]_0\ => \gntv_or_sync_fifo.gl0.wr_n_58\,
      \gcc0.gc0.count_d1_reg[11]_1\ => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \gcc0.gc0.count_d1_reg[11]_10\ => \gntv_or_sync_fifo.gl0.wr_n_131\,
      \gcc0.gc0.count_d1_reg[11]_11\ => \gntv_or_sync_fifo.gl0.wr_n_104\,
      \gcc0.gc0.count_d1_reg[11]_12\ => \gntv_or_sync_fifo.gl0.wr_n_118\,
      \gcc0.gc0.count_d1_reg[11]_13\ => \gntv_or_sync_fifo.gl0.wr_n_64\,
      \gcc0.gc0.count_d1_reg[11]_14\ => \gntv_or_sync_fifo.gl0.wr_n_135\,
      \gcc0.gc0.count_d1_reg[11]_15\ => \gntv_or_sync_fifo.gl0.wr_n_140\,
      \gcc0.gc0.count_d1_reg[11]_16\ => \gntv_or_sync_fifo.gl0.wr_n_146\,
      \gcc0.gc0.count_d1_reg[11]_17\ => \gntv_or_sync_fifo.gl0.wr_n_68\,
      \gcc0.gc0.count_d1_reg[11]_18\ => \gntv_or_sync_fifo.gl0.wr_n_125\,
      \gcc0.gc0.count_d1_reg[11]_19\ => \gntv_or_sync_fifo.gl0.wr_n_95\,
      \gcc0.gc0.count_d1_reg[11]_2\ => \gntv_or_sync_fifo.gl0.wr_n_40\,
      \gcc0.gc0.count_d1_reg[11]_20\ => \gntv_or_sync_fifo.gl0.wr_n_109\,
      \gcc0.gc0.count_d1_reg[11]_21\ => \gntv_or_sync_fifo.gl0.wr_n_54\,
      \gcc0.gc0.count_d1_reg[11]_3\ => \gntv_or_sync_fifo.gl0.wr_n_46\,
      \gcc0.gc0.count_d1_reg[11]_4\ => \gntv_or_sync_fifo.gl0.wr_n_84\,
      \gcc0.gc0.count_d1_reg[11]_5\ => \gntv_or_sync_fifo.gl0.wr_n_57\,
      \gcc0.gc0.count_d1_reg[11]_6\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gcc0.gc0.count_d1_reg[11]_7\ => \gntv_or_sync_fifo.gl0.wr_n_127\,
      \gcc0.gc0.count_d1_reg[11]_8\ => \gntv_or_sync_fifo.gl0.wr_n_129\,
      \gcc0.gc0.count_d1_reg[11]_9\ => \gntv_or_sync_fifo.gl0.wr_n_80\,
      \gcc0.gc0.count_d1_reg[12]\ => \gntv_or_sync_fifo.gl0.wr_n_44\,
      \gcc0.gc0.count_d1_reg[12]_0\ => \gntv_or_sync_fifo.gl0.wr_n_50\,
      \gcc0.gc0.count_d1_reg[12]_1\ => \gntv_or_sync_fifo.gl0.wr_n_52\,
      \gcc0.gc0.count_d1_reg[12]_10\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gcc0.gc0.count_d1_reg[12]_11\ => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \gcc0.gc0.count_d1_reg[12]_12\ => \gntv_or_sync_fifo.gl0.wr_n_41\,
      \gcc0.gc0.count_d1_reg[12]_13\ => \gntv_or_sync_fifo.gl0.wr_n_47\,
      \gcc0.gc0.count_d1_reg[12]_14\ => \gntv_or_sync_fifo.gl0.wr_n_85\,
      \gcc0.gc0.count_d1_reg[12]_15\ => \gntv_or_sync_fifo.gl0.wr_n_59\,
      \gcc0.gc0.count_d1_reg[12]_16\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gcc0.gc0.count_d1_reg[12]_17\ => \gntv_or_sync_fifo.gl0.wr_n_152\,
      \gcc0.gc0.count_d1_reg[12]_18\ => \gntv_or_sync_fifo.gl0.wr_n_154\,
      \gcc0.gc0.count_d1_reg[12]_19\ => \gntv_or_sync_fifo.gl0.wr_n_77\,
      \gcc0.gc0.count_d1_reg[12]_2\ => \gntv_or_sync_fifo.gl0.wr_n_88\,
      \gcc0.gc0.count_d1_reg[12]_20\ => \gntv_or_sync_fifo.gl0.wr_n_133\,
      \gcc0.gc0.count_d1_reg[12]_21\ => \gntv_or_sync_fifo.gl0.wr_n_102\,
      \gcc0.gc0.count_d1_reg[12]_22\ => \gntv_or_sync_fifo.gl0.wr_n_116\,
      \gcc0.gc0.count_d1_reg[12]_23\ => \gntv_or_sync_fifo.gl0.wr_n_65\,
      \gcc0.gc0.count_d1_reg[12]_24\ => \gntv_or_sync_fifo.gl0.wr_n_149\,
      \gcc0.gc0.count_d1_reg[12]_25\ => \gntv_or_sync_fifo.gl0.wr_n_139\,
      \gcc0.gc0.count_d1_reg[12]_26\ => \gntv_or_sync_fifo.gl0.wr_n_145\,
      \gcc0.gc0.count_d1_reg[12]_27\ => \gntv_or_sync_fifo.gl0.wr_n_69\,
      \gcc0.gc0.count_d1_reg[12]_28\ => \gntv_or_sync_fifo.gl0.wr_n_124\,
      \gcc0.gc0.count_d1_reg[12]_29\ => \gntv_or_sync_fifo.gl0.wr_n_96\,
      \gcc0.gc0.count_d1_reg[12]_3\ => \gntv_or_sync_fifo.gl0.wr_n_90\,
      \gcc0.gc0.count_d1_reg[12]_30\ => \gntv_or_sync_fifo.gl0.wr_n_110\,
      \gcc0.gc0.count_d1_reg[12]_31\ => \gntv_or_sync_fifo.gl0.wr_n_56\,
      \gcc0.gc0.count_d1_reg[12]_32\ => \gntv_or_sync_fifo.gl0.wr_n_55\,
      \gcc0.gc0.count_d1_reg[12]_4\ => \gntv_or_sync_fifo.gl0.wr_n_92\,
      \gcc0.gc0.count_d1_reg[12]_5\ => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gcc0.gc0.count_d1_reg[12]_6\ => \gntv_or_sync_fifo.gl0.wr_n_128\,
      \gcc0.gc0.count_d1_reg[12]_7\ => \gntv_or_sync_fifo.gl0.wr_n_130\,
      \gcc0.gc0.count_d1_reg[12]_8\ => \gntv_or_sync_fifo.gl0.wr_n_132\,
      \gcc0.gc0.count_d1_reg[12]_9\ => \gntv_or_sync_fifo.gl0.wr_n_136\,
      \gcc0.gc0.count_d1_reg[1]_rep__12\ => \gntv_or_sync_fifo.gl0.wr_n_243\,
      \gcc0.gc0.count_d1_reg[1]_rep__13\ => \gntv_or_sync_fifo.gl0.wr_n_244\,
      \gcc0.gc0.count_d1_reg[2]_rep__12\ => \gntv_or_sync_fifo.gl0.wr_n_235\,
      \gcc0.gc0.count_d1_reg[2]_rep__13\ => \gntv_or_sync_fifo.gl0.wr_n_236\,
      \gcc0.gc0.count_d1_reg[3]_rep__12\ => \gntv_or_sync_fifo.gl0.wr_n_237\,
      \gcc0.gc0.count_d1_reg[3]_rep__13\ => \gntv_or_sync_fifo.gl0.wr_n_238\,
      \gcc0.gc0.count_d1_reg[4]_rep__12\ => \gntv_or_sync_fifo.gl0.wr_n_239\,
      \gcc0.gc0.count_d1_reg[4]_rep__13\ => \gntv_or_sync_fifo.gl0.wr_n_240\,
      \gcc0.gc0.count_d1_reg[5]_rep__0\(5) => \gntv_or_sync_fifo.gl0.wr_n_161\,
      \gcc0.gc0.count_d1_reg[5]_rep__0\(4) => \gntv_or_sync_fifo.gl0.wr_n_162\,
      \gcc0.gc0.count_d1_reg[5]_rep__0\(3) => \gntv_or_sync_fifo.gl0.wr_n_163\,
      \gcc0.gc0.count_d1_reg[5]_rep__0\(2) => \gntv_or_sync_fifo.gl0.wr_n_164\,
      \gcc0.gc0.count_d1_reg[5]_rep__0\(1) => \gntv_or_sync_fifo.gl0.wr_n_165\,
      \gcc0.gc0.count_d1_reg[5]_rep__0\(0) => \gntv_or_sync_fifo.gl0.wr_n_166\,
      \gcc0.gc0.count_d1_reg[5]_rep__1\(5) => \gntv_or_sync_fifo.gl0.wr_n_167\,
      \gcc0.gc0.count_d1_reg[5]_rep__1\(4) => \gntv_or_sync_fifo.gl0.wr_n_168\,
      \gcc0.gc0.count_d1_reg[5]_rep__1\(3) => \gntv_or_sync_fifo.gl0.wr_n_169\,
      \gcc0.gc0.count_d1_reg[5]_rep__1\(2) => \gntv_or_sync_fifo.gl0.wr_n_170\,
      \gcc0.gc0.count_d1_reg[5]_rep__1\(1) => \gntv_or_sync_fifo.gl0.wr_n_171\,
      \gcc0.gc0.count_d1_reg[5]_rep__1\(0) => \gntv_or_sync_fifo.gl0.wr_n_172\,
      \gcc0.gc0.count_d1_reg[5]_rep__10\(5) => \gntv_or_sync_fifo.gl0.wr_n_221\,
      \gcc0.gc0.count_d1_reg[5]_rep__10\(4) => \gntv_or_sync_fifo.gl0.wr_n_222\,
      \gcc0.gc0.count_d1_reg[5]_rep__10\(3) => \gntv_or_sync_fifo.gl0.wr_n_223\,
      \gcc0.gc0.count_d1_reg[5]_rep__10\(2) => \gntv_or_sync_fifo.gl0.wr_n_224\,
      \gcc0.gc0.count_d1_reg[5]_rep__10\(1) => \gntv_or_sync_fifo.gl0.wr_n_225\,
      \gcc0.gc0.count_d1_reg[5]_rep__10\(0) => \gntv_or_sync_fifo.gl0.wr_n_226\,
      \gcc0.gc0.count_d1_reg[5]_rep__11\(5) => \gntv_or_sync_fifo.gl0.wr_n_227\,
      \gcc0.gc0.count_d1_reg[5]_rep__11\(4) => \gntv_or_sync_fifo.gl0.wr_n_228\,
      \gcc0.gc0.count_d1_reg[5]_rep__11\(3) => \gntv_or_sync_fifo.gl0.wr_n_229\,
      \gcc0.gc0.count_d1_reg[5]_rep__11\(2) => \gntv_or_sync_fifo.gl0.wr_n_230\,
      \gcc0.gc0.count_d1_reg[5]_rep__11\(1) => \gntv_or_sync_fifo.gl0.wr_n_231\,
      \gcc0.gc0.count_d1_reg[5]_rep__11\(0) => \gntv_or_sync_fifo.gl0.wr_n_232\,
      \gcc0.gc0.count_d1_reg[5]_rep__12\ => \gntv_or_sync_fifo.gl0.wr_n_241\,
      \gcc0.gc0.count_d1_reg[5]_rep__13\ => \gntv_or_sync_fifo.gl0.wr_n_242\,
      \gcc0.gc0.count_d1_reg[5]_rep__2\(5) => \gntv_or_sync_fifo.gl0.wr_n_173\,
      \gcc0.gc0.count_d1_reg[5]_rep__2\(4) => \gntv_or_sync_fifo.gl0.wr_n_174\,
      \gcc0.gc0.count_d1_reg[5]_rep__2\(3) => \gntv_or_sync_fifo.gl0.wr_n_175\,
      \gcc0.gc0.count_d1_reg[5]_rep__2\(2) => \gntv_or_sync_fifo.gl0.wr_n_176\,
      \gcc0.gc0.count_d1_reg[5]_rep__2\(1) => \gntv_or_sync_fifo.gl0.wr_n_177\,
      \gcc0.gc0.count_d1_reg[5]_rep__2\(0) => \gntv_or_sync_fifo.gl0.wr_n_178\,
      \gcc0.gc0.count_d1_reg[5]_rep__3\(5) => \gntv_or_sync_fifo.gl0.wr_n_179\,
      \gcc0.gc0.count_d1_reg[5]_rep__3\(4) => \gntv_or_sync_fifo.gl0.wr_n_180\,
      \gcc0.gc0.count_d1_reg[5]_rep__3\(3) => \gntv_or_sync_fifo.gl0.wr_n_181\,
      \gcc0.gc0.count_d1_reg[5]_rep__3\(2) => \gntv_or_sync_fifo.gl0.wr_n_182\,
      \gcc0.gc0.count_d1_reg[5]_rep__3\(1) => \gntv_or_sync_fifo.gl0.wr_n_183\,
      \gcc0.gc0.count_d1_reg[5]_rep__3\(0) => \gntv_or_sync_fifo.gl0.wr_n_184\,
      \gcc0.gc0.count_d1_reg[5]_rep__4\(5) => \gntv_or_sync_fifo.gl0.wr_n_185\,
      \gcc0.gc0.count_d1_reg[5]_rep__4\(4) => \gntv_or_sync_fifo.gl0.wr_n_186\,
      \gcc0.gc0.count_d1_reg[5]_rep__4\(3) => \gntv_or_sync_fifo.gl0.wr_n_187\,
      \gcc0.gc0.count_d1_reg[5]_rep__4\(2) => \gntv_or_sync_fifo.gl0.wr_n_188\,
      \gcc0.gc0.count_d1_reg[5]_rep__4\(1) => \gntv_or_sync_fifo.gl0.wr_n_189\,
      \gcc0.gc0.count_d1_reg[5]_rep__4\(0) => \gntv_or_sync_fifo.gl0.wr_n_190\,
      \gcc0.gc0.count_d1_reg[5]_rep__5\(5) => \gntv_or_sync_fifo.gl0.wr_n_191\,
      \gcc0.gc0.count_d1_reg[5]_rep__5\(4) => \gntv_or_sync_fifo.gl0.wr_n_192\,
      \gcc0.gc0.count_d1_reg[5]_rep__5\(3) => \gntv_or_sync_fifo.gl0.wr_n_193\,
      \gcc0.gc0.count_d1_reg[5]_rep__5\(2) => \gntv_or_sync_fifo.gl0.wr_n_194\,
      \gcc0.gc0.count_d1_reg[5]_rep__5\(1) => \gntv_or_sync_fifo.gl0.wr_n_195\,
      \gcc0.gc0.count_d1_reg[5]_rep__5\(0) => \gntv_or_sync_fifo.gl0.wr_n_196\,
      \gcc0.gc0.count_d1_reg[5]_rep__6\(5) => \gntv_or_sync_fifo.gl0.wr_n_197\,
      \gcc0.gc0.count_d1_reg[5]_rep__6\(4) => \gntv_or_sync_fifo.gl0.wr_n_198\,
      \gcc0.gc0.count_d1_reg[5]_rep__6\(3) => \gntv_or_sync_fifo.gl0.wr_n_199\,
      \gcc0.gc0.count_d1_reg[5]_rep__6\(2) => \gntv_or_sync_fifo.gl0.wr_n_200\,
      \gcc0.gc0.count_d1_reg[5]_rep__6\(1) => \gntv_or_sync_fifo.gl0.wr_n_201\,
      \gcc0.gc0.count_d1_reg[5]_rep__6\(0) => \gntv_or_sync_fifo.gl0.wr_n_202\,
      \gcc0.gc0.count_d1_reg[5]_rep__7\(5) => \gntv_or_sync_fifo.gl0.wr_n_203\,
      \gcc0.gc0.count_d1_reg[5]_rep__7\(4) => \gntv_or_sync_fifo.gl0.wr_n_204\,
      \gcc0.gc0.count_d1_reg[5]_rep__7\(3) => \gntv_or_sync_fifo.gl0.wr_n_205\,
      \gcc0.gc0.count_d1_reg[5]_rep__7\(2) => \gntv_or_sync_fifo.gl0.wr_n_206\,
      \gcc0.gc0.count_d1_reg[5]_rep__7\(1) => \gntv_or_sync_fifo.gl0.wr_n_207\,
      \gcc0.gc0.count_d1_reg[5]_rep__7\(0) => \gntv_or_sync_fifo.gl0.wr_n_208\,
      \gcc0.gc0.count_d1_reg[5]_rep__8\(5) => \gntv_or_sync_fifo.gl0.wr_n_209\,
      \gcc0.gc0.count_d1_reg[5]_rep__8\(4) => \gntv_or_sync_fifo.gl0.wr_n_210\,
      \gcc0.gc0.count_d1_reg[5]_rep__8\(3) => \gntv_or_sync_fifo.gl0.wr_n_211\,
      \gcc0.gc0.count_d1_reg[5]_rep__8\(2) => \gntv_or_sync_fifo.gl0.wr_n_212\,
      \gcc0.gc0.count_d1_reg[5]_rep__8\(1) => \gntv_or_sync_fifo.gl0.wr_n_213\,
      \gcc0.gc0.count_d1_reg[5]_rep__8\(0) => \gntv_or_sync_fifo.gl0.wr_n_214\,
      \gcc0.gc0.count_d1_reg[5]_rep__9\(5) => \gntv_or_sync_fifo.gl0.wr_n_215\,
      \gcc0.gc0.count_d1_reg[5]_rep__9\(4) => \gntv_or_sync_fifo.gl0.wr_n_216\,
      \gcc0.gc0.count_d1_reg[5]_rep__9\(3) => \gntv_or_sync_fifo.gl0.wr_n_217\,
      \gcc0.gc0.count_d1_reg[5]_rep__9\(2) => \gntv_or_sync_fifo.gl0.wr_n_218\,
      \gcc0.gc0.count_d1_reg[5]_rep__9\(1) => \gntv_or_sync_fifo.gl0.wr_n_219\,
      \gcc0.gc0.count_d1_reg[5]_rep__9\(0) => \gntv_or_sync_fifo.gl0.wr_n_220\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_38\,
      \gcc0.gc0.count_d1_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_42\,
      \gcc0.gc0.count_d1_reg[7]_0\ => \gntv_or_sync_fifo.gl0.wr_n_86\,
      \gcc0.gc0.count_d1_reg[7]_1\ => \gntv_or_sync_fifo.gl0.wr_n_121\,
      \gcc0.gc0.count_d1_reg[7]_2\ => \gntv_or_sync_fifo.gl0.wr_n_122\,
      \gcc0.gc0.count_d1_reg[7]_3\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gcc0.gc0.count_d1_reg[7]_4\ => \gntv_or_sync_fifo.gl0.wr_n_91\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_48\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_142\,
      \gcc0.gc0.count_d1_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_148\,
      \gcc0.gc0.count_d1_reg[8]_10\ => \gntv_or_sync_fifo.gl0.wr_n_87\,
      \gcc0.gc0.count_d1_reg[8]_11\ => \gntv_or_sync_fifo.gl0.wr_n_89\,
      \gcc0.gc0.count_d1_reg[8]_12\ => \gntv_or_sync_fifo.gl0.wr_n_79\,
      \gcc0.gc0.count_d1_reg[8]_13\ => \gntv_or_sync_fifo.gl0.wr_n_103\,
      \gcc0.gc0.count_d1_reg[8]_14\ => \gntv_or_sync_fifo.gl0.wr_n_117\,
      \gcc0.gc0.count_d1_reg[8]_15\ => \gntv_or_sync_fifo.gl0.wr_n_39\,
      \gcc0.gc0.count_d1_reg[8]_16\ => \gntv_or_sync_fifo.gl0.wr_n_81\,
      \gcc0.gc0.count_d1_reg[8]_17\ => \gntv_or_sync_fifo.gl0.wr_n_150\,
      \gcc0.gc0.count_d1_reg[8]_18\ => \gntv_or_sync_fifo.gl0.wr_n_138\,
      \gcc0.gc0.count_d1_reg[8]_19\ => \gntv_or_sync_fifo.gl0.wr_n_144\,
      \gcc0.gc0.count_d1_reg[8]_2\ => \gntv_or_sync_fifo.gl0.wr_n_70\,
      \gcc0.gc0.count_d1_reg[8]_20\ => \gntv_or_sync_fifo.gl0.wr_n_67\,
      \gcc0.gc0.count_d1_reg[8]_21\ => \gntv_or_sync_fifo.gl0.wr_n_94\,
      \gcc0.gc0.count_d1_reg[8]_22\ => \gntv_or_sync_fifo.gl0.wr_n_108\,
      \gcc0.gc0.count_d1_reg[8]_3\ => \gntv_or_sync_fifo.gl0.wr_n_97\,
      \gcc0.gc0.count_d1_reg[8]_4\ => \gntv_or_sync_fifo.gl0.wr_n_111\,
      \gcc0.gc0.count_d1_reg[8]_5\ => \gntv_or_sync_fifo.gl0.wr_n_137\,
      \gcc0.gc0.count_d1_reg[8]_6\ => \gntv_or_sync_fifo.gl0.wr_n_143\,
      \gcc0.gc0.count_d1_reg[8]_7\ => \gntv_or_sync_fifo.gl0.wr_n_75\,
      \gcc0.gc0.count_d1_reg[8]_8\ => \gntv_or_sync_fifo.gl0.wr_n_100\,
      \gcc0.gc0.count_d1_reg[8]_9\ => \gntv_or_sync_fifo.gl0.wr_n_114\,
      \gcc0.gc0.count_d1_reg[9]\ => \gntv_or_sync_fifo.gl0.wr_n_62\,
      \gcc0.gc0.count_d1_reg[9]_0\ => \gntv_or_sync_fifo.gl0.wr_n_93\,
      \gcc0.gc0.count_d1_reg[9]_1\ => \gntv_or_sync_fifo.gl0.wr_n_107\,
      \gcc0.gc0.count_d1_reg[9]_10\ => \gntv_or_sync_fifo.gl0.wr_n_78\,
      \gcc0.gc0.count_d1_reg[9]_11\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gcc0.gc0.count_d1_reg[9]_12\ => \gntv_or_sync_fifo.gl0.wr_n_151\,
      \gcc0.gc0.count_d1_reg[9]_13\ => \gntv_or_sync_fifo.gl0.wr_n_153\,
      \gcc0.gc0.count_d1_reg[9]_14\ => \gntv_or_sync_fifo.gl0.wr_n_76\,
      \gcc0.gc0.count_d1_reg[9]_15\ => \gntv_or_sync_fifo.gl0.wr_n_134\,
      \gcc0.gc0.count_d1_reg[9]_16\ => \gntv_or_sync_fifo.gl0.wr_n_101\,
      \gcc0.gc0.count_d1_reg[9]_17\ => \gntv_or_sync_fifo.gl0.wr_n_115\,
      \gcc0.gc0.count_d1_reg[9]_18\ => \gntv_or_sync_fifo.gl0.wr_n_63\,
      \gcc0.gc0.count_d1_reg[9]_19\ => \gntv_or_sync_fifo.gl0.wr_n_123\,
      \gcc0.gc0.count_d1_reg[9]_2\ => \gntv_or_sync_fifo.gl0.wr_n_66\,
      \gcc0.gc0.count_d1_reg[9]_3\ => \gntv_or_sync_fifo.gl0.wr_n_71\,
      \gcc0.gc0.count_d1_reg[9]_4\ => \gntv_or_sync_fifo.gl0.wr_n_98\,
      \gcc0.gc0.count_d1_reg[9]_5\ => \gntv_or_sync_fifo.gl0.wr_n_112\,
      \gcc0.gc0.count_d1_reg[9]_6\ => \gntv_or_sync_fifo.gl0.wr_n_73\,
      \gcc0.gc0.count_d1_reg[9]_7\ => \gntv_or_sync_fifo.gl0.wr_n_43\,
      \gcc0.gc0.count_d1_reg[9]_8\ => \gntv_or_sync_fifo.gl0.wr_n_49\,
      \gcc0.gc0.count_d1_reg[9]_9\ => \gntv_or_sync_fifo.gl0.wr_n_51\,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_5_out,
      \grxd.rx_len_wr_en_reg\ => \gntv_or_sync_fifo.gl0.wr_n_60\,
      p_7_out(3 downto 0) => p_7_out(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[11]\(16 downto 0) => \sig_ip2bus_data_reg[11]\(16 downto 0),
      sig_rd_rlen => sig_rd_rlen,
      \sig_register_array_reg[1][10]\(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    ENA_dly_D_4 : out STD_LOGIC;
    ENB_dly_D_5 : out STD_LOGIC;
    ENA_dly_D_6 : out STD_LOGIC;
    ENB_dly_D_7 : out STD_LOGIC;
    ENA_dly_D_8 : out STD_LOGIC;
    ENB_dly_D_9 : out STD_LOGIC;
    ENA_dly_D_10 : out STD_LOGIC;
    ENB_dly_D_11 : out STD_LOGIC;
    ENA_dly_D_12 : out STD_LOGIC;
    ENB_dly_D_13 : out STD_LOGIC;
    ENA_dly_D_14 : out STD_LOGIC;
    ENB_dly_D_15 : out STD_LOGIC;
    ENA_dly_D_16 : out STD_LOGIC;
    ENB_dly_D_17 : out STD_LOGIC;
    ENA_dly_D_18 : out STD_LOGIC;
    ENB_dly_D_19 : out STD_LOGIC;
    ENA_dly_D_20 : out STD_LOGIC;
    ENB_dly_D_21 : out STD_LOGIC;
    ENA_dly_D_22 : out STD_LOGIC;
    ENB_dly_D_23 : out STD_LOGIC;
    ENA_dly_D_24 : out STD_LOGIC;
    ENB_dly_D_25 : out STD_LOGIC;
    ENA_dly_D_26 : out STD_LOGIC;
    ENB_dly_D_27 : out STD_LOGIC;
    ENA_dly_D_28 : out STD_LOGIC;
    ENB_dly_D_29 : out STD_LOGIC;
    ENA_dly_D_30 : out STD_LOGIC;
    ENB_dly_D_31 : out STD_LOGIC;
    ENA_dly_D_32 : out STD_LOGIC;
    ENB_dly_D_33 : out STD_LOGIC;
    ENA_dly_D_34 : out STD_LOGIC;
    ENB_dly_D_35 : out STD_LOGIC;
    ENA_dly_D_36 : out STD_LOGIC;
    ENB_dly_D_37 : out STD_LOGIC;
    ENA_dly_D_38 : out STD_LOGIC;
    ENB_dly_D_39 : out STD_LOGIC;
    ENA_dly_D_40 : out STD_LOGIC;
    ENB_dly_D_41 : out STD_LOGIC;
    ENA_dly_D_42 : out STD_LOGIC;
    ENB_dly_D_43 : out STD_LOGIC;
    ENA_dly_D_44 : out STD_LOGIC;
    ENB_dly_D_45 : out STD_LOGIC;
    ENA_dly_D_46 : out STD_LOGIC;
    ENB_dly_D_47 : out STD_LOGIC;
    ENA_dly_D_48 : out STD_LOGIC;
    ENB_dly_D_49 : out STD_LOGIC;
    ENA_dly_D_50 : out STD_LOGIC;
    ENB_dly_D_51 : out STD_LOGIC;
    ENA_dly_D_52 : out STD_LOGIC;
    ENB_dly_D_53 : out STD_LOGIC;
    ENA_dly_D_54 : out STD_LOGIC;
    ENB_dly_D_55 : out STD_LOGIC;
    ENA_dly_D_56 : out STD_LOGIC;
    ENB_dly_D_57 : out STD_LOGIC;
    ENA_dly_D_58 : out STD_LOGIC;
    ENB_dly_D_59 : out STD_LOGIC;
    ENA_dly_D_60 : out STD_LOGIC;
    ENB_dly_D_61 : out STD_LOGIC;
    ENA_dly_D_62 : out STD_LOGIC;
    ENB_dly_D_63 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_64 : in STD_LOGIC;
    ENB_I_65 : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ENA_I_66 : in STD_LOGIC;
    ENB_I_67 : in STD_LOGIC;
    ENA_I_68 : in STD_LOGIC;
    ENB_I_69 : in STD_LOGIC;
    ENA_I_70 : in STD_LOGIC;
    ENB_I_71 : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_72 : in STD_LOGIC;
    ENB_I_73 : in STD_LOGIC;
    ENA_I_74 : in STD_LOGIC;
    ENB_I_75 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_76 : in STD_LOGIC;
    ENB_I_77 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_78 : in STD_LOGIC;
    ENB_I_79 : in STD_LOGIC;
    ENA_I_80 : in STD_LOGIC;
    ENB_I_81 : in STD_LOGIC;
    ENA_I_82 : in STD_LOGIC;
    ENB_I_83 : in STD_LOGIC;
    ENA_I_84 : in STD_LOGIC;
    ENB_I_85 : in STD_LOGIC;
    ENA_I_86 : in STD_LOGIC;
    ENB_I_87 : in STD_LOGIC;
    ENA_I_88 : in STD_LOGIC;
    ENB_I_89 : in STD_LOGIC;
    ENA_I_90 : in STD_LOGIC;
    ENB_I_91 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_92 : in STD_LOGIC;
    ENB_I_93 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_94 : in STD_LOGIC;
    ENB_I_95 : in STD_LOGIC;
    ENA_I_96 : in STD_LOGIC;
    ENB_I_97 : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_98 : in STD_LOGIC;
    ENB_I_99 : in STD_LOGIC;
    ENA_I_100 : in STD_LOGIC;
    ENB_I_101 : in STD_LOGIC;
    ENA_I_102 : in STD_LOGIC;
    ENB_I_103 : in STD_LOGIC;
    ENA_I_104 : in STD_LOGIC;
    ENB_I_105 : in STD_LOGIC;
    ENA_I_106 : in STD_LOGIC;
    ENB_I_107 : in STD_LOGIC;
    ENA_I_108 : in STD_LOGIC;
    ENB_I_109 : in STD_LOGIC;
    ENA_I_110 : in STD_LOGIC;
    ENB_I_111 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_112 : in STD_LOGIC;
    ENB_I_113 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_114 : in STD_LOGIC;
    ENB_I_115 : in STD_LOGIC;
    ENA_I_116 : in STD_LOGIC;
    ENB_I_117 : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_118 : in STD_LOGIC;
    ENB_I_119 : in STD_LOGIC;
    ENA_I_120 : in STD_LOGIC;
    ENB_I_121 : in STD_LOGIC;
    ENA_I_122 : in STD_LOGIC;
    ENB_I_123 : in STD_LOGIC;
    ENA_I_124 : in STD_LOGIC;
    ENB_I_125 : in STD_LOGIC;
    ENA_I_126 : in STD_LOGIC;
    ENB_I_127 : in STD_LOGIC;
    p_8_out_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.red_pitaya_ps_1_data_fifo_0_blk_mem_gen_top
     port map (
      ADDRARDADDR(14 downto 0) => ADDRARDADDR(14 downto 0),
      ADDRBWRADDR(14 downto 0) => ADDRBWRADDR(14 downto 0),
      D(32 downto 0) => D(32 downto 0),
      ENA_I => ENA_I,
      ENA_I_100 => ENA_I_100,
      ENA_I_102 => ENA_I_102,
      ENA_I_104 => ENA_I_104,
      ENA_I_106 => ENA_I_106,
      ENA_I_108 => ENA_I_108,
      ENA_I_110 => ENA_I_110,
      ENA_I_112 => ENA_I_112,
      ENA_I_114 => ENA_I_114,
      ENA_I_116 => ENA_I_116,
      ENA_I_118 => ENA_I_118,
      ENA_I_120 => ENA_I_120,
      ENA_I_122 => ENA_I_122,
      ENA_I_124 => ENA_I_124,
      ENA_I_126 => ENA_I_126,
      ENA_I_64 => ENA_I_64,
      ENA_I_66 => ENA_I_66,
      ENA_I_68 => ENA_I_68,
      ENA_I_70 => ENA_I_70,
      ENA_I_72 => ENA_I_72,
      ENA_I_74 => ENA_I_74,
      ENA_I_76 => ENA_I_76,
      ENA_I_78 => ENA_I_78,
      ENA_I_80 => ENA_I_80,
      ENA_I_82 => ENA_I_82,
      ENA_I_84 => ENA_I_84,
      ENA_I_86 => ENA_I_86,
      ENA_I_88 => ENA_I_88,
      ENA_I_90 => ENA_I_90,
      ENA_I_92 => ENA_I_92,
      ENA_I_94 => ENA_I_94,
      ENA_I_96 => ENA_I_96,
      ENA_I_98 => ENA_I_98,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_10 => ENA_dly_D_10,
      ENA_dly_D_12 => ENA_dly_D_12,
      ENA_dly_D_14 => ENA_dly_D_14,
      ENA_dly_D_16 => ENA_dly_D_16,
      ENA_dly_D_18 => ENA_dly_D_18,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENA_dly_D_20 => ENA_dly_D_20,
      ENA_dly_D_22 => ENA_dly_D_22,
      ENA_dly_D_24 => ENA_dly_D_24,
      ENA_dly_D_26 => ENA_dly_D_26,
      ENA_dly_D_28 => ENA_dly_D_28,
      ENA_dly_D_30 => ENA_dly_D_30,
      ENA_dly_D_32 => ENA_dly_D_32,
      ENA_dly_D_34 => ENA_dly_D_34,
      ENA_dly_D_36 => ENA_dly_D_36,
      ENA_dly_D_38 => ENA_dly_D_38,
      ENA_dly_D_4 => ENA_dly_D_4,
      ENA_dly_D_40 => ENA_dly_D_40,
      ENA_dly_D_42 => ENA_dly_D_42,
      ENA_dly_D_44 => ENA_dly_D_44,
      ENA_dly_D_46 => ENA_dly_D_46,
      ENA_dly_D_48 => ENA_dly_D_48,
      ENA_dly_D_50 => ENA_dly_D_50,
      ENA_dly_D_52 => ENA_dly_D_52,
      ENA_dly_D_54 => ENA_dly_D_54,
      ENA_dly_D_56 => ENA_dly_D_56,
      ENA_dly_D_58 => ENA_dly_D_58,
      ENA_dly_D_6 => ENA_dly_D_6,
      ENA_dly_D_60 => ENA_dly_D_60,
      ENA_dly_D_62 => ENA_dly_D_62,
      ENA_dly_D_8 => ENA_dly_D_8,
      ENB_I => ENB_I,
      ENB_I_101 => ENB_I_101,
      ENB_I_103 => ENB_I_103,
      ENB_I_105 => ENB_I_105,
      ENB_I_107 => ENB_I_107,
      ENB_I_109 => ENB_I_109,
      ENB_I_111 => ENB_I_111,
      ENB_I_113 => ENB_I_113,
      ENB_I_115 => ENB_I_115,
      ENB_I_117 => ENB_I_117,
      ENB_I_119 => ENB_I_119,
      ENB_I_121 => ENB_I_121,
      ENB_I_123 => ENB_I_123,
      ENB_I_125 => ENB_I_125,
      ENB_I_127 => ENB_I_127,
      ENB_I_65 => ENB_I_65,
      ENB_I_67 => ENB_I_67,
      ENB_I_69 => ENB_I_69,
      ENB_I_71 => ENB_I_71,
      ENB_I_73 => ENB_I_73,
      ENB_I_75 => ENB_I_75,
      ENB_I_77 => ENB_I_77,
      ENB_I_79 => ENB_I_79,
      ENB_I_81 => ENB_I_81,
      ENB_I_83 => ENB_I_83,
      ENB_I_85 => ENB_I_85,
      ENB_I_87 => ENB_I_87,
      ENB_I_89 => ENB_I_89,
      ENB_I_91 => ENB_I_91,
      ENB_I_93 => ENB_I_93,
      ENB_I_95 => ENB_I_95,
      ENB_I_97 => ENB_I_97,
      ENB_I_99 => ENB_I_99,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_11 => ENB_dly_D_11,
      ENB_dly_D_13 => ENB_dly_D_13,
      ENB_dly_D_15 => ENB_dly_D_15,
      ENB_dly_D_17 => ENB_dly_D_17,
      ENB_dly_D_19 => ENB_dly_D_19,
      ENB_dly_D_21 => ENB_dly_D_21,
      ENB_dly_D_23 => ENB_dly_D_23,
      ENB_dly_D_25 => ENB_dly_D_25,
      ENB_dly_D_27 => ENB_dly_D_27,
      ENB_dly_D_29 => ENB_dly_D_29,
      ENB_dly_D_3 => ENB_dly_D_3,
      ENB_dly_D_31 => ENB_dly_D_31,
      ENB_dly_D_33 => ENB_dly_D_33,
      ENB_dly_D_35 => ENB_dly_D_35,
      ENB_dly_D_37 => ENB_dly_D_37,
      ENB_dly_D_39 => ENB_dly_D_39,
      ENB_dly_D_41 => ENB_dly_D_41,
      ENB_dly_D_43 => ENB_dly_D_43,
      ENB_dly_D_45 => ENB_dly_D_45,
      ENB_dly_D_47 => ENB_dly_D_47,
      ENB_dly_D_49 => ENB_dly_D_49,
      ENB_dly_D_5 => ENB_dly_D_5,
      ENB_dly_D_51 => ENB_dly_D_51,
      ENB_dly_D_53 => ENB_dly_D_53,
      ENB_dly_D_55 => ENB_dly_D_55,
      ENB_dly_D_57 => ENB_dly_D_57,
      ENB_dly_D_59 => ENB_dly_D_59,
      ENB_dly_D_61 => ENB_dly_D_61,
      ENB_dly_D_63 => ENB_dly_D_63,
      ENB_dly_D_7 => ENB_dly_D_7,
      ENB_dly_D_9 => ENB_dly_D_9,
      Q(1 downto 0) => Q(1 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      p_8_out_1 => p_8_out_1,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      ram_full_fb_i_reg_0(1 downto 0) => ram_full_fb_i_reg_0(1 downto 0),
      ram_full_fb_i_reg_1(1 downto 0) => ram_full_fb_i_reg_1(1 downto 0),
      ram_full_fb_i_reg_2(1 downto 0) => ram_full_fb_i_reg_2(1 downto 0),
      ram_full_fb_i_reg_3(1 downto 0) => ram_full_fb_i_reg_3(1 downto 0),
      ram_full_fb_i_reg_4(1 downto 0) => ram_full_fb_i_reg_4(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_fifo_generator_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gc1.count_d2_reg[8]_rep__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_ip2bus_data_reg[11]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    sig_rd_rlen : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IP2Bus_Error : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \red_pitaya_ps_1_data_fifo_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo__parameterized0\
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      D(4 downto 0) => D(4 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      IP2Bus_Error => IP2Bus_Error,
      Q(0) => Q(0),
      SS(0) => \gc1.count_d2_reg[8]_rep__0\,
      fg_rxd_wr_length(20 downto 0) => fg_rxd_wr_length(20 downto 0),
      \out\ => \out\,
      p_7_out(3 downto 0) => p_7_out(3 downto 0),
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[11]\(16 downto 0) => \sig_ip2bus_data_reg[11]\(16 downto 0),
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    ENA_dly_D_4 : out STD_LOGIC;
    ENB_dly_D_5 : out STD_LOGIC;
    ENA_dly_D_6 : out STD_LOGIC;
    ENB_dly_D_7 : out STD_LOGIC;
    ENA_dly_D_8 : out STD_LOGIC;
    ENB_dly_D_9 : out STD_LOGIC;
    ENA_dly_D_10 : out STD_LOGIC;
    ENB_dly_D_11 : out STD_LOGIC;
    ENA_dly_D_12 : out STD_LOGIC;
    ENB_dly_D_13 : out STD_LOGIC;
    ENA_dly_D_14 : out STD_LOGIC;
    ENB_dly_D_15 : out STD_LOGIC;
    ENA_dly_D_16 : out STD_LOGIC;
    ENB_dly_D_17 : out STD_LOGIC;
    ENA_dly_D_18 : out STD_LOGIC;
    ENB_dly_D_19 : out STD_LOGIC;
    ENA_dly_D_20 : out STD_LOGIC;
    ENB_dly_D_21 : out STD_LOGIC;
    ENA_dly_D_22 : out STD_LOGIC;
    ENB_dly_D_23 : out STD_LOGIC;
    ENA_dly_D_24 : out STD_LOGIC;
    ENB_dly_D_25 : out STD_LOGIC;
    ENA_dly_D_26 : out STD_LOGIC;
    ENB_dly_D_27 : out STD_LOGIC;
    ENA_dly_D_28 : out STD_LOGIC;
    ENB_dly_D_29 : out STD_LOGIC;
    ENA_dly_D_30 : out STD_LOGIC;
    ENB_dly_D_31 : out STD_LOGIC;
    ENA_dly_D_32 : out STD_LOGIC;
    ENB_dly_D_33 : out STD_LOGIC;
    ENA_dly_D_34 : out STD_LOGIC;
    ENB_dly_D_35 : out STD_LOGIC;
    ENA_dly_D_36 : out STD_LOGIC;
    ENB_dly_D_37 : out STD_LOGIC;
    ENA_dly_D_38 : out STD_LOGIC;
    ENB_dly_D_39 : out STD_LOGIC;
    ENA_dly_D_40 : out STD_LOGIC;
    ENB_dly_D_41 : out STD_LOGIC;
    ENA_dly_D_42 : out STD_LOGIC;
    ENB_dly_D_43 : out STD_LOGIC;
    ENA_dly_D_44 : out STD_LOGIC;
    ENB_dly_D_45 : out STD_LOGIC;
    ENA_dly_D_46 : out STD_LOGIC;
    ENB_dly_D_47 : out STD_LOGIC;
    ENA_dly_D_48 : out STD_LOGIC;
    ENB_dly_D_49 : out STD_LOGIC;
    ENA_dly_D_50 : out STD_LOGIC;
    ENB_dly_D_51 : out STD_LOGIC;
    ENA_dly_D_52 : out STD_LOGIC;
    ENB_dly_D_53 : out STD_LOGIC;
    ENA_dly_D_54 : out STD_LOGIC;
    ENB_dly_D_55 : out STD_LOGIC;
    ENA_dly_D_56 : out STD_LOGIC;
    ENB_dly_D_57 : out STD_LOGIC;
    ENA_dly_D_58 : out STD_LOGIC;
    ENB_dly_D_59 : out STD_LOGIC;
    ENA_dly_D_60 : out STD_LOGIC;
    ENB_dly_D_61 : out STD_LOGIC;
    ENA_dly_D_62 : out STD_LOGIC;
    ENB_dly_D_63 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_64 : in STD_LOGIC;
    ENB_I_65 : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ENA_I_66 : in STD_LOGIC;
    ENB_I_67 : in STD_LOGIC;
    ENA_I_68 : in STD_LOGIC;
    ENB_I_69 : in STD_LOGIC;
    ENA_I_70 : in STD_LOGIC;
    ENB_I_71 : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_72 : in STD_LOGIC;
    ENB_I_73 : in STD_LOGIC;
    ENA_I_74 : in STD_LOGIC;
    ENB_I_75 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_76 : in STD_LOGIC;
    ENB_I_77 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_78 : in STD_LOGIC;
    ENB_I_79 : in STD_LOGIC;
    ENA_I_80 : in STD_LOGIC;
    ENB_I_81 : in STD_LOGIC;
    ENA_I_82 : in STD_LOGIC;
    ENB_I_83 : in STD_LOGIC;
    ENA_I_84 : in STD_LOGIC;
    ENB_I_85 : in STD_LOGIC;
    ENA_I_86 : in STD_LOGIC;
    ENB_I_87 : in STD_LOGIC;
    ENA_I_88 : in STD_LOGIC;
    ENB_I_89 : in STD_LOGIC;
    ENA_I_90 : in STD_LOGIC;
    ENB_I_91 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_92 : in STD_LOGIC;
    ENB_I_93 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_94 : in STD_LOGIC;
    ENB_I_95 : in STD_LOGIC;
    ENA_I_96 : in STD_LOGIC;
    ENB_I_97 : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_98 : in STD_LOGIC;
    ENB_I_99 : in STD_LOGIC;
    ENA_I_100 : in STD_LOGIC;
    ENB_I_101 : in STD_LOGIC;
    ENA_I_102 : in STD_LOGIC;
    ENB_I_103 : in STD_LOGIC;
    ENA_I_104 : in STD_LOGIC;
    ENB_I_105 : in STD_LOGIC;
    ENA_I_106 : in STD_LOGIC;
    ENB_I_107 : in STD_LOGIC;
    ENA_I_108 : in STD_LOGIC;
    ENB_I_109 : in STD_LOGIC;
    ENA_I_110 : in STD_LOGIC;
    ENB_I_111 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_112 : in STD_LOGIC;
    ENB_I_113 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_114 : in STD_LOGIC;
    ENB_I_115 : in STD_LOGIC;
    ENA_I_116 : in STD_LOGIC;
    ENB_I_117 : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_118 : in STD_LOGIC;
    ENB_I_119 : in STD_LOGIC;
    ENA_I_120 : in STD_LOGIC;
    ENB_I_121 : in STD_LOGIC;
    ENA_I_122 : in STD_LOGIC;
    ENB_I_123 : in STD_LOGIC;
    ENA_I_124 : in STD_LOGIC;
    ENB_I_125 : in STD_LOGIC;
    ENA_I_126 : in STD_LOGIC;
    ENB_I_127 : in STD_LOGIC;
    p_8_out_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
end red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1 is
begin
inst_blk_mem_gen: entity work.red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1_synth
     port map (
      ADDRARDADDR(14 downto 0) => ADDRARDADDR(14 downto 0),
      ADDRBWRADDR(14 downto 0) => ADDRBWRADDR(14 downto 0),
      D(32 downto 0) => D(32 downto 0),
      ENA_I => ENA_I,
      ENA_I_100 => ENA_I_100,
      ENA_I_102 => ENA_I_102,
      ENA_I_104 => ENA_I_104,
      ENA_I_106 => ENA_I_106,
      ENA_I_108 => ENA_I_108,
      ENA_I_110 => ENA_I_110,
      ENA_I_112 => ENA_I_112,
      ENA_I_114 => ENA_I_114,
      ENA_I_116 => ENA_I_116,
      ENA_I_118 => ENA_I_118,
      ENA_I_120 => ENA_I_120,
      ENA_I_122 => ENA_I_122,
      ENA_I_124 => ENA_I_124,
      ENA_I_126 => ENA_I_126,
      ENA_I_64 => ENA_I_64,
      ENA_I_66 => ENA_I_66,
      ENA_I_68 => ENA_I_68,
      ENA_I_70 => ENA_I_70,
      ENA_I_72 => ENA_I_72,
      ENA_I_74 => ENA_I_74,
      ENA_I_76 => ENA_I_76,
      ENA_I_78 => ENA_I_78,
      ENA_I_80 => ENA_I_80,
      ENA_I_82 => ENA_I_82,
      ENA_I_84 => ENA_I_84,
      ENA_I_86 => ENA_I_86,
      ENA_I_88 => ENA_I_88,
      ENA_I_90 => ENA_I_90,
      ENA_I_92 => ENA_I_92,
      ENA_I_94 => ENA_I_94,
      ENA_I_96 => ENA_I_96,
      ENA_I_98 => ENA_I_98,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_10 => ENA_dly_D_10,
      ENA_dly_D_12 => ENA_dly_D_12,
      ENA_dly_D_14 => ENA_dly_D_14,
      ENA_dly_D_16 => ENA_dly_D_16,
      ENA_dly_D_18 => ENA_dly_D_18,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENA_dly_D_20 => ENA_dly_D_20,
      ENA_dly_D_22 => ENA_dly_D_22,
      ENA_dly_D_24 => ENA_dly_D_24,
      ENA_dly_D_26 => ENA_dly_D_26,
      ENA_dly_D_28 => ENA_dly_D_28,
      ENA_dly_D_30 => ENA_dly_D_30,
      ENA_dly_D_32 => ENA_dly_D_32,
      ENA_dly_D_34 => ENA_dly_D_34,
      ENA_dly_D_36 => ENA_dly_D_36,
      ENA_dly_D_38 => ENA_dly_D_38,
      ENA_dly_D_4 => ENA_dly_D_4,
      ENA_dly_D_40 => ENA_dly_D_40,
      ENA_dly_D_42 => ENA_dly_D_42,
      ENA_dly_D_44 => ENA_dly_D_44,
      ENA_dly_D_46 => ENA_dly_D_46,
      ENA_dly_D_48 => ENA_dly_D_48,
      ENA_dly_D_50 => ENA_dly_D_50,
      ENA_dly_D_52 => ENA_dly_D_52,
      ENA_dly_D_54 => ENA_dly_D_54,
      ENA_dly_D_56 => ENA_dly_D_56,
      ENA_dly_D_58 => ENA_dly_D_58,
      ENA_dly_D_6 => ENA_dly_D_6,
      ENA_dly_D_60 => ENA_dly_D_60,
      ENA_dly_D_62 => ENA_dly_D_62,
      ENA_dly_D_8 => ENA_dly_D_8,
      ENB_I => ENB_I,
      ENB_I_101 => ENB_I_101,
      ENB_I_103 => ENB_I_103,
      ENB_I_105 => ENB_I_105,
      ENB_I_107 => ENB_I_107,
      ENB_I_109 => ENB_I_109,
      ENB_I_111 => ENB_I_111,
      ENB_I_113 => ENB_I_113,
      ENB_I_115 => ENB_I_115,
      ENB_I_117 => ENB_I_117,
      ENB_I_119 => ENB_I_119,
      ENB_I_121 => ENB_I_121,
      ENB_I_123 => ENB_I_123,
      ENB_I_125 => ENB_I_125,
      ENB_I_127 => ENB_I_127,
      ENB_I_65 => ENB_I_65,
      ENB_I_67 => ENB_I_67,
      ENB_I_69 => ENB_I_69,
      ENB_I_71 => ENB_I_71,
      ENB_I_73 => ENB_I_73,
      ENB_I_75 => ENB_I_75,
      ENB_I_77 => ENB_I_77,
      ENB_I_79 => ENB_I_79,
      ENB_I_81 => ENB_I_81,
      ENB_I_83 => ENB_I_83,
      ENB_I_85 => ENB_I_85,
      ENB_I_87 => ENB_I_87,
      ENB_I_89 => ENB_I_89,
      ENB_I_91 => ENB_I_91,
      ENB_I_93 => ENB_I_93,
      ENB_I_95 => ENB_I_95,
      ENB_I_97 => ENB_I_97,
      ENB_I_99 => ENB_I_99,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_11 => ENB_dly_D_11,
      ENB_dly_D_13 => ENB_dly_D_13,
      ENB_dly_D_15 => ENB_dly_D_15,
      ENB_dly_D_17 => ENB_dly_D_17,
      ENB_dly_D_19 => ENB_dly_D_19,
      ENB_dly_D_21 => ENB_dly_D_21,
      ENB_dly_D_23 => ENB_dly_D_23,
      ENB_dly_D_25 => ENB_dly_D_25,
      ENB_dly_D_27 => ENB_dly_D_27,
      ENB_dly_D_29 => ENB_dly_D_29,
      ENB_dly_D_3 => ENB_dly_D_3,
      ENB_dly_D_31 => ENB_dly_D_31,
      ENB_dly_D_33 => ENB_dly_D_33,
      ENB_dly_D_35 => ENB_dly_D_35,
      ENB_dly_D_37 => ENB_dly_D_37,
      ENB_dly_D_39 => ENB_dly_D_39,
      ENB_dly_D_41 => ENB_dly_D_41,
      ENB_dly_D_43 => ENB_dly_D_43,
      ENB_dly_D_45 => ENB_dly_D_45,
      ENB_dly_D_47 => ENB_dly_D_47,
      ENB_dly_D_49 => ENB_dly_D_49,
      ENB_dly_D_5 => ENB_dly_D_5,
      ENB_dly_D_51 => ENB_dly_D_51,
      ENB_dly_D_53 => ENB_dly_D_53,
      ENB_dly_D_55 => ENB_dly_D_55,
      ENB_dly_D_57 => ENB_dly_D_57,
      ENB_dly_D_59 => ENB_dly_D_59,
      ENB_dly_D_61 => ENB_dly_D_61,
      ENB_dly_D_63 => ENB_dly_D_63,
      ENB_dly_D_7 => ENB_dly_D_7,
      ENB_dly_D_9 => ENB_dly_D_9,
      Q(1 downto 0) => Q(1 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      p_8_out_1 => p_8_out_1,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      ram_full_fb_i_reg_0(1 downto 0) => ram_full_fb_i_reg_0(1 downto 0),
      ram_full_fb_i_reg_1(1 downto 0) => ram_full_fb_i_reg_1(1 downto 0),
      ram_full_fb_i_reg_2(1 downto 0) => ram_full_fb_i_reg_2(1 downto 0),
      ram_full_fb_i_reg_3(1 downto 0) => ram_full_fb_i_reg_3(1 downto 0),
      ram_full_fb_i_reg_4(1 downto 0) => ram_full_fb_i_reg_4(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_ip2bus_data_reg[11]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    sig_rd_rlen : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IP2Bus_Error : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth__parameterized0\ : entity is "fifo_generator_v13_2_1_synth";
end \red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\red_pitaya_ps_1_data_fifo_0_fifo_generator_top__parameterized0\
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      D(4 downto 0) => D(4 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      IP2Bus_Error => IP2Bus_Error,
      Q(0) => Q(0),
      fg_rxd_wr_length(20 downto 0) => fg_rxd_wr_length(20 downto 0),
      \gc1.count_d2_reg[8]_rep__0\ => SS(0),
      \out\ => \out\,
      p_7_out(3 downto 0) => p_7_out(3 downto 0),
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[11]\(16 downto 0) => \sig_ip2bus_data_reg[11]\(16 downto 0),
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gc1.count_d2_reg[8]_rep__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_ip2bus_data_reg[11]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    sig_rd_rlen : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IP2Bus_Error : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1__parameterized0\ : entity is "fifo_generator_v13_2_1";
end \red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1__parameterized0\;

architecture STRUCTURE of \red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1__parameterized0\ is
begin
inst_fifo_gen: entity work.\red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth__parameterized0\
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      D(4 downto 0) => D(4 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      IP2Bus_Error => IP2Bus_Error,
      Q(0) => Q(0),
      SS(0) => \gc1.count_d2_reg[8]_rep__0\,
      fg_rxd_wr_length(20 downto 0) => fg_rxd_wr_length(20 downto 0),
      \out\ => \out\,
      p_7_out(3 downto 0) => p_7_out(3 downto 0),
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[11]\(16 downto 0) => \sig_ip2bus_data_reg[11]\(16 downto 0),
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_memory is
  port (
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    ENA_dly_D_0 : out STD_LOGIC;
    ENB_dly_D_1 : out STD_LOGIC;
    ENA_dly_D_2 : out STD_LOGIC;
    ENB_dly_D_3 : out STD_LOGIC;
    ENA_dly_D_4 : out STD_LOGIC;
    ENB_dly_D_5 : out STD_LOGIC;
    ENA_dly_D_6 : out STD_LOGIC;
    ENB_dly_D_7 : out STD_LOGIC;
    ENA_dly_D_8 : out STD_LOGIC;
    ENB_dly_D_9 : out STD_LOGIC;
    ENA_dly_D_10 : out STD_LOGIC;
    ENB_dly_D_11 : out STD_LOGIC;
    ENA_dly_D_12 : out STD_LOGIC;
    ENB_dly_D_13 : out STD_LOGIC;
    ENA_dly_D_14 : out STD_LOGIC;
    ENB_dly_D_15 : out STD_LOGIC;
    ENA_dly_D_16 : out STD_LOGIC;
    ENB_dly_D_17 : out STD_LOGIC;
    ENA_dly_D_18 : out STD_LOGIC;
    ENB_dly_D_19 : out STD_LOGIC;
    ENA_dly_D_20 : out STD_LOGIC;
    ENB_dly_D_21 : out STD_LOGIC;
    ENA_dly_D_22 : out STD_LOGIC;
    ENB_dly_D_23 : out STD_LOGIC;
    ENA_dly_D_24 : out STD_LOGIC;
    ENB_dly_D_25 : out STD_LOGIC;
    ENA_dly_D_26 : out STD_LOGIC;
    ENB_dly_D_27 : out STD_LOGIC;
    ENA_dly_D_28 : out STD_LOGIC;
    ENB_dly_D_29 : out STD_LOGIC;
    ENA_dly_D_30 : out STD_LOGIC;
    ENB_dly_D_31 : out STD_LOGIC;
    ENA_dly_D_32 : out STD_LOGIC;
    ENB_dly_D_33 : out STD_LOGIC;
    ENA_dly_D_34 : out STD_LOGIC;
    ENB_dly_D_35 : out STD_LOGIC;
    ENA_dly_D_36 : out STD_LOGIC;
    ENB_dly_D_37 : out STD_LOGIC;
    ENA_dly_D_38 : out STD_LOGIC;
    ENB_dly_D_39 : out STD_LOGIC;
    ENA_dly_D_40 : out STD_LOGIC;
    ENB_dly_D_41 : out STD_LOGIC;
    ENA_dly_D_42 : out STD_LOGIC;
    ENB_dly_D_43 : out STD_LOGIC;
    ENA_dly_D_44 : out STD_LOGIC;
    ENB_dly_D_45 : out STD_LOGIC;
    ENA_dly_D_46 : out STD_LOGIC;
    ENB_dly_D_47 : out STD_LOGIC;
    ENA_dly_D_48 : out STD_LOGIC;
    ENB_dly_D_49 : out STD_LOGIC;
    ENA_dly_D_50 : out STD_LOGIC;
    ENB_dly_D_51 : out STD_LOGIC;
    ENA_dly_D_52 : out STD_LOGIC;
    ENB_dly_D_53 : out STD_LOGIC;
    ENA_dly_D_54 : out STD_LOGIC;
    ENB_dly_D_55 : out STD_LOGIC;
    ENA_dly_D_56 : out STD_LOGIC;
    ENB_dly_D_57 : out STD_LOGIC;
    ENA_dly_D_58 : out STD_LOGIC;
    ENB_dly_D_59 : out STD_LOGIC;
    ENA_dly_D_60 : out STD_LOGIC;
    ENB_dly_D_61 : out STD_LOGIC;
    ENA_dly_D_62 : out STD_LOGIC;
    ENB_dly_D_63 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_64 : in STD_LOGIC;
    ENB_I_65 : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ENA_I_66 : in STD_LOGIC;
    ENB_I_67 : in STD_LOGIC;
    ENA_I_68 : in STD_LOGIC;
    ENB_I_69 : in STD_LOGIC;
    ENA_I_70 : in STD_LOGIC;
    ENB_I_71 : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_72 : in STD_LOGIC;
    ENB_I_73 : in STD_LOGIC;
    ENA_I_74 : in STD_LOGIC;
    ENB_I_75 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_76 : in STD_LOGIC;
    ENB_I_77 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_78 : in STD_LOGIC;
    ENB_I_79 : in STD_LOGIC;
    ENA_I_80 : in STD_LOGIC;
    ENB_I_81 : in STD_LOGIC;
    ENA_I_82 : in STD_LOGIC;
    ENB_I_83 : in STD_LOGIC;
    ENA_I_84 : in STD_LOGIC;
    ENB_I_85 : in STD_LOGIC;
    ENA_I_86 : in STD_LOGIC;
    ENB_I_87 : in STD_LOGIC;
    ENA_I_88 : in STD_LOGIC;
    ENB_I_89 : in STD_LOGIC;
    ENA_I_90 : in STD_LOGIC;
    ENB_I_91 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_92 : in STD_LOGIC;
    ENB_I_93 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep__3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep__2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_94 : in STD_LOGIC;
    ENB_I_95 : in STD_LOGIC;
    ENA_I_96 : in STD_LOGIC;
    ENB_I_97 : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_98 : in STD_LOGIC;
    ENB_I_99 : in STD_LOGIC;
    ENA_I_100 : in STD_LOGIC;
    ENB_I_101 : in STD_LOGIC;
    ENA_I_102 : in STD_LOGIC;
    ENB_I_103 : in STD_LOGIC;
    ENA_I_104 : in STD_LOGIC;
    ENB_I_105 : in STD_LOGIC;
    ENA_I_106 : in STD_LOGIC;
    ENB_I_107 : in STD_LOGIC;
    ENA_I_108 : in STD_LOGIC;
    ENB_I_109 : in STD_LOGIC;
    ENA_I_110 : in STD_LOGIC;
    ENB_I_111 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_112 : in STD_LOGIC;
    ENB_I_113 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]_rep\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ENA_I_114 : in STD_LOGIC;
    ENB_I_115 : in STD_LOGIC;
    ENA_I_116 : in STD_LOGIC;
    ENB_I_117 : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_I_118 : in STD_LOGIC;
    ENB_I_119 : in STD_LOGIC;
    ENA_I_120 : in STD_LOGIC;
    ENB_I_121 : in STD_LOGIC;
    ENA_I_122 : in STD_LOGIC;
    ENB_I_123 : in STD_LOGIC;
    ENA_I_124 : in STD_LOGIC;
    ENB_I_125 : in STD_LOGIC;
    ENA_I_126 : in STD_LOGIC;
    ENB_I_127 : in STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    p_8_out_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_memory : entity is "memory";
end red_pitaya_ps_1_data_fifo_0_memory;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_memory is
  signal axi4_rlast : STD_LOGIC;
  signal \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\ : STD_LOGIC_VECTOR ( 40 downto 9 );
  signal \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\ : STD_LOGIC;
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.red_pitaya_ps_1_data_fifo_0_blk_mem_gen_v8_4_1
     port map (
      ADDRARDADDR(14 downto 0) => ADDRARDADDR(14 downto 0),
      ADDRBWRADDR(14 downto 0) => ADDRBWRADDR(14 downto 0),
      D(32 downto 1) => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(40 downto 9),
      D(0) => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\,
      ENA_I => ENA_I,
      ENA_I_100 => ENA_I_100,
      ENA_I_102 => ENA_I_102,
      ENA_I_104 => ENA_I_104,
      ENA_I_106 => ENA_I_106,
      ENA_I_108 => ENA_I_108,
      ENA_I_110 => ENA_I_110,
      ENA_I_112 => ENA_I_112,
      ENA_I_114 => ENA_I_114,
      ENA_I_116 => ENA_I_116,
      ENA_I_118 => ENA_I_118,
      ENA_I_120 => ENA_I_120,
      ENA_I_122 => ENA_I_122,
      ENA_I_124 => ENA_I_124,
      ENA_I_126 => ENA_I_126,
      ENA_I_64 => ENA_I_64,
      ENA_I_66 => ENA_I_66,
      ENA_I_68 => ENA_I_68,
      ENA_I_70 => ENA_I_70,
      ENA_I_72 => ENA_I_72,
      ENA_I_74 => ENA_I_74,
      ENA_I_76 => ENA_I_76,
      ENA_I_78 => ENA_I_78,
      ENA_I_80 => ENA_I_80,
      ENA_I_82 => ENA_I_82,
      ENA_I_84 => ENA_I_84,
      ENA_I_86 => ENA_I_86,
      ENA_I_88 => ENA_I_88,
      ENA_I_90 => ENA_I_90,
      ENA_I_92 => ENA_I_92,
      ENA_I_94 => ENA_I_94,
      ENA_I_96 => ENA_I_96,
      ENA_I_98 => ENA_I_98,
      ENA_dly_D => ENA_dly_D,
      ENA_dly_D_0 => ENA_dly_D_0,
      ENA_dly_D_10 => ENA_dly_D_10,
      ENA_dly_D_12 => ENA_dly_D_12,
      ENA_dly_D_14 => ENA_dly_D_14,
      ENA_dly_D_16 => ENA_dly_D_16,
      ENA_dly_D_18 => ENA_dly_D_18,
      ENA_dly_D_2 => ENA_dly_D_2,
      ENA_dly_D_20 => ENA_dly_D_20,
      ENA_dly_D_22 => ENA_dly_D_22,
      ENA_dly_D_24 => ENA_dly_D_24,
      ENA_dly_D_26 => ENA_dly_D_26,
      ENA_dly_D_28 => ENA_dly_D_28,
      ENA_dly_D_30 => ENA_dly_D_30,
      ENA_dly_D_32 => ENA_dly_D_32,
      ENA_dly_D_34 => ENA_dly_D_34,
      ENA_dly_D_36 => ENA_dly_D_36,
      ENA_dly_D_38 => ENA_dly_D_38,
      ENA_dly_D_4 => ENA_dly_D_4,
      ENA_dly_D_40 => ENA_dly_D_40,
      ENA_dly_D_42 => ENA_dly_D_42,
      ENA_dly_D_44 => ENA_dly_D_44,
      ENA_dly_D_46 => ENA_dly_D_46,
      ENA_dly_D_48 => ENA_dly_D_48,
      ENA_dly_D_50 => ENA_dly_D_50,
      ENA_dly_D_52 => ENA_dly_D_52,
      ENA_dly_D_54 => ENA_dly_D_54,
      ENA_dly_D_56 => ENA_dly_D_56,
      ENA_dly_D_58 => ENA_dly_D_58,
      ENA_dly_D_6 => ENA_dly_D_6,
      ENA_dly_D_60 => ENA_dly_D_60,
      ENA_dly_D_62 => ENA_dly_D_62,
      ENA_dly_D_8 => ENA_dly_D_8,
      ENB_I => ENB_I,
      ENB_I_101 => ENB_I_101,
      ENB_I_103 => ENB_I_103,
      ENB_I_105 => ENB_I_105,
      ENB_I_107 => ENB_I_107,
      ENB_I_109 => ENB_I_109,
      ENB_I_111 => ENB_I_111,
      ENB_I_113 => ENB_I_113,
      ENB_I_115 => ENB_I_115,
      ENB_I_117 => ENB_I_117,
      ENB_I_119 => ENB_I_119,
      ENB_I_121 => ENB_I_121,
      ENB_I_123 => ENB_I_123,
      ENB_I_125 => ENB_I_125,
      ENB_I_127 => ENB_I_127,
      ENB_I_65 => ENB_I_65,
      ENB_I_67 => ENB_I_67,
      ENB_I_69 => ENB_I_69,
      ENB_I_71 => ENB_I_71,
      ENB_I_73 => ENB_I_73,
      ENB_I_75 => ENB_I_75,
      ENB_I_77 => ENB_I_77,
      ENB_I_79 => ENB_I_79,
      ENB_I_81 => ENB_I_81,
      ENB_I_83 => ENB_I_83,
      ENB_I_85 => ENB_I_85,
      ENB_I_87 => ENB_I_87,
      ENB_I_89 => ENB_I_89,
      ENB_I_91 => ENB_I_91,
      ENB_I_93 => ENB_I_93,
      ENB_I_95 => ENB_I_95,
      ENB_I_97 => ENB_I_97,
      ENB_I_99 => ENB_I_99,
      ENB_dly_D => ENB_dly_D,
      ENB_dly_D_1 => ENB_dly_D_1,
      ENB_dly_D_11 => ENB_dly_D_11,
      ENB_dly_D_13 => ENB_dly_D_13,
      ENB_dly_D_15 => ENB_dly_D_15,
      ENB_dly_D_17 => ENB_dly_D_17,
      ENB_dly_D_19 => ENB_dly_D_19,
      ENB_dly_D_21 => ENB_dly_D_21,
      ENB_dly_D_23 => ENB_dly_D_23,
      ENB_dly_D_25 => ENB_dly_D_25,
      ENB_dly_D_27 => ENB_dly_D_27,
      ENB_dly_D_29 => ENB_dly_D_29,
      ENB_dly_D_3 => ENB_dly_D_3,
      ENB_dly_D_31 => ENB_dly_D_31,
      ENB_dly_D_33 => ENB_dly_D_33,
      ENB_dly_D_35 => ENB_dly_D_35,
      ENB_dly_D_37 => ENB_dly_D_37,
      ENB_dly_D_39 => ENB_dly_D_39,
      ENB_dly_D_41 => ENB_dly_D_41,
      ENB_dly_D_43 => ENB_dly_D_43,
      ENB_dly_D_45 => ENB_dly_D_45,
      ENB_dly_D_47 => ENB_dly_D_47,
      ENB_dly_D_49 => ENB_dly_D_49,
      ENB_dly_D_5 => ENB_dly_D_5,
      ENB_dly_D_51 => ENB_dly_D_51,
      ENB_dly_D_53 => ENB_dly_D_53,
      ENB_dly_D_55 => ENB_dly_D_55,
      ENB_dly_D_57 => ENB_dly_D_57,
      ENB_dly_D_59 => ENB_dly_D_59,
      ENB_dly_D_61 => ENB_dly_D_61,
      ENB_dly_D_63 => ENB_dly_D_63,
      ENB_dly_D_7 => ENB_dly_D_7,
      ENB_dly_D_9 => ENB_dly_D_9,
      Q(1 downto 0) => Q(1 downto 0),
      WEA(1 downto 0) => WEA(1 downto 0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gc0.count_d1_reg[11]_rep\(11 downto 0) => \gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gc0.count_d1_reg[11]_rep__0\(11 downto 0) => \gc0.count_d1_reg[11]_rep__0\(11 downto 0),
      \gc0.count_d1_reg[11]_rep__2\(11 downto 0) => \gc0.count_d1_reg[11]_rep__2\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__1\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_rep__3\(11 downto 0),
      p_8_out_1 => p_8_out_1,
      ram_full_fb_i_reg(1 downto 0) => ram_full_fb_i_reg(1 downto 0),
      ram_full_fb_i_reg_0(1 downto 0) => ram_full_fb_i_reg_0(1 downto 0),
      ram_full_fb_i_reg_1(1 downto 0) => ram_full_fb_i_reg_1(1 downto 0),
      ram_full_fb_i_reg_2(1 downto 0) => ram_full_fb_i_reg_2(1 downto 0),
      ram_full_fb_i_reg_3(1 downto 0) => ram_full_fb_i_reg_3(1 downto 0),
      ram_full_fb_i_reg_4(1 downto 0) => ram_full_fb_i_reg_4(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb\,
      Q => axi4_rlast,
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(10),
      Q => s_axi4_rdata(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(11),
      Q => s_axi4_rdata(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(12),
      Q => s_axi4_rdata(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(13),
      Q => s_axi4_rdata(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(14),
      Q => s_axi4_rdata(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(15),
      Q => s_axi4_rdata(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(16),
      Q => s_axi4_rdata(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(17),
      Q => s_axi4_rdata(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(18),
      Q => s_axi4_rdata(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(19),
      Q => s_axi4_rdata(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(20),
      Q => s_axi4_rdata(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(21),
      Q => s_axi4_rdata(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(22),
      Q => s_axi4_rdata(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(23),
      Q => s_axi4_rdata(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(24),
      Q => s_axi4_rdata(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(25),
      Q => s_axi4_rdata(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(26),
      Q => s_axi4_rdata(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(27),
      Q => s_axi4_rdata(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(28),
      Q => s_axi4_rdata(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(29),
      Q => s_axi4_rdata(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(30),
      Q => s_axi4_rdata(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(31),
      Q => s_axi4_rdata(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(32),
      Q => s_axi4_rdata(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(33),
      Q => s_axi4_rdata(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(34),
      Q => s_axi4_rdata(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(35),
      Q => s_axi4_rdata(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(36),
      Q => s_axi4_rdata(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(37),
      Q => s_axi4_rdata(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(38),
      Q => s_axi4_rdata(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(39),
      Q => s_axi4_rdata(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(40),
      Q => s_axi4_rdata(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0\(9),
      Q => s_axi4_rdata(0),
      R => '0'
    );
\grxd.sig_rxd_rd_data[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00007F00"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => \gaxi_full_sm.r_valid_r1_reg\,
      I2 => axi4_rlast,
      I3 => p_6_out(0),
      I4 => p_3_in,
      I5 => sig_rd_rlen_reg,
      O => p_2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_sync_fifo_fg is
  port (
    \out\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_ip2bus_data_reg[11]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    sig_rd_rlen : in STD_LOGIC;
    p_7_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    IP2Bus_Error : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_sync_fifo_fg : entity is "sync_fifo_fg";
end red_pitaya_ps_1_data_fifo_0_sync_fifo_fg;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_sync_fifo_fg is
begin
\legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.\red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1__parameterized0\
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      D(4 downto 0) => D(4 downto 0),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      IP2Bus_Error => IP2Bus_Error,
      Q(0) => Q(0),
      fg_rxd_wr_length(20 downto 0) => fg_rxd_wr_length(20 downto 0),
      \gc1.count_d2_reg[8]_rep__0\ => SS(0),
      \out\ => \out\,
      p_7_out(3 downto 0) => p_7_out(3 downto 0),
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[11]\(16 downto 0) => \sig_ip2bus_data_reg[11]\(16 downto 0),
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rxd_prog_full_d1 : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo is
  signal dout_i : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_103\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_104\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_105\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_106\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_107\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_108\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_109\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_110\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_111\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_112\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_113\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_114\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_115\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_116\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_117\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_118\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_119\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_120\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_121\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_122\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_123\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_124\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_125\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_126\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_127\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_128\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_129\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_130\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_131\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_132\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_133\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_134\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_135\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_136\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_137\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_138\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_139\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_140\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_141\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_142\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_143\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_144\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_145\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_146\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_147\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_148\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_149\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_150\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_151\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_83\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_84\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_100\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_101\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_102\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_103\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_104\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_105\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_106\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_108\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_109\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_110\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_111\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_112\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_113\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_114\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_115\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_116\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_117\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_118\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_119\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_120\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_121\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_123\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_124\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_125\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_126\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_127\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_128\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_129\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_130\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_131\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_132\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_133\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_134\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_135\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_136\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_137\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_138\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_139\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_140\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_141\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_142\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_143\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_144\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_145\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_146\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_147\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_148\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_149\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_150\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_151\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_152\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_153\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_154\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_155\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_156\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_157\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_158\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_159\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_160\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_161\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_162\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_163\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_164\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_165\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_166\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_167\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_168\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_169\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_170\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_78\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_79\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_80\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_81\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_82\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_83\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_84\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_85\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_86\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_87\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_88\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_89\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_92\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_93\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_94\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_95\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_96\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_97\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_98\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_99\ : STD_LOGIC;
  signal \gr1.gdcf.dc/cntr_en\ : STD_LOGIC;
  signal \grss.gpe.rdpe/rd_pntr_inv_pad\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gwss.gpf.wrpf/ram_rd_en_i\ : STD_LOGIC;
  signal \gwss.gpf.wrpf/ram_wr_en_i\ : STD_LOGIC;
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_8_out_1 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.red_pitaya_ps_1_data_fifo_0_rd_logic
     port map (
      ADDRBWRADDR(11) => \gntv_or_sync_fifo.gl0.rd_n_104\,
      ADDRBWRADDR(10) => \gntv_or_sync_fifo.gl0.rd_n_105\,
      ADDRBWRADDR(9) => \gntv_or_sync_fifo.gl0.rd_n_106\,
      ADDRBWRADDR(8) => \gntv_or_sync_fifo.gl0.rd_n_107\,
      ADDRBWRADDR(7) => \gntv_or_sync_fifo.gl0.rd_n_108\,
      ADDRBWRADDR(6) => \gntv_or_sync_fifo.gl0.rd_n_109\,
      ADDRBWRADDR(5) => \gntv_or_sync_fifo.gl0.rd_n_110\,
      ADDRBWRADDR(4) => \gntv_or_sync_fifo.gl0.rd_n_111\,
      ADDRBWRADDR(3) => \gntv_or_sync_fifo.gl0.rd_n_112\,
      ADDRBWRADDR(2) => \gntv_or_sync_fifo.gl0.rd_n_113\,
      ADDRBWRADDR(1) => \gntv_or_sync_fifo.gl0.rd_n_114\,
      ADDRBWRADDR(0) => \gntv_or_sync_fifo.gl0.rd_n_115\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(14 downto 0) => p_0_out(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11) => \gntv_or_sync_fifo.gl0.rd_n_116\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10) => \gntv_or_sync_fifo.gl0.rd_n_117\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9) => \gntv_or_sync_fifo.gl0.rd_n_118\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(8) => \gntv_or_sync_fifo.gl0.rd_n_119\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \gntv_or_sync_fifo.gl0.rd_n_120\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \gntv_or_sync_fifo.gl0.rd_n_121\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \gntv_or_sync_fifo.gl0.rd_n_122\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \gntv_or_sync_fifo.gl0.rd_n_123\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \gntv_or_sync_fifo.gl0.rd_n_124\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \gntv_or_sync_fifo.gl0.rd_n_125\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \gntv_or_sync_fifo.gl0.rd_n_126\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \gntv_or_sync_fifo.gl0.rd_n_127\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(11) => \gntv_or_sync_fifo.gl0.rd_n_128\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(10) => \gntv_or_sync_fifo.gl0.rd_n_129\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(9) => \gntv_or_sync_fifo.gl0.rd_n_130\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(8) => \gntv_or_sync_fifo.gl0.rd_n_131\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \gntv_or_sync_fifo.gl0.rd_n_132\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \gntv_or_sync_fifo.gl0.rd_n_133\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \gntv_or_sync_fifo.gl0.rd_n_134\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \gntv_or_sync_fifo.gl0.rd_n_135\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \gntv_or_sync_fifo.gl0.rd_n_136\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \gntv_or_sync_fifo.gl0.rd_n_137\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \gntv_or_sync_fifo.gl0.rd_n_138\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \gntv_or_sync_fifo.gl0.rd_n_139\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(11) => \gntv_or_sync_fifo.gl0.rd_n_140\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(10) => \gntv_or_sync_fifo.gl0.rd_n_141\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(9) => \gntv_or_sync_fifo.gl0.rd_n_142\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(8) => \gntv_or_sync_fifo.gl0.rd_n_143\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \gntv_or_sync_fifo.gl0.rd_n_144\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \gntv_or_sync_fifo.gl0.rd_n_145\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \gntv_or_sync_fifo.gl0.rd_n_146\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \gntv_or_sync_fifo.gl0.rd_n_147\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \gntv_or_sync_fifo.gl0.rd_n_148\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \gntv_or_sync_fifo.gl0.rd_n_149\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \gntv_or_sync_fifo.gl0.rd_n_150\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \gntv_or_sync_fifo.gl0.rd_n_151\,
      DI(3 downto 0) => DI(3 downto 0),
      E(0) => dout_i,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_I\,
      ENB_I_0 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_I\,
      ENB_I_1 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_I\,
      ENB_I_10 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_11 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_I\,
      ENB_I_12 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_I\,
      ENB_I_13 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_14 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\,
      ENB_I_15 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_I\,
      ENB_I_16 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_I\,
      ENB_I_17 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_I\,
      ENB_I_18 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_19 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_I\,
      ENB_I_2 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_20 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_I\,
      ENB_I_21 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_I\,
      ENB_I_22 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_23 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_I\,
      ENB_I_24 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_I\,
      ENB_I_25 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\,
      ENB_I_26 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_27 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_I\,
      ENB_I_28 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_I\,
      ENB_I_29 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\,
      ENB_I_3 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_I\,
      ENB_I_30 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\,
      ENB_I_4 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_I\,
      ENB_I_5 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_I\,
      ENB_I_6 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_7 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_I\,
      ENB_I_8 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_I\,
      ENB_I_9 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_dly_D\,
      ENB_dly_D_33 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_dly_D\,
      ENB_dly_D_34 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_dly_D\,
      ENB_dly_D_35 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_dly_D\,
      ENB_dly_D_36 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_dly_D\,
      ENB_dly_D_37 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_dly_D\,
      ENB_dly_D_38 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_dly_D\,
      ENB_dly_D_39 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\,
      ENB_dly_D_40 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_dly_D\,
      ENB_dly_D_41 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_dly_D\,
      ENB_dly_D_42 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_dly_D\,
      ENB_dly_D_43 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly_D\,
      ENB_dly_D_44 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_dly_D\,
      ENB_dly_D_45 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_dly_D\,
      ENB_dly_D_46 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_dly_D\,
      ENB_dly_D_47 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_dly_D\,
      ENB_dly_D_48 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_dly_D\,
      ENB_dly_D_49 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_dly_D\,
      ENB_dly_D_50 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_dly_D\,
      ENB_dly_D_51 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\,
      ENB_dly_D_52 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_dly_D\,
      ENB_dly_D_53 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_dly_D\,
      ENB_dly_D_54 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_dly_D\,
      ENB_dly_D_55 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_dly_D\,
      ENB_dly_D_56 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_dly_D\,
      ENB_dly_D_57 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_dly_D\,
      ENB_dly_D_58 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_dly_D\,
      ENB_dly_D_59 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_dly_D\,
      ENB_dly_D_60 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_dly_D\,
      ENB_dly_D_61 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_dly_D\,
      ENB_dly_D_62 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_dly_D\,
      ENB_dly_D_63 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_dly_D\,
      Q(14 downto 0) => p_12_out(14 downto 0),
      S(3) => \gntv_or_sync_fifo.gl0.wr_n_118\,
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_119\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_120\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_121\,
      cntr_en => \gr1.gdcf.dc/cntr_en\,
      \count_reg[11]\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[15]\(2 downto 0) => \count_reg[15]\(2 downto 0),
      \count_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_83\,
      \count_reg[7]\(3 downto 0) => \count_reg[7]\(3 downto 0),
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \gcc0.gc0.count_d1_reg[0]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_89\,
      \gcc0.gc0.count_d1_reg[10]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_79\,
      \gcc0.gc0.count_d1_reg[11]_rep__0\(3) => \gntv_or_sync_fifo.gl0.wr_n_110\,
      \gcc0.gc0.count_d1_reg[11]_rep__0\(2) => \gntv_or_sync_fifo.gl0.wr_n_111\,
      \gcc0.gc0.count_d1_reg[11]_rep__0\(1) => \gntv_or_sync_fifo.gl0.wr_n_112\,
      \gcc0.gc0.count_d1_reg[11]_rep__0\(0) => \gntv_or_sync_fifo.gl0.wr_n_113\,
      \gcc0.gc0.count_d1_reg[11]_rep__0_0\ => \gntv_or_sync_fifo.gl0.wr_n_78\,
      \gcc0.gc0.count_d1_reg[13]\(1) => \gntv_or_sync_fifo.gl0.wr_n_108\,
      \gcc0.gc0.count_d1_reg[13]\(0) => \gntv_or_sync_fifo.gl0.wr_n_109\,
      \gcc0.gc0.count_d1_reg[1]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_88\,
      \gcc0.gc0.count_d1_reg[2]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_87\,
      \gcc0.gc0.count_d1_reg[3]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_86\,
      \gcc0.gc0.count_d1_reg[4]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_85\,
      \gcc0.gc0.count_d1_reg[5]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_84\,
      \gcc0.gc0.count_d1_reg[6]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_83\,
      \gcc0.gc0.count_d1_reg[7]_rep__0\(3) => \gntv_or_sync_fifo.gl0.wr_n_114\,
      \gcc0.gc0.count_d1_reg[7]_rep__0\(2) => \gntv_or_sync_fifo.gl0.wr_n_115\,
      \gcc0.gc0.count_d1_reg[7]_rep__0\(1) => \gntv_or_sync_fifo.gl0.wr_n_116\,
      \gcc0.gc0.count_d1_reg[7]_rep__0\(0) => \gntv_or_sync_fifo.gl0.wr_n_117\,
      \gcc0.gc0.count_d1_reg[7]_rep__0_0\ => \gntv_or_sync_fifo.gl0.wr_n_82\,
      \gcc0.gc0.count_d1_reg[8]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_81\,
      \gcc0.gc0.count_d1_reg[9]_rep__0\ => \gntv_or_sync_fifo.gl0.wr_n_80\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[15]\(0) => \gntv_or_sync_fifo.gl0.rd_n_103\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      p_13_out(14 downto 0) => p_13_out(14 downto 0),
      p_8_out_1 => p_8_out_1,
      p_9_out => p_9_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_92\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_84\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      ram_rd_en_i => \gwss.gpf.wrpf/ram_rd_en_i\,
      ram_wr_en_i => \gwss.gpf.wrpf/ram_wr_en_i\,
      rd_pntr_inv_pad(0) => \grss.gpe.rdpe/rd_pntr_inv_pad\(0),
      rd_pntr_plus1(14 downto 0) => rd_pntr_plus1(14 downto 0),
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      v1_reg(7 downto 0) => \gwss.wsts/c0/v1_reg\(7 downto 0),
      v1_reg_31(7 downto 0) => \gwss.wsts/c1/v1_reg\(7 downto 0),
      v1_reg_32(7 downto 0) => \grss.rsts/c2/v1_reg\(7 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.red_pitaya_ps_1_data_fifo_0_wr_logic
     port map (
      ADDRARDADDR(11) => \gntv_or_sync_fifo.gl0.wr_n_123\,
      ADDRARDADDR(10) => \gntv_or_sync_fifo.gl0.wr_n_124\,
      ADDRARDADDR(9) => \gntv_or_sync_fifo.gl0.wr_n_125\,
      ADDRARDADDR(8) => \gntv_or_sync_fifo.gl0.wr_n_126\,
      ADDRARDADDR(7) => \gntv_or_sync_fifo.gl0.wr_n_127\,
      ADDRARDADDR(6) => \gntv_or_sync_fifo.gl0.wr_n_128\,
      ADDRARDADDR(5) => \gntv_or_sync_fifo.gl0.wr_n_129\,
      ADDRARDADDR(4) => \gntv_or_sync_fifo.gl0.wr_n_130\,
      ADDRARDADDR(3) => \gntv_or_sync_fifo.gl0.wr_n_131\,
      ADDRARDADDR(2) => \gntv_or_sync_fifo.gl0.wr_n_132\,
      ADDRARDADDR(1) => \gntv_or_sync_fifo.gl0.wr_n_133\,
      ADDRARDADDR(0) => \gntv_or_sync_fifo.gl0.wr_n_134\,
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \gntv_or_sync_fifo.gl0.wr_n_95\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \gntv_or_sync_fifo.gl0.wr_n_96\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \gntv_or_sync_fifo.gl0.wr_n_97\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \gntv_or_sync_fifo.gl0.wr_n_98\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \gntv_or_sync_fifo.gl0.wr_n_99\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \gntv_or_sync_fifo.gl0.wr_n_100\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \gntv_or_sync_fifo.gl0.wr_n_101\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \gntv_or_sync_fifo.gl0.wr_n_102\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \gntv_or_sync_fifo.gl0.wr_n_103\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \gntv_or_sync_fifo.gl0.wr_n_104\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \gntv_or_sync_fifo.gl0.wr_n_105\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \gntv_or_sync_fifo.gl0.wr_n_106\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(11) => \gntv_or_sync_fifo.gl0.wr_n_135\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(10) => \gntv_or_sync_fifo.gl0.wr_n_136\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(9) => \gntv_or_sync_fifo.gl0.wr_n_137\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(8) => \gntv_or_sync_fifo.gl0.wr_n_138\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \gntv_or_sync_fifo.gl0.wr_n_139\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \gntv_or_sync_fifo.gl0.wr_n_140\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \gntv_or_sync_fifo.gl0.wr_n_141\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \gntv_or_sync_fifo.gl0.wr_n_142\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \gntv_or_sync_fifo.gl0.wr_n_143\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \gntv_or_sync_fifo.gl0.wr_n_144\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \gntv_or_sync_fifo.gl0.wr_n_145\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \gntv_or_sync_fifo.gl0.wr_n_146\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(11) => \gntv_or_sync_fifo.gl0.wr_n_147\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(10) => \gntv_or_sync_fifo.gl0.wr_n_148\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(9) => \gntv_or_sync_fifo.gl0.wr_n_149\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(8) => \gntv_or_sync_fifo.gl0.wr_n_150\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7) => \gntv_or_sync_fifo.gl0.wr_n_151\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6) => \gntv_or_sync_fifo.gl0.wr_n_152\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5) => \gntv_or_sync_fifo.gl0.wr_n_153\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4) => \gntv_or_sync_fifo.gl0.wr_n_154\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3) => \gntv_or_sync_fifo.gl0.wr_n_155\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2) => \gntv_or_sync_fifo.gl0.wr_n_156\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1) => \gntv_or_sync_fifo.gl0.wr_n_157\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \gntv_or_sync_fifo.gl0.wr_n_158\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(11) => \gntv_or_sync_fifo.gl0.wr_n_159\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(10) => \gntv_or_sync_fifo.gl0.wr_n_160\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(9) => \gntv_or_sync_fifo.gl0.wr_n_161\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(8) => \gntv_or_sync_fifo.gl0.wr_n_162\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(7) => \gntv_or_sync_fifo.gl0.wr_n_163\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(6) => \gntv_or_sync_fifo.gl0.wr_n_164\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(5) => \gntv_or_sync_fifo.gl0.wr_n_165\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(4) => \gntv_or_sync_fifo.gl0.wr_n_166\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(3) => \gntv_or_sync_fifo.gl0.wr_n_167\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(2) => \gntv_or_sync_fifo.gl0.wr_n_168\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(1) => \gntv_or_sync_fifo.gl0.wr_n_169\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => \gntv_or_sync_fifo.gl0.wr_n_170\,
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_I\,
      ENA_I_0 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_I\,
      ENA_I_1 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_I\,
      ENA_I_10 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_11 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_I\,
      ENA_I_12 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_I\,
      ENA_I_13 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\,
      ENA_I_14 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\,
      ENA_I_15 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_I\,
      ENA_I_16 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_I\,
      ENA_I_17 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_I\,
      ENA_I_18 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_19 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_I\,
      ENA_I_2 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_20 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_I\,
      ENA_I_21 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_I\,
      ENA_I_22 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_23 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_I\,
      ENA_I_24 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_I\,
      ENA_I_25 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\,
      ENA_I_26 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_27 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_I\,
      ENA_I_28 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_I\,
      ENA_I_29 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_3 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_I\,
      ENA_I_30 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\,
      ENA_I_31 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_I_4 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_I\,
      ENA_I_5 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_I\,
      ENA_I_6 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_7 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_I\,
      ENA_I_8 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_I\,
      ENA_I_9 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_dly_D\,
      ENA_dly_D_34 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_dly_D\,
      ENA_dly_D_35 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_dly_D\,
      ENA_dly_D_36 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\,
      ENA_dly_D_37 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_dly_D\,
      ENA_dly_D_38 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_dly_D\,
      ENA_dly_D_39 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_dly_D\,
      ENA_dly_D_40 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_dly_D\,
      ENA_dly_D_41 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_dly_D\,
      ENA_dly_D_42 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_dly_D\,
      ENA_dly_D_43 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_dly_D\,
      ENA_dly_D_44 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_dly_D\,
      ENA_dly_D_45 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_dly_D\,
      ENA_dly_D_46 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_dly_D\,
      ENA_dly_D_47 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_dly_D\,
      ENA_dly_D_48 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_dly_D\,
      ENA_dly_D_49 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_dly_D\,
      ENA_dly_D_50 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_dly_D\,
      ENA_dly_D_51 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_dly_D\,
      ENA_dly_D_52 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_dly_D\,
      ENA_dly_D_53 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_dly_D\,
      ENA_dly_D_54 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_dly_D\,
      ENA_dly_D_55 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_dly_D\,
      ENA_dly_D_56 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\,
      ENA_dly_D_57 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_dly_D\,
      ENA_dly_D_58 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_dly_D\,
      ENA_dly_D_59 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_dly_D\,
      ENA_dly_D_60 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D\,
      ENA_dly_D_61 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_dly_D\,
      ENA_dly_D_62 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_dly_D\,
      ENA_dly_D_63 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_dly_D\,
      ENA_dly_D_64 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_dly_D\,
      ENA_dly_D_65 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      O(0) => O(0),
      Q(14 downto 0) => p_12_out(14 downto 0),
      S(3) => \gntv_or_sync_fifo.gl0.wr_n_118\,
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_119\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_120\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_121\,
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_93\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_94\,
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      cntr_en => \gr1.gdcf.dc/cntr_en\,
      empty_fwft_fb_o_i_reg => \gntv_or_sync_fifo.gl0.rd_n_84\,
      empty_fwft_i_reg => \out\,
      \gaxi_full_sm.r_valid_r1_reg\ => \gntv_or_sync_fifo.gl0.rd_n_83\,
      \gc0.count_d1_reg[13]\(13 downto 0) => p_0_out(13 downto 0),
      \gc0.count_d1_reg[14]\(0) => \gntv_or_sync_fifo.gl0.rd_n_103\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\ => \gntv_or_sync_fifo.gl0.wr_n_78\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_0\ => \gntv_or_sync_fifo.gl0.wr_n_79\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_1\ => \gntv_or_sync_fifo.gl0.wr_n_80\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_2\ => \gntv_or_sync_fifo.gl0.wr_n_81\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(3) => \gntv_or_sync_fifo.gl0.wr_n_110\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(2) => \gntv_or_sync_fifo.gl0.wr_n_111\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(1) => \gntv_or_sync_fifo.gl0.wr_n_112\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]_3\(0) => \gntv_or_sync_fifo.gl0.wr_n_113\,
      \greg.gpcry_sym.diff_pntr_pad_reg[15]\(1) => \gntv_or_sync_fifo.gl0.wr_n_108\,
      \greg.gpcry_sym.diff_pntr_pad_reg[15]\(0) => \gntv_or_sync_fifo.gl0.wr_n_109\,
      \greg.gpcry_sym.diff_pntr_pad_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_86\,
      \greg.gpcry_sym.diff_pntr_pad_reg[4]_0\ => \gntv_or_sync_fifo.gl0.wr_n_87\,
      \greg.gpcry_sym.diff_pntr_pad_reg[4]_1\ => \gntv_or_sync_fifo.gl0.wr_n_88\,
      \greg.gpcry_sym.diff_pntr_pad_reg[4]_2\ => \gntv_or_sync_fifo.gl0.wr_n_89\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_82\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_83\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_84\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_2\ => \gntv_or_sync_fifo.gl0.wr_n_85\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(3) => \gntv_or_sync_fifo.gl0.wr_n_114\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(2) => \gntv_or_sync_fifo.gl0.wr_n_115\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(1) => \gntv_or_sync_fifo.gl0.wr_n_116\,
      \greg.gpcry_sym.diff_pntr_pad_reg[8]_3\(0) => \gntv_or_sync_fifo.gl0.wr_n_117\,
      \greg.ram_wr_en_i_reg\ => \gntv_or_sync_fifo.gl0.wr_n_92\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[2]_1\(0) => \grxd.fg_rxd_wr_length_reg[2]_1\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rstblk_n_1,
      \out\ => rst_full_gen_i,
      p_13_out(14 downto 0) => p_13_out(14 downto 0),
      p_3_in => p_3_in,
      p_8_out => p_8_out,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_19\,
      ram_rd_en_i => \gwss.gpf.wrpf/ram_rd_en_i\,
      ram_wr_en_i => \gwss.gpf.wrpf/ram_wr_en_i\,
      rd_pntr_inv_pad(0) => \grss.gpe.rdpe/rd_pntr_inv_pad\(0),
      rd_pntr_plus1(14 downto 0) => rd_pntr_plus1(14 downto 0),
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rxd_prog_full_d1 => sig_rxd_prog_full_d1,
      v1_reg(7 downto 0) => \grss.rsts/c2/v1_reg\(7 downto 0),
      v1_reg_32(7 downto 0) => \gwss.wsts/c0/v1_reg\(7 downto 0),
      v1_reg_33(7 downto 0) => \gwss.wsts/c1/v1_reg\(7 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.red_pitaya_ps_1_data_fifo_0_memory
     port map (
      ADDRARDADDR(14 downto 12) => p_12_out(14 downto 12),
      ADDRARDADDR(11) => \gntv_or_sync_fifo.gl0.wr_n_147\,
      ADDRARDADDR(10) => \gntv_or_sync_fifo.gl0.wr_n_148\,
      ADDRARDADDR(9) => \gntv_or_sync_fifo.gl0.wr_n_149\,
      ADDRARDADDR(8) => \gntv_or_sync_fifo.gl0.wr_n_150\,
      ADDRARDADDR(7) => \gntv_or_sync_fifo.gl0.wr_n_151\,
      ADDRARDADDR(6) => \gntv_or_sync_fifo.gl0.wr_n_152\,
      ADDRARDADDR(5) => \gntv_or_sync_fifo.gl0.wr_n_153\,
      ADDRARDADDR(4) => \gntv_or_sync_fifo.gl0.wr_n_154\,
      ADDRARDADDR(3) => \gntv_or_sync_fifo.gl0.wr_n_155\,
      ADDRARDADDR(2) => \gntv_or_sync_fifo.gl0.wr_n_156\,
      ADDRARDADDR(1) => \gntv_or_sync_fifo.gl0.wr_n_157\,
      ADDRARDADDR(0) => \gntv_or_sync_fifo.gl0.wr_n_158\,
      ADDRBWRADDR(14 downto 12) => p_0_out(14 downto 12),
      ADDRBWRADDR(11) => \gntv_or_sync_fifo.gl0.rd_n_128\,
      ADDRBWRADDR(10) => \gntv_or_sync_fifo.gl0.rd_n_129\,
      ADDRBWRADDR(9) => \gntv_or_sync_fifo.gl0.rd_n_130\,
      ADDRBWRADDR(8) => \gntv_or_sync_fifo.gl0.rd_n_131\,
      ADDRBWRADDR(7) => \gntv_or_sync_fifo.gl0.rd_n_132\,
      ADDRBWRADDR(6) => \gntv_or_sync_fifo.gl0.rd_n_133\,
      ADDRBWRADDR(5) => \gntv_or_sync_fifo.gl0.rd_n_134\,
      ADDRBWRADDR(4) => \gntv_or_sync_fifo.gl0.rd_n_135\,
      ADDRBWRADDR(3) => \gntv_or_sync_fifo.gl0.rd_n_136\,
      ADDRBWRADDR(2) => \gntv_or_sync_fifo.gl0.rd_n_137\,
      ADDRBWRADDR(1) => \gntv_or_sync_fifo.gl0.rd_n_138\,
      ADDRBWRADDR(0) => \gntv_or_sync_fifo.gl0.rd_n_139\,
      E(0) => dout_i,
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_I_100 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_I\,
      ENA_I_102 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_I\,
      ENA_I_104 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_I\,
      ENA_I_106 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_I\,
      ENA_I_108 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_I\,
      ENA_I_110 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_I\,
      ENA_I_112 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_I\,
      ENA_I_114 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_I\,
      ENA_I_116 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_I\,
      ENA_I_118 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_I\,
      ENA_I_120 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_I\,
      ENA_I_122 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_I\,
      ENA_I_124 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_I\,
      ENA_I_126 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_I\,
      ENA_I_64 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\,
      ENA_I_66 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\,
      ENA_I_68 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_70 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_72 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_74 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_76 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_78 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_80 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_82 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\,
      ENA_I_84 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\,
      ENA_I_86 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\,
      ENA_I_88 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_I\,
      ENA_I_90 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_I\,
      ENA_I_92 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_I\,
      ENA_I_94 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_I\,
      ENA_I_96 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_I\,
      ENA_I_98 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_I\,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENA_dly_D_0 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_dly_D\,
      ENA_dly_D_10 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_dly_D\,
      ENA_dly_D_12 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_dly_D\,
      ENA_dly_D_14 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\,
      ENA_dly_D_16 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_dly_D\,
      ENA_dly_D_18 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_dly_D\,
      ENA_dly_D_2 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_dly_D\,
      ENA_dly_D_20 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_dly_D\,
      ENA_dly_D_22 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_dly_D\,
      ENA_dly_D_24 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENA_dly_D\,
      ENA_dly_D_26 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENA_dly_D\,
      ENA_dly_D_28 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENA_dly_D\,
      ENA_dly_D_30 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENA_dly_D\,
      ENA_dly_D_32 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENA_dly_D\,
      ENA_dly_D_34 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENA_dly_D\,
      ENA_dly_D_36 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENA_dly_D\,
      ENA_dly_D_38 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENA_dly_D\,
      ENA_dly_D_4 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D\,
      ENA_dly_D_40 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENA_dly_D\,
      ENA_dly_D_42 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENA_dly_D\,
      ENA_dly_D_44 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENA_dly_D\,
      ENA_dly_D_46 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENA_dly_D\,
      ENA_dly_D_48 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENA_dly_D\,
      ENA_dly_D_50 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENA_dly_D\,
      ENA_dly_D_52 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENA_dly_D\,
      ENA_dly_D_54 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENA_dly_D\,
      ENA_dly_D_56 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENA_dly_D\,
      ENA_dly_D_58 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENA_dly_D\,
      ENA_dly_D_6 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_dly_D\,
      ENA_dly_D_60 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENA_dly_D\,
      ENA_dly_D_62 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENA_dly_D\,
      ENA_dly_D_8 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_I_101 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_I\,
      ENB_I_103 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_I\,
      ENB_I_105 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_I\,
      ENB_I_107 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_I\,
      ENB_I_109 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_I\,
      ENB_I_111 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_I\,
      ENB_I_113 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_I\,
      ENB_I_115 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_I\,
      ENB_I_117 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_I\,
      ENB_I_119 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_I\,
      ENB_I_121 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_I\,
      ENB_I_123 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_I\,
      ENB_I_125 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_I\,
      ENB_I_127 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_I\,
      ENB_I_65 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\,
      ENB_I_67 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\,
      ENB_I_69 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_71 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_73 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_75 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_77 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_79 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_81 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_83 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\,
      ENB_I_85 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\,
      ENB_I_87 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\,
      ENB_I_89 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_I\,
      ENB_I_91 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_I\,
      ENB_I_93 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_I\,
      ENB_I_95 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_I\,
      ENB_I_97 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_I\,
      ENB_I_99 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      ENB_dly_D_1 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_dly_D\,
      ENB_dly_D_11 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_dly_D\,
      ENB_dly_D_13 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_dly_D\,
      ENB_dly_D_15 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\,
      ENB_dly_D_17 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_dly_D\,
      ENB_dly_D_19 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_dly_D\,
      ENB_dly_D_21 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_dly_D\,
      ENB_dly_D_23 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_dly_D\,
      ENB_dly_D_25 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/ENB_dly_D\,
      ENB_dly_D_27 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/ENB_dly_D\,
      ENB_dly_D_29 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/ENB_dly_D\,
      ENB_dly_D_3 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_dly_D\,
      ENB_dly_D_31 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/ENB_dly_D\,
      ENB_dly_D_33 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/ENB_dly_D\,
      ENB_dly_D_35 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/ENB_dly_D\,
      ENB_dly_D_37 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/ENB_dly_D\,
      ENB_dly_D_39 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/ENB_dly_D\,
      ENB_dly_D_41 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/ENB_dly_D\,
      ENB_dly_D_43 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/ENB_dly_D\,
      ENB_dly_D_45 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/ENB_dly_D\,
      ENB_dly_D_47 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/ENB_dly_D\,
      ENB_dly_D_49 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/ENB_dly_D\,
      ENB_dly_D_5 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly_D\,
      ENB_dly_D_51 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/ENB_dly_D\,
      ENB_dly_D_53 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ENB_dly_D\,
      ENB_dly_D_55 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/ENB_dly_D\,
      ENB_dly_D_57 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/ENB_dly_D\,
      ENB_dly_D_59 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/ENB_dly_D\,
      ENB_dly_D_61 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/ENB_dly_D\,
      ENB_dly_D_63 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/ENB_dly_D\,
      ENB_dly_D_7 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_dly_D\,
      ENB_dly_D_9 => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      WEA(1) => \gntv_or_sync_fifo.gl0.wr_n_93\,
      WEA(0) => \gntv_or_sync_fifo.gl0.wr_n_94\,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \gc0.count_d1_reg[11]_rep\(11) => \gntv_or_sync_fifo.gl0.rd_n_104\,
      \gc0.count_d1_reg[11]_rep\(10) => \gntv_or_sync_fifo.gl0.rd_n_105\,
      \gc0.count_d1_reg[11]_rep\(9) => \gntv_or_sync_fifo.gl0.rd_n_106\,
      \gc0.count_d1_reg[11]_rep\(8) => \gntv_or_sync_fifo.gl0.rd_n_107\,
      \gc0.count_d1_reg[11]_rep\(7) => \gntv_or_sync_fifo.gl0.rd_n_108\,
      \gc0.count_d1_reg[11]_rep\(6) => \gntv_or_sync_fifo.gl0.rd_n_109\,
      \gc0.count_d1_reg[11]_rep\(5) => \gntv_or_sync_fifo.gl0.rd_n_110\,
      \gc0.count_d1_reg[11]_rep\(4) => \gntv_or_sync_fifo.gl0.rd_n_111\,
      \gc0.count_d1_reg[11]_rep\(3) => \gntv_or_sync_fifo.gl0.rd_n_112\,
      \gc0.count_d1_reg[11]_rep\(2) => \gntv_or_sync_fifo.gl0.rd_n_113\,
      \gc0.count_d1_reg[11]_rep\(1) => \gntv_or_sync_fifo.gl0.rd_n_114\,
      \gc0.count_d1_reg[11]_rep\(0) => \gntv_or_sync_fifo.gl0.rd_n_115\,
      \gc0.count_d1_reg[11]_rep__0\(11) => \gntv_or_sync_fifo.gl0.rd_n_116\,
      \gc0.count_d1_reg[11]_rep__0\(10) => \gntv_or_sync_fifo.gl0.rd_n_117\,
      \gc0.count_d1_reg[11]_rep__0\(9) => \gntv_or_sync_fifo.gl0.rd_n_118\,
      \gc0.count_d1_reg[11]_rep__0\(8) => \gntv_or_sync_fifo.gl0.rd_n_119\,
      \gc0.count_d1_reg[11]_rep__0\(7) => \gntv_or_sync_fifo.gl0.rd_n_120\,
      \gc0.count_d1_reg[11]_rep__0\(6) => \gntv_or_sync_fifo.gl0.rd_n_121\,
      \gc0.count_d1_reg[11]_rep__0\(5) => \gntv_or_sync_fifo.gl0.rd_n_122\,
      \gc0.count_d1_reg[11]_rep__0\(4) => \gntv_or_sync_fifo.gl0.rd_n_123\,
      \gc0.count_d1_reg[11]_rep__0\(3) => \gntv_or_sync_fifo.gl0.rd_n_124\,
      \gc0.count_d1_reg[11]_rep__0\(2) => \gntv_or_sync_fifo.gl0.rd_n_125\,
      \gc0.count_d1_reg[11]_rep__0\(1) => \gntv_or_sync_fifo.gl0.rd_n_126\,
      \gc0.count_d1_reg[11]_rep__0\(0) => \gntv_or_sync_fifo.gl0.rd_n_127\,
      \gc0.count_d1_reg[11]_rep__2\(11) => \gntv_or_sync_fifo.gl0.rd_n_140\,
      \gc0.count_d1_reg[11]_rep__2\(10) => \gntv_or_sync_fifo.gl0.rd_n_141\,
      \gc0.count_d1_reg[11]_rep__2\(9) => \gntv_or_sync_fifo.gl0.rd_n_142\,
      \gc0.count_d1_reg[11]_rep__2\(8) => \gntv_or_sync_fifo.gl0.rd_n_143\,
      \gc0.count_d1_reg[11]_rep__2\(7) => \gntv_or_sync_fifo.gl0.rd_n_144\,
      \gc0.count_d1_reg[11]_rep__2\(6) => \gntv_or_sync_fifo.gl0.rd_n_145\,
      \gc0.count_d1_reg[11]_rep__2\(5) => \gntv_or_sync_fifo.gl0.rd_n_146\,
      \gc0.count_d1_reg[11]_rep__2\(4) => \gntv_or_sync_fifo.gl0.rd_n_147\,
      \gc0.count_d1_reg[11]_rep__2\(3) => \gntv_or_sync_fifo.gl0.rd_n_148\,
      \gc0.count_d1_reg[11]_rep__2\(2) => \gntv_or_sync_fifo.gl0.rd_n_149\,
      \gc0.count_d1_reg[11]_rep__2\(1) => \gntv_or_sync_fifo.gl0.rd_n_150\,
      \gc0.count_d1_reg[11]_rep__2\(0) => \gntv_or_sync_fifo.gl0.rd_n_151\,
      \gcc0.gc0.count_d1_reg[11]_rep\(11) => \gntv_or_sync_fifo.gl0.wr_n_123\,
      \gcc0.gc0.count_d1_reg[11]_rep\(10) => \gntv_or_sync_fifo.gl0.wr_n_124\,
      \gcc0.gc0.count_d1_reg[11]_rep\(9) => \gntv_or_sync_fifo.gl0.wr_n_125\,
      \gcc0.gc0.count_d1_reg[11]_rep\(8) => \gntv_or_sync_fifo.gl0.wr_n_126\,
      \gcc0.gc0.count_d1_reg[11]_rep\(7) => \gntv_or_sync_fifo.gl0.wr_n_127\,
      \gcc0.gc0.count_d1_reg[11]_rep\(6) => \gntv_or_sync_fifo.gl0.wr_n_128\,
      \gcc0.gc0.count_d1_reg[11]_rep\(5) => \gntv_or_sync_fifo.gl0.wr_n_129\,
      \gcc0.gc0.count_d1_reg[11]_rep\(4) => \gntv_or_sync_fifo.gl0.wr_n_130\,
      \gcc0.gc0.count_d1_reg[11]_rep\(3) => \gntv_or_sync_fifo.gl0.wr_n_131\,
      \gcc0.gc0.count_d1_reg[11]_rep\(2) => \gntv_or_sync_fifo.gl0.wr_n_132\,
      \gcc0.gc0.count_d1_reg[11]_rep\(1) => \gntv_or_sync_fifo.gl0.wr_n_133\,
      \gcc0.gc0.count_d1_reg[11]_rep\(0) => \gntv_or_sync_fifo.gl0.wr_n_134\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(11) => \gntv_or_sync_fifo.gl0.wr_n_135\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(10) => \gntv_or_sync_fifo.gl0.wr_n_136\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(9) => \gntv_or_sync_fifo.gl0.wr_n_137\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(8) => \gntv_or_sync_fifo.gl0.wr_n_138\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(7) => \gntv_or_sync_fifo.gl0.wr_n_139\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(6) => \gntv_or_sync_fifo.gl0.wr_n_140\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(5) => \gntv_or_sync_fifo.gl0.wr_n_141\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(4) => \gntv_or_sync_fifo.gl0.wr_n_142\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(3) => \gntv_or_sync_fifo.gl0.wr_n_143\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(2) => \gntv_or_sync_fifo.gl0.wr_n_144\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(1) => \gntv_or_sync_fifo.gl0.wr_n_145\,
      \gcc0.gc0.count_d1_reg[11]_rep__1\(0) => \gntv_or_sync_fifo.gl0.wr_n_146\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(11) => \gntv_or_sync_fifo.gl0.wr_n_159\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(10) => \gntv_or_sync_fifo.gl0.wr_n_160\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(9) => \gntv_or_sync_fifo.gl0.wr_n_161\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(8) => \gntv_or_sync_fifo.gl0.wr_n_162\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(7) => \gntv_or_sync_fifo.gl0.wr_n_163\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(6) => \gntv_or_sync_fifo.gl0.wr_n_164\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(5) => \gntv_or_sync_fifo.gl0.wr_n_165\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(4) => \gntv_or_sync_fifo.gl0.wr_n_166\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(3) => \gntv_or_sync_fifo.gl0.wr_n_167\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(2) => \gntv_or_sync_fifo.gl0.wr_n_168\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(1) => \gntv_or_sync_fifo.gl0.wr_n_169\,
      \gcc0.gc0.count_d1_reg[11]_rep__3\(0) => \gntv_or_sync_fifo.gl0.wr_n_170\,
      p_2_out => p_2_out,
      p_3_in => p_3_in,
      p_6_out(0) => p_6_out(0),
      p_8_out_1 => p_8_out_1,
      ram_full_fb_i_reg(1) => \gntv_or_sync_fifo.gl0.wr_n_99\,
      ram_full_fb_i_reg(0) => \gntv_or_sync_fifo.gl0.wr_n_100\,
      ram_full_fb_i_reg_0(1) => \gntv_or_sync_fifo.gl0.wr_n_97\,
      ram_full_fb_i_reg_0(0) => \gntv_or_sync_fifo.gl0.wr_n_98\,
      ram_full_fb_i_reg_1(1) => \gntv_or_sync_fifo.gl0.wr_n_101\,
      ram_full_fb_i_reg_1(0) => \gntv_or_sync_fifo.gl0.wr_n_102\,
      ram_full_fb_i_reg_2(1) => \gntv_or_sync_fifo.gl0.wr_n_95\,
      ram_full_fb_i_reg_2(0) => \gntv_or_sync_fifo.gl0.wr_n_96\,
      ram_full_fb_i_reg_3(1) => \gntv_or_sync_fifo.gl0.wr_n_103\,
      ram_full_fb_i_reg_3(0) => \gntv_or_sync_fifo.gl0.wr_n_104\,
      ram_full_fb_i_reg_4(1) => \gntv_or_sync_fifo.gl0.wr_n_105\,
      ram_full_fb_i_reg_4(0) => \gntv_or_sync_fifo.gl0.wr_n_106\,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk,
      sig_rd_rlen_reg => sig_rd_rlen_reg
    );
rstblk: entity work.red_pitaya_ps_1_data_fifo_0_reset_blk_ramfifo
     port map (
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rstblk_n_1,
      \out\ => rst_full_gen_i,
      p_8_out_1 => p_8_out_1,
      s_axi_aclk => s_axi_aclk,
      sync_areset_n => sync_areset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_fifo_generator_top is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rxd_prog_full_d1 : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_fifo_generator_top : entity is "fifo_generator_top";
end red_pitaya_ps_1_data_fifo_0_fifo_generator_top;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_fifo_generator_top is
begin
\grf.rf\: entity work.red_pitaya_ps_1_data_fifo_0_fifo_generator_ramfifo
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      DI(3 downto 0) => DI(3 downto 0),
      O(0) => O(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[15]\(2 downto 0) => \count_reg[15]\(2 downto 0),
      \count_reg[7]\(3 downto 0) => \count_reg[7]\(3 downto 0),
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[2]_1\(0) => \grxd.fg_rxd_wr_length_reg[2]_1\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_3_in => p_3_in,
      p_6_out(0) => p_6_out(0),
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full_d1 => sig_rxd_prog_full_d1,
      sync_areset_n => sync_areset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rxd_prog_full_d1 : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth : entity is "fifo_generator_v13_2_1_synth";
end red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth is
begin
\gaxis_fifo.gaxisf.axisf\: entity work.red_pitaya_ps_1_data_fifo_0_fifo_generator_top
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      DI(3 downto 0) => DI(3 downto 0),
      O(0) => O(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[15]\(2 downto 0) => \count_reg[15]\(2 downto 0),
      \count_reg[7]\(3 downto 0) => \count_reg[7]\(3 downto 0),
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[2]_1\(0) => \grxd.fg_rxd_wr_length_reg[2]_1\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_3_in => p_3_in,
      p_6_out(0) => p_6_out(0),
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full_d1 => sig_rxd_prog_full_d1,
      sync_areset_n => sync_areset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rxd_prog_full_d1 : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1 : entity is "fifo_generator_v13_2_1";
end red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1 is
begin
inst_fifo_gen: entity work.red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1_synth
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      DI(3 downto 0) => DI(3 downto 0),
      O(0) => O(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[15]\(2 downto 0) => \count_reg[15]\(2 downto 0),
      \count_reg[7]\(3 downto 0) => \count_reg[7]\(3 downto 0),
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[2]_1\(0) => \grxd.fg_rxd_wr_length_reg[2]_1\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_3_in => p_3_in,
      p_6_out(0) => p_6_out(0),
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full_d1 => sig_rxd_prog_full_d1,
      sync_areset_n => sync_areset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_axis_fg is
  port (
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rxd_prog_full_d1 : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_axis_fg : entity is "axis_fg";
end red_pitaya_ps_1_data_fifo_0_axis_fg;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_axis_fg is
  signal \^s2mm_prmry_reset_out_n\ : STD_LOGIC;
  signal sync_areset_n : STD_LOGIC;
begin
  s2mm_prmry_reset_out_n <= \^s2mm_prmry_reset_out_n\;
COMP_FIFO: entity work.red_pitaya_ps_1_data_fifo_0_fifo_generator_v13_2_1
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      DI(3 downto 0) => DI(3 downto 0),
      O(0) => O(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[15]\(2 downto 0) => \count_reg[15]\(2 downto 0),
      \count_reg[7]\(3 downto 0) => \count_reg[7]\(3 downto 0),
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[2]_1\(0) => \grxd.fg_rxd_wr_length_reg[2]_1\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_3_in => p_3_in,
      p_6_out(0) => p_6_out(0),
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full_d1 => sig_rxd_prog_full_d1,
      sync_areset_n => sync_areset_n
    );
s2mm_prmry_reset_out_n_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sig_rx_channel_reset_reg,
      I1 => Axi_Str_TxD_AReset,
      I2 => s_axi_aresetn,
      O => \^s2mm_prmry_reset_out_n\
    );
sync_areset_n_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^s2mm_prmry_reset_out_n\,
      Q => sync_areset_n,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_fifo is
  port (
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_ip2bus_data_reg[14]\ : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[21]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.rx_len_wr_en_reg\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    p_6_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rxd_prog_full_d1 : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_fifo : entity is "fifo";
end red_pitaya_ps_1_data_fifo_0_fifo;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_fifo is
begin
\gfifo_gen.COMP_AXIS_FG_FIFO\: entity work.red_pitaya_ps_1_data_fifo_0_axis_fg
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      DI(3 downto 0) => DI(3 downto 0),
      O(0) => O(0),
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\(3 downto 0) => \count_reg[11]\(3 downto 0),
      \count_reg[15]\(2 downto 0) => \count_reg[15]\(2 downto 0),
      \count_reg[7]\(3 downto 0) => \count_reg[7]\(3 downto 0),
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.fg_rxd_wr_length_reg[21]\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.fg_rxd_wr_length_reg[2]\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => \grxd.fg_rxd_wr_length_reg[2]_0\(0),
      \grxd.fg_rxd_wr_length_reg[2]_1\(0) => \grxd.fg_rxd_wr_length_reg[2]_1\(0),
      \grxd.rx_len_wr_en_reg\ => \grxd.rx_len_wr_en_reg\,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_3_in => p_3_in,
      p_6_out(0) => p_6_out(0),
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[14]\ => \sig_ip2bus_data_reg[14]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full_d1 => sig_rxd_prog_full_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_ipic2axi_s is
  port (
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_rxd_reset : out STD_LOGIC;
    p_6_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[0]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[1]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[2]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[5]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[7]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[8]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    p_7_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    IPIC_STATE : out STD_LOGIC;
    \gc1.count_d2_reg[8]_rep__0\ : out STD_LOGIC;
    sig_IP2Bus_Error : out STD_LOGIC;
    cs_ce_clr : out STD_LOGIC;
    IP2Bus_Error1_in : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sig_str_rst_reg_0 : out STD_LOGIC;
    sig_str_rst_reg_1 : out STD_LOGIC;
    \sig_register_array_reg[0][1]_0\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \sig_ip2bus_data_reg[3]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]_1\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]_1\ : out STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_rdata_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen : in STD_LOGIC;
    \sig_register_array_reg[0][0]_0\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][5]_1\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][11]_2\ : in STD_LOGIC;
    \sig_register_array_reg[0][12]_2\ : in STD_LOGIC;
    bus2ip_rnw_i_reg : in STD_LOGIC;
    bus2ip_rnw_i_reg_0 : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    IP2Bus_Error : in STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    \gaxi_full_sm.r_valid_r1_reg\ : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    start2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg_0 : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_ipic2axi_s : entity is "ipic2axi_s";
end red_pitaya_ps_1_data_fifo_0_ipic2axi_s;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_ipic2axi_s is
  signal Axi_Str_TxD_AReset : STD_LOGIC;
  signal IP2Bus_Error_i_1_n_0 : STD_LOGIC;
  signal \^ipic_state\ : STD_LOGIC;
  signal fg_rxd_wr_length : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \^gc1.count_d2_reg[8]_rep__0\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_19\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_27\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_28\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[10]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[11]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[12]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[13]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[14]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[15]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[16]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[17]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[18]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[19]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[1]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[20]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[21]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[3]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[4]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[5]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[6]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[7]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[8]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[9]_i_1_n_0\ : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__3_n_4\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__3_n_5\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__3_n_6\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry__3_n_7\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \p_2_out_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_7_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal rx_fg_len_empty_d1 : STD_LOGIC;
  signal rx_len_wr_en : STD_LOGIC;
  signal rx_str_wr_en : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \^sig_ip2bus_error\ : STD_LOGIC;
  signal sig_ip2bus_data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^sig_ip2bus_data_reg[0]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[1]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[2]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[3]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_ip2bus_data_reg[5]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[7]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[8]_0\ : STD_LOGIC;
  signal sig_rd_rlen_reg_n_0 : STD_LOGIC;
  signal \^sig_register_array_reg[0][11]_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][12]_0\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \sig_register_array_reg_n_0_[1][8]\ : STD_LOGIC;
  signal sig_rxd_prog_empty_d1 : STD_LOGIC;
  signal sig_rxd_prog_full_d1 : STD_LOGIC;
  signal \^sig_str_rst_reg_1\ : STD_LOGIC;
  signal \NLW_p_2_out_inferred__0/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of IP2Bus_Error_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[13]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[15]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[18]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[19]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[20]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[21]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[9]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \grxd.sig_rxd_rd_data[32]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of mm2s_prmry_reset_out_n_INST_0 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_register_array[0][1]_i_12\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of sig_str_rst_i_3 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of sig_str_rst_i_4 : label is "soft_lutpair12";
begin
  IPIC_STATE <= \^ipic_state\;
  \gc1.count_d2_reg[8]_rep__0\ <= \^gc1.count_d2_reg[8]_rep__0\;
  \out\ <= \^out\;
  p_6_out(0) <= \^p_6_out\(0);
  p_7_out(15 downto 0) <= \^p_7_out\(15 downto 0);
  s_axi_arready <= \^s_axi_arready\;
  s_axi_wready <= \^s_axi_wready\;
  sig_IP2Bus_Error <= \^sig_ip2bus_error\;
  \sig_ip2bus_data_reg[0]_0\ <= \^sig_ip2bus_data_reg[0]_0\;
  \sig_ip2bus_data_reg[1]_0\ <= \^sig_ip2bus_data_reg[1]_0\;
  \sig_ip2bus_data_reg[2]_0\ <= \^sig_ip2bus_data_reg[2]_0\;
  \sig_ip2bus_data_reg[3]_0\(5 downto 0) <= \^sig_ip2bus_data_reg[3]_0\(5 downto 0);
  \sig_ip2bus_data_reg[5]_0\ <= \^sig_ip2bus_data_reg[5]_0\;
  \sig_ip2bus_data_reg[7]_0\ <= \^sig_ip2bus_data_reg[7]_0\;
  \sig_ip2bus_data_reg[8]_0\ <= \^sig_ip2bus_data_reg[8]_0\;
  \sig_register_array_reg[0][11]_0\ <= \^sig_register_array_reg[0][11]_0\;
  \sig_register_array_reg[0][12]_0\ <= \^sig_register_array_reg[0][12]_0\;
  sig_str_rst_reg_1 <= \^sig_str_rst_reg_1\;
\GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \^s_axi_arready\,
      I2 => \^s_axi_wready\,
      O => cs_ce_clr
    );
IP2Bus_Error_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F0F4000"
    )
        port map (
      I0 => \^ipic_state\,
      I1 => sig_Bus2IP_CS,
      I2 => s_axi_aresetn,
      I3 => IP2Bus_Error,
      I4 => \^sig_ip2bus_error\,
      O => IP2Bus_Error_i_1_n_0
    );
IP2Bus_Error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Error_i_1_n_0,
      Q => \^sig_ip2bus_error\,
      R => '0'
    );
IP2Bus_RdAck_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_reg_0,
      Q => \^s_axi_arready\,
      R => SS(0)
    );
IP2Bus_WrAck_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_reg,
      Q => \^s_axi_wready\,
      R => SR(0)
    );
IPIC_STATE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_Bus2IP_CS,
      Q => \^ipic_state\,
      R => SS(0)
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => start2,
      I2 => sig_Bus2IP_CS,
      I3 => s_axi_aresetn,
      I4 => \^s_axi_arready\,
      O => \MEM_DECODE_GEN[0].cs_out_i_reg[0]\
    );
\grxd.COMP_RX_FIFO\: entity work.red_pitaya_ps_1_data_fifo_0_fifo
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      DI(3 downto 0) => \^p_7_out\(3 downto 0),
      O(0) => \p_2_out_inferred__0/i__carry_n_7\,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[11]\(3 downto 0) => \^p_7_out\(11 downto 8),
      \count_reg[15]\(2 downto 0) => \^p_7_out\(14 downto 12),
      \count_reg[7]\(3 downto 0) => \^p_7_out\(7 downto 4),
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxi_full_sm.r_valid_r1_reg\,
      \grxd.fg_rxd_wr_length_reg[21]\ => \grxd.COMP_RX_FIFO_n_19\,
      \grxd.fg_rxd_wr_length_reg[2]\ => \grxd.COMP_RX_FIFO_n_28\,
      \grxd.fg_rxd_wr_length_reg[2]_0\(0) => plusOp(2),
      \grxd.fg_rxd_wr_length_reg[2]_1\(0) => fg_rxd_wr_length(2),
      \grxd.rx_len_wr_en_reg\ => \grxd.COMP_RX_FIFO_n_27\,
      \out\ => \^out\,
      p_2_out => p_2_out,
      p_3_in => p_3_in,
      p_6_out(0) => \^p_6_out\(0),
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[14]\ => \^p_7_out\(15),
      sig_rd_rlen_reg => sig_rd_rlen_reg_n_0,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]_1\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]_1\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]_0\,
      sig_rx_channel_reset_reg => \^gc1.count_d2_reg[8]_rep__0\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sig_rxd_prog_full_d1 => sig_rxd_prog_full_d1
    );
\grxd.COMP_rx_len_fifo\: entity work.red_pitaya_ps_1_data_fifo_0_sync_fifo_fg
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg_reg => Bus_RNW_reg_reg,
      D(4) => sig_ip2bus_data(10),
      D(3) => sig_ip2bus_data(14),
      D(2) => sig_ip2bus_data(15),
      D(1) => sig_ip2bus_data(30),
      D(0) => sig_ip2bus_data(31),
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      IP2Bus_Error => IP2Bus_Error,
      Q(0) => \sig_register_array_reg_n_0_[1][10]\,
      SS(0) => sig_rxd_reset,
      fg_rxd_wr_length(20 downto 0) => fg_rxd_wr_length(21 downto 1),
      \out\ => \^out\,
      p_7_out(3 downto 2) => \^p_7_out\(15 downto 14),
      p_7_out(1 downto 0) => \^p_7_out\(1 downto 0),
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[11]\(16 downto 0) => Q(16 downto 0),
      sig_rd_rlen => sig_rd_rlen,
      sig_rd_rlen_reg => sig_rd_rlen_reg_n_0,
      sig_rx_channel_reset_reg => \^gc1.count_d2_reg[8]_rep__0\
    );
\grxd.fg_rxd_wr_length[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__1_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(10),
      O => \grxd.fg_rxd_wr_length[10]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__1_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(11),
      O => \grxd.fg_rxd_wr_length[11]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__1_n_5\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(12),
      O => \grxd.fg_rxd_wr_length[12]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__1_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(13),
      O => \grxd.fg_rxd_wr_length[13]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__2_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(14),
      O => \grxd.fg_rxd_wr_length[14]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__2_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(15),
      O => \grxd.fg_rxd_wr_length[15]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__2_n_5\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(16),
      O => \grxd.fg_rxd_wr_length[16]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__2_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(17),
      O => \grxd.fg_rxd_wr_length[17]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__3_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(18),
      O => \grxd.fg_rxd_wr_length[18]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__3_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(19),
      O => \grxd.fg_rxd_wr_length[19]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fg_rxd_wr_length(1),
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(1),
      O => \grxd.fg_rxd_wr_length[1]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__3_n_5\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(20),
      O => \grxd.fg_rxd_wr_length[20]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__3_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(21),
      O => \grxd.fg_rxd_wr_length[21]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(3),
      O => \grxd.fg_rxd_wr_length[3]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry_n_5\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(4),
      O => \grxd.fg_rxd_wr_length[4]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(5),
      O => \grxd.fg_rxd_wr_length[5]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__0_n_7\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(6),
      O => \grxd.fg_rxd_wr_length[6]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__0_n_6\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(7),
      O => \grxd.fg_rxd_wr_length[7]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__0_n_5\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(8),
      O => \grxd.fg_rxd_wr_length[8]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_2_out_inferred__0/i__carry__0_n_4\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp(9),
      O => \grxd.fg_rxd_wr_length[9]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[10]_i_1_n_0\,
      Q => fg_rxd_wr_length(10),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[11]_i_1_n_0\,
      Q => fg_rxd_wr_length(11),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[12]_i_1_n_0\,
      Q => fg_rxd_wr_length(12),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[13]_i_1_n_0\,
      Q => fg_rxd_wr_length(13),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[14]_i_1_n_0\,
      Q => fg_rxd_wr_length(14),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[15]_i_1_n_0\,
      Q => fg_rxd_wr_length(15),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[16]_i_1_n_0\,
      Q => fg_rxd_wr_length(16),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[17]_i_1_n_0\,
      Q => fg_rxd_wr_length(17),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[18]_i_1_n_0\,
      Q => fg_rxd_wr_length(18),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[19]_i_1_n_0\,
      Q => fg_rxd_wr_length(19),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[1]_i_1_n_0\,
      Q => fg_rxd_wr_length(1),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[20]_i_1_n_0\,
      Q => fg_rxd_wr_length(20),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[21]_i_3_n_0\,
      Q => fg_rxd_wr_length(21),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_28\,
      Q => fg_rxd_wr_length(2),
      R => '0'
    );
\grxd.fg_rxd_wr_length_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[3]_i_1_n_0\,
      Q => fg_rxd_wr_length(3),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[4]_i_1_n_0\,
      Q => fg_rxd_wr_length(4),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[5]_i_1_n_0\,
      Q => fg_rxd_wr_length(5),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[6]_i_1_n_0\,
      Q => fg_rxd_wr_length(6),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[7]_i_1_n_0\,
      Q => fg_rxd_wr_length(7),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[8]_i_1_n_0\,
      Q => fg_rxd_wr_length(8),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.fg_rxd_wr_length_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[9]_i_1_n_0\,
      Q => fg_rxd_wr_length(9),
      R => \grxd.COMP_RX_FIFO_n_19\
    );
\grxd.rx_fg_len_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^out\,
      Q => rx_fg_len_empty_d1,
      S => SS(0)
    );
\grxd.rx_len_wr_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_27\,
      Q => rx_len_wr_en,
      R => '0'
    );
\grxd.sig_rxd_prog_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_out,
      Q => sig_rxd_prog_empty_d1,
      S => SS(0)
    );
\grxd.sig_rxd_prog_full_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_8_out,
      Q => sig_rxd_prog_full_d1,
      R => SS(0)
    );
\grxd.sig_rxd_rd_data[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Axi_Str_TxD_AReset,
      I1 => s_axi_aresetn,
      O => p_3_in
    );
\grxd.sig_rxd_rd_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_2_out,
      Q => \^p_6_out\(0),
      R => '0'
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^sig_register_array_reg[0][11]_0\,
      I1 => \^sig_ip2bus_data_reg[3]_0\(1),
      I2 => \^sig_register_array_reg[0][12]_0\,
      I3 => \^sig_ip2bus_data_reg[3]_0\(0),
      I4 => interrupt_INST_0_i_1_n_0,
      I5 => interrupt_INST_0_i_2_n_0,
      O => interrupt
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]_0\,
      I1 => \sig_register_array_reg_n_0_[1][0]\,
      I2 => \^sig_ip2bus_data_reg[1]_0\,
      I3 => \sig_register_array_reg_n_0_[1][1]\,
      I4 => \sig_register_array_reg_n_0_[1][2]\,
      I5 => \^sig_ip2bus_data_reg[2]_0\,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[5]_0\,
      I1 => \sig_register_array_reg_n_0_[1][5]\,
      I2 => \^sig_ip2bus_data_reg[7]_0\,
      I3 => \sig_register_array_reg_n_0_[1][7]\,
      I4 => \sig_register_array_reg_n_0_[1][8]\,
      I5 => \^sig_ip2bus_data_reg[8]_0\,
      O => interrupt_INST_0_i_2_n_0
    );
mm2s_prmry_reset_out_n_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Axi_Str_TxD_AReset,
      O => mm2s_prmry_reset_out_n
    );
\p_2_out_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_2_out_inferred__0/i__carry_n_0\,
      CO(2) => \p_2_out_inferred__0/i__carry_n_1\,
      CO(1) => \p_2_out_inferred__0/i__carry_n_2\,
      CO(0) => \p_2_out_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3) => \p_2_out_inferred__0/i__carry_n_4\,
      O(2) => \p_2_out_inferred__0/i__carry_n_5\,
      O(1) => \p_2_out_inferred__0/i__carry_n_6\,
      O(0) => \p_2_out_inferred__0/i__carry_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(5 downto 2)
    );
\p_2_out_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_out_inferred__0/i__carry_n_0\,
      CO(3) => \p_2_out_inferred__0/i__carry__0_n_0\,
      CO(2) => \p_2_out_inferred__0/i__carry__0_n_1\,
      CO(1) => \p_2_out_inferred__0/i__carry__0_n_2\,
      CO(0) => \p_2_out_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_2_out_inferred__0/i__carry__0_n_4\,
      O(2) => \p_2_out_inferred__0/i__carry__0_n_5\,
      O(1) => \p_2_out_inferred__0/i__carry__0_n_6\,
      O(0) => \p_2_out_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(9 downto 6)
    );
\p_2_out_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_out_inferred__0/i__carry__0_n_0\,
      CO(3) => \p_2_out_inferred__0/i__carry__1_n_0\,
      CO(2) => \p_2_out_inferred__0/i__carry__1_n_1\,
      CO(1) => \p_2_out_inferred__0/i__carry__1_n_2\,
      CO(0) => \p_2_out_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_2_out_inferred__0/i__carry__1_n_4\,
      O(2) => \p_2_out_inferred__0/i__carry__1_n_5\,
      O(1) => \p_2_out_inferred__0/i__carry__1_n_6\,
      O(0) => \p_2_out_inferred__0/i__carry__1_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(13 downto 10)
    );
\p_2_out_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_out_inferred__0/i__carry__1_n_0\,
      CO(3) => \p_2_out_inferred__0/i__carry__2_n_0\,
      CO(2) => \p_2_out_inferred__0/i__carry__2_n_1\,
      CO(1) => \p_2_out_inferred__0/i__carry__2_n_2\,
      CO(0) => \p_2_out_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_2_out_inferred__0/i__carry__2_n_4\,
      O(2) => \p_2_out_inferred__0/i__carry__2_n_5\,
      O(1) => \p_2_out_inferred__0/i__carry__2_n_6\,
      O(0) => \p_2_out_inferred__0/i__carry__2_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(17 downto 14)
    );
\p_2_out_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_2_out_inferred__0/i__carry__2_n_0\,
      CO(3) => \NLW_p_2_out_inferred__0/i__carry__3_CO_UNCONNECTED\(3),
      CO(2) => \p_2_out_inferred__0/i__carry__3_n_1\,
      CO(1) => \p_2_out_inferred__0/i__carry__3_n_2\,
      CO(0) => \p_2_out_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_2_out_inferred__0/i__carry__3_n_4\,
      O(2) => \p_2_out_inferred__0/i__carry__3_n_5\,
      O(1) => \p_2_out_inferred__0/i__carry__3_n_6\,
      O(0) => \p_2_out_inferred__0/i__carry__3_n_7\,
      S(3 downto 0) => fg_rxd_wr_length(21 downto 18)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fg_rxd_wr_length(2),
      DI(0) => '0',
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 2) => fg_rxd_wr_length(4 downto 3),
      S(1) => \plusOp_carry_i_1__1_n_0\,
      S(0) => fg_rxd_wr_length(1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => fg_rxd_wr_length(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => fg_rxd_wr_length(12 downto 9)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => fg_rxd_wr_length(16 downto 13)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => fg_rxd_wr_length(20 downto 17)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(21),
      S(3 downto 1) => B"000",
      S(0) => fg_rxd_wr_length(21)
    );
\plusOp_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fg_rxd_wr_length(2),
      O => \plusOp_carry_i_1__1_n_0\
    );
\sig_ip2bus_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][0]\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I2 => \^sig_ip2bus_data_reg[0]_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\,
      O => sig_ip2bus_data(0)
    );
\sig_ip2bus_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][1]\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I2 => \^sig_ip2bus_data_reg[1]_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\,
      O => sig_ip2bus_data(1)
    );
\sig_ip2bus_data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][2]\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I2 => \^sig_ip2bus_data_reg[2]_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\,
      O => sig_ip2bus_data(2)
    );
\sig_ip2bus_data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][5]\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I2 => \^sig_ip2bus_data_reg[5]_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\,
      O => sig_ip2bus_data(5)
    );
\sig_ip2bus_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][7]\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I2 => \^sig_ip2bus_data_reg[7]_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\,
      O => sig_ip2bus_data(7)
    );
\sig_ip2bus_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \sig_register_array_reg_n_0_[1][8]\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\,
      I2 => \^sig_ip2bus_data_reg[8]_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\,
      O => sig_ip2bus_data(8)
    );
\sig_ip2bus_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(0),
      Q => \s_axi_rdata_i_reg[31]\(31),
      R => SR(0)
    );
\sig_ip2bus_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(10),
      Q => \s_axi_rdata_i_reg[31]\(21),
      R => SR(0)
    );
\sig_ip2bus_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(16),
      Q => \s_axi_rdata_i_reg[31]\(20),
      R => SR(0)
    );
\sig_ip2bus_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(15),
      Q => \s_axi_rdata_i_reg[31]\(19),
      R => SR(0)
    );
\sig_ip2bus_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(14),
      Q => \s_axi_rdata_i_reg[31]\(18),
      R => SR(0)
    );
\sig_ip2bus_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(14),
      Q => \s_axi_rdata_i_reg[31]\(17),
      R => SR(0)
    );
\sig_ip2bus_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(15),
      Q => \s_axi_rdata_i_reg[31]\(16),
      R => SR(0)
    );
\sig_ip2bus_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(13),
      Q => \s_axi_rdata_i_reg[31]\(15),
      R => SR(0)
    );
\sig_ip2bus_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(12),
      Q => \s_axi_rdata_i_reg[31]\(14),
      R => SR(0)
    );
\sig_ip2bus_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(11),
      Q => \s_axi_rdata_i_reg[31]\(13),
      R => SR(0)
    );
\sig_ip2bus_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \s_axi_rdata_i_reg[31]\(12),
      R => SR(0)
    );
\sig_ip2bus_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(1),
      Q => \s_axi_rdata_i_reg[31]\(30),
      R => SR(0)
    );
\sig_ip2bus_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \s_axi_rdata_i_reg[31]\(11),
      R => SR(0)
    );
\sig_ip2bus_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \s_axi_rdata_i_reg[31]\(10),
      R => SR(0)
    );
\sig_ip2bus_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \s_axi_rdata_i_reg[31]\(9),
      R => SR(0)
    );
\sig_ip2bus_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \s_axi_rdata_i_reg[31]\(8),
      R => SR(0)
    );
\sig_ip2bus_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \s_axi_rdata_i_reg[31]\(7),
      R => SR(0)
    );
\sig_ip2bus_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \s_axi_rdata_i_reg[31]\(6),
      R => SR(0)
    );
\sig_ip2bus_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \s_axi_rdata_i_reg[31]\(5),
      R => SR(0)
    );
\sig_ip2bus_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \s_axi_rdata_i_reg[31]\(4),
      R => SR(0)
    );
\sig_ip2bus_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \s_axi_rdata_i_reg[31]\(3),
      R => SR(0)
    );
\sig_ip2bus_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \s_axi_rdata_i_reg[31]\(2),
      R => SR(0)
    );
\sig_ip2bus_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(2),
      Q => \s_axi_rdata_i_reg[31]\(29),
      R => SR(0)
    );
\sig_ip2bus_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(30),
      Q => \s_axi_rdata_i_reg[31]\(1),
      R => SR(0)
    );
\sig_ip2bus_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(31),
      Q => \s_axi_rdata_i_reg[31]\(0),
      R => SR(0)
    );
\sig_ip2bus_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(20),
      Q => \s_axi_rdata_i_reg[31]\(28),
      R => SR(0)
    );
\sig_ip2bus_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(19),
      Q => \s_axi_rdata_i_reg[31]\(27),
      R => SR(0)
    );
\sig_ip2bus_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(5),
      Q => \s_axi_rdata_i_reg[31]\(26),
      R => SR(0)
    );
\sig_ip2bus_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(18),
      Q => \s_axi_rdata_i_reg[31]\(25),
      R => SR(0)
    );
\sig_ip2bus_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(7),
      Q => \s_axi_rdata_i_reg[31]\(24),
      R => SR(0)
    );
\sig_ip2bus_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(8),
      Q => \s_axi_rdata_i_reg[31]\(23),
      R => SR(0)
    );
\sig_ip2bus_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(17),
      Q => \s_axi_rdata_i_reg[31]\(22),
      R => SR(0)
    );
sig_rd_rlen_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_rd_rlen,
      Q => sig_rd_rlen_reg_n_0,
      R => SR(0)
    );
\sig_register_array[0][1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => s_axi_wdata(1),
      I2 => s_axi_wdata(2),
      I3 => s_axi_wdata(3),
      O => \sig_register_array_reg[0][1]_0\
    );
\sig_register_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][0]_0\,
      Q => \^sig_ip2bus_data_reg[0]_0\,
      R => SS(0)
    );
\sig_register_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][11]_2\,
      Q => \^sig_register_array_reg[0][11]_0\,
      R => SS(0)
    );
\sig_register_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][12]_2\,
      Q => \^sig_register_array_reg[0][12]_0\,
      R => SS(0)
    );
\sig_register_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\,
      Q => \^sig_ip2bus_data_reg[1]_0\,
      R => SS(0)
    );
\sig_register_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0\,
      Q => \^sig_ip2bus_data_reg[2]_0\,
      R => SS(0)
    );
\sig_register_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][5]_1\,
      Q => \^sig_ip2bus_data_reg[5]_0\,
      R => SS(0)
    );
\sig_register_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      Q => \^sig_ip2bus_data_reg[7]_0\,
      R => SS(0)
    );
\sig_register_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][8]_0\,
      Q => \^sig_ip2bus_data_reg[8]_0\,
      R => SS(0)
    );
\sig_register_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(12),
      Q => \sig_register_array_reg_n_0_[1][0]\,
      R => SS(0)
    );
\sig_register_array_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(2),
      Q => \sig_register_array_reg_n_0_[1][10]\,
      R => SS(0)
    );
\sig_register_array_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(1),
      Q => \^sig_ip2bus_data_reg[3]_0\(1),
      R => SS(0)
    );
\sig_register_array_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(0),
      Q => \^sig_ip2bus_data_reg[3]_0\(0),
      R => SS(0)
    );
\sig_register_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(11),
      Q => \sig_register_array_reg_n_0_[1][1]\,
      R => SS(0)
    );
\sig_register_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(10),
      Q => \sig_register_array_reg_n_0_[1][2]\,
      R => SS(0)
    );
\sig_register_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(9),
      Q => \^sig_ip2bus_data_reg[3]_0\(5),
      R => SS(0)
    );
\sig_register_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(8),
      Q => \^sig_ip2bus_data_reg[3]_0\(4),
      R => SS(0)
    );
\sig_register_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(7),
      Q => \sig_register_array_reg_n_0_[1][5]\,
      R => SS(0)
    );
\sig_register_array_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(6),
      Q => \^sig_ip2bus_data_reg[3]_0\(3),
      R => SS(0)
    );
\sig_register_array_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(5),
      Q => \sig_register_array_reg_n_0_[1][7]\,
      R => SS(0)
    );
\sig_register_array_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(4),
      Q => \sig_register_array_reg_n_0_[1][8]\,
      R => SS(0)
    );
\sig_register_array_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_0(3),
      Q => \^sig_ip2bus_data_reg[3]_0\(2),
      R => SS(0)
    );
sig_rx_channel_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\,
      Q => \^gc1.count_d2_reg[8]_rep__0\,
      R => SS(0)
    );
sig_str_rst_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => s_axi_wdata(2),
      I2 => s_axi_wdata(1),
      I3 => s_axi_wdata(0),
      I4 => \^sig_str_rst_reg_1\,
      O => sig_str_rst_reg_0
    );
sig_str_rst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ipic_state\,
      I1 => sig_Bus2IP_CS,
      O => IP2Bus_Error1_in
    );
sig_str_rst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => s_axi_wdata(4),
      I2 => s_axi_wdata(7),
      I3 => s_axi_wdata(6),
      O => \^sig_str_rst_reg_1\
    );
sig_str_rst_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      Q => Axi_Str_TxD_AReset,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s is
  port (
    interrupt : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi4_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_awlock : in STD_LOGIC;
    s_axi4_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    s_axi4_awready : out STD_LOGIC;
    s_axi4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_wlast : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_wready : out STD_LOGIC;
    s_axi4_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_bvalid : out STD_LOGIC;
    s_axi4_bready : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_arlock : in STD_LOGIC;
    s_axi4_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_rlast : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    axi_str_txd_tlast : out STD_LOGIC;
    axi_str_txd_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txd_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    axi_str_txc_tvalid : out STD_LOGIC;
    axi_str_txc_tready : in STD_LOGIC;
    axi_str_txc_tlast : out STD_LOGIC;
    axi_str_txc_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txc_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txc_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txc_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txc_tid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txc_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_rxd_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_rxd_tid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_rxd_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_AXI4_BASEADDR : integer;
  attribute C_AXI4_BASEADDR of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 1078263808;
  attribute C_AXI4_HIGHADDR : integer;
  attribute C_AXI4_HIGHADDR of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 1078329343;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 4;
  attribute C_BASEADDR : integer;
  attribute C_BASEADDR of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 1078198272;
  attribute C_DATA_INTERFACE_TYPE : integer;
  attribute C_DATA_INTERFACE_TYPE of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is "zynq";
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 0;
  attribute C_HIGHADDR : integer;
  attribute C_HIGHADDR of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 1078263807;
  attribute C_RX_FIFO_DEPTH : integer;
  attribute C_RX_FIFO_DEPTH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 32768;
  attribute C_RX_FIFO_PE_THRESHOLD : integer;
  attribute C_RX_FIFO_PE_THRESHOLD of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 2;
  attribute C_RX_FIFO_PF_THRESHOLD : integer;
  attribute C_RX_FIFO_PF_THRESHOLD of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 507;
  attribute C_S_AXI4_DATA_WIDTH : integer;
  attribute C_S_AXI4_DATA_WIDTH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 32;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 12;
  attribute C_TX_FIFO_DEPTH : integer;
  attribute C_TX_FIFO_DEPTH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 512;
  attribute C_TX_FIFO_PE_THRESHOLD : integer;
  attribute C_TX_FIFO_PE_THRESHOLD of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 2;
  attribute C_TX_FIFO_PF_THRESHOLD : integer;
  attribute C_TX_FIFO_PF_THRESHOLD of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 507;
  attribute C_USE_RX_CUT_THROUGH : integer;
  attribute C_USE_RX_CUT_THROUGH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 0;
  attribute C_USE_RX_DATA : integer;
  attribute C_USE_RX_DATA of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 1;
  attribute C_USE_TX_CTRL : integer;
  attribute C_USE_TX_CTRL of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 0;
  attribute C_USE_TX_CUT_THROUGH : integer;
  attribute C_USE_TX_CUT_THROUGH of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 0;
  attribute C_USE_TX_DATA : integer;
  attribute C_USE_TX_DATA of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s : entity is "axi_fifo_mm_s";
end red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_10 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_11 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_31 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_4 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_5 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_54 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_55 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_56 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_58 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_59 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_6 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_60 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_61 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_62 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_63 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_64 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_65 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_66 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_67 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_68 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_7 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_8 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_9 : STD_LOGIC;
  signal COMP_IPIF_n_10 : STD_LOGIC;
  signal COMP_IPIF_n_11 : STD_LOGIC;
  signal COMP_IPIF_n_12 : STD_LOGIC;
  signal COMP_IPIF_n_13 : STD_LOGIC;
  signal COMP_IPIF_n_14 : STD_LOGIC;
  signal COMP_IPIF_n_15 : STD_LOGIC;
  signal COMP_IPIF_n_16 : STD_LOGIC;
  signal COMP_IPIF_n_17 : STD_LOGIC;
  signal COMP_IPIF_n_18 : STD_LOGIC;
  signal COMP_IPIF_n_19 : STD_LOGIC;
  signal COMP_IPIF_n_42 : STD_LOGIC;
  signal COMP_IPIF_n_43 : STD_LOGIC;
  signal COMP_IPIF_n_44 : STD_LOGIC;
  signal COMP_IPIF_n_58 : STD_LOGIC;
  signal COMP_IPIF_n_6 : STD_LOGIC;
  signal COMP_IPIF_n_8 : STD_LOGIC;
  signal COMP_IPIF_n_9 : STD_LOGIC;
  signal IP2Bus_Error : STD_LOGIC;
  signal IP2Bus_Error1_in : STD_LOGIC;
  signal IPIC_STATE : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/start2\ : STD_LOGIC;
  signal axi4_rvalid_int : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_8\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_9\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal p_6_out : STD_LOGIC_VECTOR ( 32 to 32 );
  signal p_7_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_wready\ : STD_LOGIC;
  signal sig_Bus2IP_CS : STD_LOGIC;
  signal sig_Bus2IP_Reset : STD_LOGIC;
  signal sig_IP2Bus_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal sig_IP2Bus_Error : STD_LOGIC;
  signal \^sig_ip2bus_data\ : STD_LOGIC_VECTOR ( 3 to 29 );
  signal sig_rd_rlen : STD_LOGIC;
  signal \sig_register_array[1]_0\ : STD_LOGIC_VECTOR ( 0 to 12 );
  signal sig_rxd_reset : STD_LOGIC;
begin
  axi_str_txc_tdata(31) <= \<const0>\;
  axi_str_txc_tdata(30) <= \<const0>\;
  axi_str_txc_tdata(29) <= \<const0>\;
  axi_str_txc_tdata(28) <= \<const0>\;
  axi_str_txc_tdata(27) <= \<const0>\;
  axi_str_txc_tdata(26) <= \<const0>\;
  axi_str_txc_tdata(25) <= \<const0>\;
  axi_str_txc_tdata(24) <= \<const0>\;
  axi_str_txc_tdata(23) <= \<const0>\;
  axi_str_txc_tdata(22) <= \<const0>\;
  axi_str_txc_tdata(21) <= \<const0>\;
  axi_str_txc_tdata(20) <= \<const0>\;
  axi_str_txc_tdata(19) <= \<const0>\;
  axi_str_txc_tdata(18) <= \<const0>\;
  axi_str_txc_tdata(17) <= \<const0>\;
  axi_str_txc_tdata(16) <= \<const0>\;
  axi_str_txc_tdata(15) <= \<const0>\;
  axi_str_txc_tdata(14) <= \<const0>\;
  axi_str_txc_tdata(13) <= \<const0>\;
  axi_str_txc_tdata(12) <= \<const0>\;
  axi_str_txc_tdata(11) <= \<const0>\;
  axi_str_txc_tdata(10) <= \<const0>\;
  axi_str_txc_tdata(9) <= \<const0>\;
  axi_str_txc_tdata(8) <= \<const0>\;
  axi_str_txc_tdata(7) <= \<const0>\;
  axi_str_txc_tdata(6) <= \<const0>\;
  axi_str_txc_tdata(5) <= \<const0>\;
  axi_str_txc_tdata(4) <= \<const0>\;
  axi_str_txc_tdata(3) <= \<const0>\;
  axi_str_txc_tdata(2) <= \<const0>\;
  axi_str_txc_tdata(1) <= \<const0>\;
  axi_str_txc_tdata(0) <= \<const0>\;
  axi_str_txc_tdest(3) <= \<const0>\;
  axi_str_txc_tdest(2) <= \<const0>\;
  axi_str_txc_tdest(1) <= \<const0>\;
  axi_str_txc_tdest(0) <= \<const0>\;
  axi_str_txc_tid(3) <= \<const0>\;
  axi_str_txc_tid(2) <= \<const0>\;
  axi_str_txc_tid(1) <= \<const0>\;
  axi_str_txc_tid(0) <= \<const0>\;
  axi_str_txc_tkeep(3) <= \<const1>\;
  axi_str_txc_tkeep(2) <= \<const1>\;
  axi_str_txc_tkeep(1) <= \<const1>\;
  axi_str_txc_tkeep(0) <= \<const1>\;
  axi_str_txc_tlast <= \<const0>\;
  axi_str_txc_tstrb(3) <= \<const0>\;
  axi_str_txc_tstrb(2) <= \<const0>\;
  axi_str_txc_tstrb(1) <= \<const0>\;
  axi_str_txc_tstrb(0) <= \<const0>\;
  axi_str_txc_tuser(3) <= \<const0>\;
  axi_str_txc_tuser(2) <= \<const0>\;
  axi_str_txc_tuser(1) <= \<const0>\;
  axi_str_txc_tuser(0) <= \<const0>\;
  axi_str_txc_tvalid <= \<const0>\;
  axi_str_txd_tdata(31) <= \<const0>\;
  axi_str_txd_tdata(30) <= \<const0>\;
  axi_str_txd_tdata(29) <= \<const0>\;
  axi_str_txd_tdata(28) <= \<const0>\;
  axi_str_txd_tdata(27) <= \<const0>\;
  axi_str_txd_tdata(26) <= \<const0>\;
  axi_str_txd_tdata(25) <= \<const0>\;
  axi_str_txd_tdata(24) <= \<const0>\;
  axi_str_txd_tdata(23) <= \<const0>\;
  axi_str_txd_tdata(22) <= \<const0>\;
  axi_str_txd_tdata(21) <= \<const0>\;
  axi_str_txd_tdata(20) <= \<const0>\;
  axi_str_txd_tdata(19) <= \<const0>\;
  axi_str_txd_tdata(18) <= \<const0>\;
  axi_str_txd_tdata(17) <= \<const0>\;
  axi_str_txd_tdata(16) <= \<const0>\;
  axi_str_txd_tdata(15) <= \<const0>\;
  axi_str_txd_tdata(14) <= \<const0>\;
  axi_str_txd_tdata(13) <= \<const0>\;
  axi_str_txd_tdata(12) <= \<const0>\;
  axi_str_txd_tdata(11) <= \<const0>\;
  axi_str_txd_tdata(10) <= \<const0>\;
  axi_str_txd_tdata(9) <= \<const0>\;
  axi_str_txd_tdata(8) <= \<const0>\;
  axi_str_txd_tdata(7) <= \<const0>\;
  axi_str_txd_tdata(6) <= \<const0>\;
  axi_str_txd_tdata(5) <= \<const0>\;
  axi_str_txd_tdata(4) <= \<const0>\;
  axi_str_txd_tdata(3) <= \<const0>\;
  axi_str_txd_tdata(2) <= \<const0>\;
  axi_str_txd_tdata(1) <= \<const0>\;
  axi_str_txd_tdata(0) <= \<const0>\;
  axi_str_txd_tdest(3) <= \<const0>\;
  axi_str_txd_tdest(2) <= \<const0>\;
  axi_str_txd_tdest(1) <= \<const0>\;
  axi_str_txd_tdest(0) <= \<const0>\;
  axi_str_txd_tid(3) <= \<const0>\;
  axi_str_txd_tid(2) <= \<const0>\;
  axi_str_txd_tid(1) <= \<const0>\;
  axi_str_txd_tid(0) <= \<const0>\;
  axi_str_txd_tkeep(3) <= \<const1>\;
  axi_str_txd_tkeep(2) <= \<const1>\;
  axi_str_txd_tkeep(1) <= \<const1>\;
  axi_str_txd_tkeep(0) <= \<const1>\;
  axi_str_txd_tlast <= \<const0>\;
  axi_str_txd_tstrb(3) <= \<const0>\;
  axi_str_txd_tstrb(2) <= \<const0>\;
  axi_str_txd_tstrb(1) <= \<const0>\;
  axi_str_txd_tstrb(0) <= \<const0>\;
  axi_str_txd_tuser(3) <= \<const0>\;
  axi_str_txd_tuser(2) <= \<const0>\;
  axi_str_txd_tuser(1) <= \<const0>\;
  axi_str_txd_tuser(0) <= \<const0>\;
  axi_str_txd_tvalid <= \<const0>\;
  mm2s_cntrl_reset_out_n <= \<const1>\;
  s_axi4_bresp(1) <= \<const0>\;
  s_axi4_bresp(0) <= \<const0>\;
  s_axi4_rresp(1) <= \<const0>\;
  s_axi4_rresp(0) <= \<const0>\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_wready\;
  s_axi_bresp(1) <= \^s_axi_bresp\(1);
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \^s_axi_rresp\(1);
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_wready\;
COMP_IPIC2AXI_S: entity work.red_pitaya_ps_1_data_fifo_0_ipic2axi_s
     port map (
      Bus_RNW_reg_reg => COMP_IPIF_n_44,
      Bus_RNW_reg_reg_0(12) => \sig_register_array[1]_0\(0),
      Bus_RNW_reg_reg_0(11) => \sig_register_array[1]_0\(1),
      Bus_RNW_reg_reg_0(10) => \sig_register_array[1]_0\(2),
      Bus_RNW_reg_reg_0(9) => \sig_register_array[1]_0\(3),
      Bus_RNW_reg_reg_0(8) => \sig_register_array[1]_0\(4),
      Bus_RNW_reg_reg_0(7) => \sig_register_array[1]_0\(5),
      Bus_RNW_reg_reg_0(6) => \sig_register_array[1]_0\(6),
      Bus_RNW_reg_reg_0(5) => \sig_register_array[1]_0\(7),
      Bus_RNW_reg_reg_0(4) => \sig_register_array[1]_0\(8),
      Bus_RNW_reg_reg_0(3) => \sig_register_array[1]_0\(9),
      Bus_RNW_reg_reg_0(2) => \sig_register_array[1]_0\(10),
      Bus_RNW_reg_reg_0(1) => \sig_register_array[1]_0\(11),
      Bus_RNW_reg_reg_0(0) => \sig_register_array[1]_0\(12),
      D(20) => \^sig_ip2bus_data\(3),
      D(19) => \^sig_ip2bus_data\(4),
      D(18) => \^sig_ip2bus_data\(6),
      D(17) => \^sig_ip2bus_data\(9),
      D(16) => \^sig_ip2bus_data\(11),
      D(15) => \^sig_ip2bus_data\(12),
      D(14) => \^sig_ip2bus_data\(13),
      D(13) => \^sig_ip2bus_data\(16),
      D(12) => \^sig_ip2bus_data\(17),
      D(11) => \^sig_ip2bus_data\(18),
      D(10) => \^sig_ip2bus_data\(19),
      D(9) => \^sig_ip2bus_data\(20),
      D(8) => \^sig_ip2bus_data\(21),
      D(7) => \^sig_ip2bus_data\(22),
      D(6) => \^sig_ip2bus_data\(23),
      D(5) => \^sig_ip2bus_data\(24),
      D(4) => \^sig_ip2bus_data\(25),
      D(3) => \^sig_ip2bus_data\(26),
      D(2) => \^sig_ip2bus_data\(27),
      D(1) => \^sig_ip2bus_data\(28),
      D(0) => \^sig_ip2bus_data\(29),
      E(0) => COMP_IPIF_n_16,
      \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\ => COMP_IPIF_n_8,
      \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0\ => COMP_IPIF_n_9,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => COMP_IPIF_n_58,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => COMP_IPIF_n_11,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_1\ => COMP_IPIF_n_42,
      \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\ => COMP_IPIF_n_43,
      IP2Bus_Error => IP2Bus_Error,
      IP2Bus_Error1_in => IP2Bus_Error1_in,
      IPIC_STATE => IPIC_STATE,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]\ => COMP_IPIC2AXI_S_n_68,
      \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0\ => COMP_IPIF_n_17,
      Q(16 downto 14) => p_4_out(20 downto 18),
      Q(13 downto 0) => p_4_out(15 downto 2),
      SR(0) => COMP_IPIF_n_15,
      SS(0) => sig_Bus2IP_Reset,
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      bus2ip_rnw_i_reg => COMP_IPIF_n_19,
      bus2ip_rnw_i_reg_0 => COMP_IPIF_n_18,
      cs_ce_clr => \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\,
      \gaxi_full_sm.r_valid_r1_reg\ => axi4_rvalid_int,
      \gc1.count_d2_reg[8]_rep__0\ => COMP_IPIC2AXI_S_n_31,
      interrupt => interrupt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      \out\ => p_3_out,
      p_6_out(0) => p_6_out(32),
      p_7_out(15 downto 0) => p_7_out(15 downto 0),
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rready => s_axi4_rready,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => \^s_axi_arready\,
      \s_axi_rdata_i_reg[31]\(31) => sig_IP2Bus_Data(0),
      \s_axi_rdata_i_reg[31]\(30) => sig_IP2Bus_Data(1),
      \s_axi_rdata_i_reg[31]\(29) => sig_IP2Bus_Data(2),
      \s_axi_rdata_i_reg[31]\(28) => sig_IP2Bus_Data(3),
      \s_axi_rdata_i_reg[31]\(27) => sig_IP2Bus_Data(4),
      \s_axi_rdata_i_reg[31]\(26) => sig_IP2Bus_Data(5),
      \s_axi_rdata_i_reg[31]\(25) => sig_IP2Bus_Data(6),
      \s_axi_rdata_i_reg[31]\(24) => sig_IP2Bus_Data(7),
      \s_axi_rdata_i_reg[31]\(23) => sig_IP2Bus_Data(8),
      \s_axi_rdata_i_reg[31]\(22) => sig_IP2Bus_Data(9),
      \s_axi_rdata_i_reg[31]\(21) => sig_IP2Bus_Data(10),
      \s_axi_rdata_i_reg[31]\(20) => sig_IP2Bus_Data(11),
      \s_axi_rdata_i_reg[31]\(19) => sig_IP2Bus_Data(12),
      \s_axi_rdata_i_reg[31]\(18) => sig_IP2Bus_Data(13),
      \s_axi_rdata_i_reg[31]\(17) => sig_IP2Bus_Data(14),
      \s_axi_rdata_i_reg[31]\(16) => sig_IP2Bus_Data(15),
      \s_axi_rdata_i_reg[31]\(15) => sig_IP2Bus_Data(16),
      \s_axi_rdata_i_reg[31]\(14) => sig_IP2Bus_Data(17),
      \s_axi_rdata_i_reg[31]\(13) => sig_IP2Bus_Data(18),
      \s_axi_rdata_i_reg[31]\(12) => sig_IP2Bus_Data(19),
      \s_axi_rdata_i_reg[31]\(11) => sig_IP2Bus_Data(20),
      \s_axi_rdata_i_reg[31]\(10) => sig_IP2Bus_Data(21),
      \s_axi_rdata_i_reg[31]\(9) => sig_IP2Bus_Data(22),
      \s_axi_rdata_i_reg[31]\(8) => sig_IP2Bus_Data(23),
      \s_axi_rdata_i_reg[31]\(7) => sig_IP2Bus_Data(24),
      \s_axi_rdata_i_reg[31]\(6) => sig_IP2Bus_Data(25),
      \s_axi_rdata_i_reg[31]\(5) => sig_IP2Bus_Data(26),
      \s_axi_rdata_i_reg[31]\(4) => sig_IP2Bus_Data(27),
      \s_axi_rdata_i_reg[31]\(3) => sig_IP2Bus_Data(28),
      \s_axi_rdata_i_reg[31]\(2) => sig_IP2Bus_Data(29),
      \s_axi_rdata_i_reg[31]\(1) => sig_IP2Bus_Data(30),
      \s_axi_rdata_i_reg[31]\(0) => sig_IP2Bus_Data(31),
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      s_axi_wready => \^s_axi_wready\,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      sig_IP2Bus_Error => sig_IP2Bus_Error,
      \sig_ip2bus_data_reg[0]_0\ => COMP_IPIC2AXI_S_n_4,
      \sig_ip2bus_data_reg[1]_0\ => COMP_IPIC2AXI_S_n_5,
      \sig_ip2bus_data_reg[2]_0\ => COMP_IPIC2AXI_S_n_6,
      \sig_ip2bus_data_reg[3]_0\(5) => COMP_IPIC2AXI_S_n_58,
      \sig_ip2bus_data_reg[3]_0\(4) => COMP_IPIC2AXI_S_n_59,
      \sig_ip2bus_data_reg[3]_0\(3) => COMP_IPIC2AXI_S_n_60,
      \sig_ip2bus_data_reg[3]_0\(2) => COMP_IPIC2AXI_S_n_61,
      \sig_ip2bus_data_reg[3]_0\(1) => COMP_IPIC2AXI_S_n_62,
      \sig_ip2bus_data_reg[3]_0\(0) => COMP_IPIC2AXI_S_n_63,
      \sig_ip2bus_data_reg[5]_0\ => COMP_IPIC2AXI_S_n_7,
      \sig_ip2bus_data_reg[7]_0\ => COMP_IPIC2AXI_S_n_8,
      \sig_ip2bus_data_reg[8]_0\ => COMP_IPIC2AXI_S_n_9,
      sig_rd_rlen => sig_rd_rlen,
      \sig_register_array_reg[0][0]_0\ => COMP_IPIF_n_6,
      \sig_register_array_reg[0][11]_0\ => COMP_IPIC2AXI_S_n_10,
      \sig_register_array_reg[0][11]_1\ => COMP_IPIC2AXI_S_n_66,
      \sig_register_array_reg[0][11]_2\ => COMP_IPIF_n_13,
      \sig_register_array_reg[0][12]_0\ => COMP_IPIC2AXI_S_n_11,
      \sig_register_array_reg[0][12]_1\ => COMP_IPIC2AXI_S_n_67,
      \sig_register_array_reg[0][12]_2\ => COMP_IPIF_n_14,
      \sig_register_array_reg[0][1]_0\ => COMP_IPIC2AXI_S_n_56,
      \sig_register_array_reg[0][2]_0\ => COMP_IPIC2AXI_S_n_64,
      \sig_register_array_reg[0][5]_0\ => COMP_IPIC2AXI_S_n_65,
      \sig_register_array_reg[0][5]_1\ => COMP_IPIF_n_10,
      \sig_register_array_reg[0][8]_0\ => COMP_IPIF_n_12,
      sig_rxd_reset => sig_rxd_reset,
      sig_str_rst_reg_0 => COMP_IPIC2AXI_S_n_54,
      sig_str_rst_reg_1 => COMP_IPIC2AXI_S_n_55,
      start2 => \I_SLAVE_ATTACHMENT/start2\
    );
COMP_IPIF: entity work.red_pitaya_ps_1_data_fifo_0_axi_lite_ipif
     port map (
      D(20) => \^sig_ip2bus_data\(3),
      D(19) => \^sig_ip2bus_data\(4),
      D(18) => \^sig_ip2bus_data\(6),
      D(17) => \^sig_ip2bus_data\(9),
      D(16) => \^sig_ip2bus_data\(11),
      D(15) => \^sig_ip2bus_data\(12),
      D(14) => \^sig_ip2bus_data\(13),
      D(13) => \^sig_ip2bus_data\(16),
      D(12) => \^sig_ip2bus_data\(17),
      D(11) => \^sig_ip2bus_data\(18),
      D(10) => \^sig_ip2bus_data\(19),
      D(9) => \^sig_ip2bus_data\(20),
      D(8) => \^sig_ip2bus_data\(21),
      D(7) => \^sig_ip2bus_data\(22),
      D(6) => \^sig_ip2bus_data\(23),
      D(5) => \^sig_ip2bus_data\(24),
      D(4) => \^sig_ip2bus_data\(25),
      D(3) => \^sig_ip2bus_data\(26),
      D(2) => \^sig_ip2bus_data\(27),
      D(1) => \^sig_ip2bus_data\(28),
      D(0) => \^sig_ip2bus_data\(29),
      E(0) => COMP_IPIF_n_16,
      IP2Bus_Error => IP2Bus_Error,
      IP2Bus_Error1_in => IP2Bus_Error1_in,
      IP2Bus_RdAck_reg => COMP_IPIF_n_18,
      IP2Bus_WrAck_reg => COMP_IPIF_n_19,
      IP2Bus_WrAck_reg_0 => COMP_IPIC2AXI_S_n_68,
      IPIC_STATE => IPIC_STATE,
      Q(16 downto 14) => p_4_out(20 downto 18),
      Q(13 downto 0) => p_4_out(15 downto 2),
      SR(0) => COMP_IPIF_n_15,
      SS(0) => sig_Bus2IP_Reset,
      \count_reg[5]\ => COMP_IPIC2AXI_S_n_64,
      cs_ce_clr => \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\,
      \gaxi_full_sm.r_valid_r1_reg\ => \gaxif.COMP_AXI4_n_9\,
      \gaxi_full_sm.r_valid_r1_reg_0\ => \gaxif.COMP_AXI4_n_8\,
      \gpes.prog_empty_i_reg\ => COMP_IPIC2AXI_S_n_67,
      \gpfs.prog_full_i_reg\ => COMP_IPIC2AXI_S_n_66,
      \grxd.rx_fg_len_empty_d1_reg\ => COMP_IPIC2AXI_S_n_65,
      \out\ => p_3_out,
      p_6_out(0) => p_6_out(32),
      p_7_out(15 downto 0) => p_7_out(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(5 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => \^s_axi_arready\,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(5 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(0) => \^s_axi_bresp\(1),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(0) => \^s_axi_rresp\(1),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(12 downto 0) => s_axi_wdata(31 downto 19),
      \s_axi_wdata[6]_0\ => COMP_IPIC2AXI_S_n_55,
      s_axi_wdata_3_sp_1 => COMP_IPIC2AXI_S_n_56,
      s_axi_wdata_6_sp_1 => COMP_IPIC2AXI_S_n_54,
      s_axi_wready => \^s_axi_wready\,
      s_axi_wvalid => s_axi_wvalid,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      sig_IP2Bus_Error => sig_IP2Bus_Error,
      \sig_ip2bus_data_reg[0]\(31) => sig_IP2Bus_Data(0),
      \sig_ip2bus_data_reg[0]\(30) => sig_IP2Bus_Data(1),
      \sig_ip2bus_data_reg[0]\(29) => sig_IP2Bus_Data(2),
      \sig_ip2bus_data_reg[0]\(28) => sig_IP2Bus_Data(3),
      \sig_ip2bus_data_reg[0]\(27) => sig_IP2Bus_Data(4),
      \sig_ip2bus_data_reg[0]\(26) => sig_IP2Bus_Data(5),
      \sig_ip2bus_data_reg[0]\(25) => sig_IP2Bus_Data(6),
      \sig_ip2bus_data_reg[0]\(24) => sig_IP2Bus_Data(7),
      \sig_ip2bus_data_reg[0]\(23) => sig_IP2Bus_Data(8),
      \sig_ip2bus_data_reg[0]\(22) => sig_IP2Bus_Data(9),
      \sig_ip2bus_data_reg[0]\(21) => sig_IP2Bus_Data(10),
      \sig_ip2bus_data_reg[0]\(20) => sig_IP2Bus_Data(11),
      \sig_ip2bus_data_reg[0]\(19) => sig_IP2Bus_Data(12),
      \sig_ip2bus_data_reg[0]\(18) => sig_IP2Bus_Data(13),
      \sig_ip2bus_data_reg[0]\(17) => sig_IP2Bus_Data(14),
      \sig_ip2bus_data_reg[0]\(16) => sig_IP2Bus_Data(15),
      \sig_ip2bus_data_reg[0]\(15) => sig_IP2Bus_Data(16),
      \sig_ip2bus_data_reg[0]\(14) => sig_IP2Bus_Data(17),
      \sig_ip2bus_data_reg[0]\(13) => sig_IP2Bus_Data(18),
      \sig_ip2bus_data_reg[0]\(12) => sig_IP2Bus_Data(19),
      \sig_ip2bus_data_reg[0]\(11) => sig_IP2Bus_Data(20),
      \sig_ip2bus_data_reg[0]\(10) => sig_IP2Bus_Data(21),
      \sig_ip2bus_data_reg[0]\(9) => sig_IP2Bus_Data(22),
      \sig_ip2bus_data_reg[0]\(8) => sig_IP2Bus_Data(23),
      \sig_ip2bus_data_reg[0]\(7) => sig_IP2Bus_Data(24),
      \sig_ip2bus_data_reg[0]\(6) => sig_IP2Bus_Data(25),
      \sig_ip2bus_data_reg[0]\(5) => sig_IP2Bus_Data(26),
      \sig_ip2bus_data_reg[0]\(4) => sig_IP2Bus_Data(27),
      \sig_ip2bus_data_reg[0]\(3) => sig_IP2Bus_Data(28),
      \sig_ip2bus_data_reg[0]\(2) => sig_IP2Bus_Data(29),
      \sig_ip2bus_data_reg[0]\(1) => sig_IP2Bus_Data(30),
      \sig_ip2bus_data_reg[0]\(0) => sig_IP2Bus_Data(31),
      \sig_ip2bus_data_reg[11]\ => COMP_IPIF_n_42,
      \sig_ip2bus_data_reg[11]_0\ => COMP_IPIF_n_43,
      \sig_ip2bus_data_reg[16]\ => COMP_IPIF_n_44,
      sig_rd_rlen => sig_rd_rlen,
      \sig_register_array_reg[0][0]\ => COMP_IPIF_n_6,
      \sig_register_array_reg[0][0]_0\ => COMP_IPIC2AXI_S_n_4,
      \sig_register_array_reg[0][11]\ => COMP_IPIF_n_13,
      \sig_register_array_reg[0][11]_0\ => COMP_IPIC2AXI_S_n_10,
      \sig_register_array_reg[0][12]\ => COMP_IPIF_n_14,
      \sig_register_array_reg[0][12]_0\ => COMP_IPIC2AXI_S_n_11,
      \sig_register_array_reg[0][1]\ => COMP_IPIF_n_8,
      \sig_register_array_reg[0][1]_0\ => COMP_IPIC2AXI_S_n_5,
      \sig_register_array_reg[0][2]\ => COMP_IPIF_n_9,
      \sig_register_array_reg[0][2]_0\ => COMP_IPIC2AXI_S_n_6,
      \sig_register_array_reg[0][5]\ => COMP_IPIF_n_10,
      \sig_register_array_reg[0][5]_0\ => COMP_IPIC2AXI_S_n_7,
      \sig_register_array_reg[0][7]\ => COMP_IPIF_n_11,
      \sig_register_array_reg[0][7]_0\ => COMP_IPIC2AXI_S_n_8,
      \sig_register_array_reg[0][8]\ => COMP_IPIF_n_12,
      \sig_register_array_reg[0][8]_0\ => COMP_IPIC2AXI_S_n_9,
      \sig_register_array_reg[1][0]\(12) => \sig_register_array[1]_0\(0),
      \sig_register_array_reg[1][0]\(11) => \sig_register_array[1]_0\(1),
      \sig_register_array_reg[1][0]\(10) => \sig_register_array[1]_0\(2),
      \sig_register_array_reg[1][0]\(9) => \sig_register_array[1]_0\(3),
      \sig_register_array_reg[1][0]\(8) => \sig_register_array[1]_0\(4),
      \sig_register_array_reg[1][0]\(7) => \sig_register_array[1]_0\(5),
      \sig_register_array_reg[1][0]\(6) => \sig_register_array[1]_0\(6),
      \sig_register_array_reg[1][0]\(5) => \sig_register_array[1]_0\(7),
      \sig_register_array_reg[1][0]\(4) => \sig_register_array[1]_0\(8),
      \sig_register_array_reg[1][0]\(3) => \sig_register_array[1]_0\(9),
      \sig_register_array_reg[1][0]\(2) => \sig_register_array[1]_0\(10),
      \sig_register_array_reg[1][0]\(1) => \sig_register_array[1]_0\(11),
      \sig_register_array_reg[1][0]\(0) => \sig_register_array[1]_0\(12),
      \sig_register_array_reg[1][3]\(5) => COMP_IPIC2AXI_S_n_58,
      \sig_register_array_reg[1][3]\(4) => COMP_IPIC2AXI_S_n_59,
      \sig_register_array_reg[1][3]\(3) => COMP_IPIC2AXI_S_n_60,
      \sig_register_array_reg[1][3]\(2) => COMP_IPIC2AXI_S_n_61,
      \sig_register_array_reg[1][3]\(1) => COMP_IPIC2AXI_S_n_62,
      \sig_register_array_reg[1][3]\(0) => COMP_IPIC2AXI_S_n_63,
      sig_rx_channel_reset_reg => COMP_IPIF_n_17,
      sig_rx_channel_reset_reg_0 => COMP_IPIC2AXI_S_n_31,
      sig_rxd_reset => sig_rxd_reset,
      sig_str_rst_reg => COMP_IPIF_n_58,
      start2 => \I_SLAVE_ATTACHMENT/start2\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gaxif.COMP_AXI4\: entity work.red_pitaya_ps_1_data_fifo_0_axi_wrapper
     port map (
      SS(0) => sig_Bus2IP_Reset,
      \gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]\ => s_axi4_bvalid,
      \out\ => axi4_rvalid_int,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      s_axi4_arid(11 downto 0) => s_axi4_arid(11 downto 0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arready => s_axi4_arready,
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awid(11 downto 0) => s_axi4_awid(11 downto 0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bid(11 downto 0) => s_axi4_bid(11 downto 0),
      s_axi4_bready => s_axi4_bready,
      s_axi4_rid(11 downto 0) => s_axi4_rid(11 downto 0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][1]\ => \gaxif.COMP_AXI4_n_8\,
      \sig_register_array_reg[0][2]\ => \gaxif.COMP_AXI4_n_9\,
      sig_rx_channel_reset_reg => COMP_IPIC2AXI_S_n_31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity red_pitaya_ps_1_data_fifo_0 is
  port (
    interrupt : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_arlock : in STD_LOGIC;
    s_axi4_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_rlast : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of red_pitaya_ps_1_data_fifo_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of red_pitaya_ps_1_data_fifo_0 : entity is "red_pitaya_ps_1_data_fifo_0,axi_fifo_mm_s,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of red_pitaya_ps_1_data_fifo_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of red_pitaya_ps_1_data_fifo_0 : entity is "axi_fifo_mm_s,Vivado 2017.4";
end red_pitaya_ps_1_data_fifo_0;

architecture STRUCTURE of red_pitaya_ps_1_data_fifo_0 is
  signal NLW_U0_axi_str_txc_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txc_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txd_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txd_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi4_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi4_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi4_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txc_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_axi_str_txc_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txc_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txc_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txc_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txc_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_axi_str_txd_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi4_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi4_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_AXI4_BASEADDR : integer;
  attribute C_AXI4_BASEADDR of U0 : label is 1078263808;
  attribute C_AXI4_HIGHADDR : integer;
  attribute C_AXI4_HIGHADDR of U0 : label is 1078329343;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_BASEADDR : integer;
  attribute C_BASEADDR of U0 : label is 1078198272;
  attribute C_DATA_INTERFACE_TYPE : integer;
  attribute C_DATA_INTERFACE_TYPE of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HIGHADDR : integer;
  attribute C_HIGHADDR of U0 : label is 1078263807;
  attribute C_RX_FIFO_DEPTH : integer;
  attribute C_RX_FIFO_DEPTH of U0 : label is 32768;
  attribute C_RX_FIFO_PE_THRESHOLD : integer;
  attribute C_RX_FIFO_PE_THRESHOLD of U0 : label is 2;
  attribute C_RX_FIFO_PF_THRESHOLD : integer;
  attribute C_RX_FIFO_PF_THRESHOLD of U0 : label is 507;
  attribute C_S_AXI4_DATA_WIDTH : integer;
  attribute C_S_AXI4_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of U0 : label is 12;
  attribute C_TX_FIFO_DEPTH : integer;
  attribute C_TX_FIFO_DEPTH of U0 : label is 512;
  attribute C_TX_FIFO_PE_THRESHOLD : integer;
  attribute C_TX_FIFO_PE_THRESHOLD of U0 : label is 2;
  attribute C_TX_FIFO_PF_THRESHOLD : integer;
  attribute C_TX_FIFO_PF_THRESHOLD of U0 : label is 507;
  attribute C_USE_RX_CUT_THROUGH : integer;
  attribute C_USE_RX_CUT_THROUGH of U0 : label is 0;
  attribute C_USE_RX_DATA : integer;
  attribute C_USE_RX_DATA of U0 : label is 1;
  attribute C_USE_TX_CTRL : integer;
  attribute C_USE_TX_CTRL of U0 : label is 0;
  attribute C_USE_TX_CUT_THROUGH : integer;
  attribute C_USE_TX_CUT_THROUGH of U0 : label is 0;
  attribute C_USE_TX_DATA : integer;
  attribute C_USE_TX_DATA of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of axi_str_rxd_tlast : signal is "xilinx.com:interface:axis:1.0 AXI_STR_RXD TLAST";
  attribute x_interface_info of axi_str_rxd_tready : signal is "xilinx.com:interface:axis:1.0 AXI_STR_RXD TREADY";
  attribute x_interface_info of axi_str_rxd_tvalid : signal is "xilinx.com:interface:axis:1.0 AXI_STR_RXD TVALID";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_str_rxd_tvalid : signal is "XIL_INTERFACENAME AXI_STR_RXD, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN red_pitaya_ps_1_red_pitaya_ps_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute x_interface_info of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt_intf INTERRUPT";
  attribute x_interface_parameter of interrupt : signal is "XIL_INTERFACENAME interrupt_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s2mm_prmry_reset_out_n : signal is "xilinx.com:signal:reset:1.0 rst_axi_str_rxd RST";
  attribute x_interface_parameter of s2mm_prmry_reset_out_n : signal is "XIL_INTERFACENAME rst_axi_str_rxd, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s_axi4_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARLOCK";
  attribute x_interface_info of s_axi4_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARREADY";
  attribute x_interface_info of s_axi4_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARVALID";
  attribute x_interface_info of s_axi4_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL RLAST";
  attribute x_interface_info of s_axi4_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL RREADY";
  attribute x_interface_info of s_axi4_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL RVALID";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 aclk_s_axi CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME aclk_s_axi, ASSOCIATED_BUSIF S_AXI:S_AXI_FULL:AXI_STR_TXD:AXI_STR_TXC:AXI_STR_RXD, ASSOCIATED_RESET s_axi_aresetn:mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n:s2mm_prmry_reset_out_n, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN red_pitaya_ps_1_red_pitaya_ps_0_FCLK_CLK0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 rst_s_axi RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME rst_s_axi, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of axi_str_rxd_tdata : signal is "xilinx.com:interface:axis:1.0 AXI_STR_RXD TDATA";
  attribute x_interface_info of s_axi4_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARADDR";
  attribute x_interface_info of s_axi4_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARBURST";
  attribute x_interface_info of s_axi4_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARCACHE";
  attribute x_interface_info of s_axi4_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARID";
  attribute x_interface_parameter of s_axi4_arid : signal is "XIL_INTERFACENAME S_AXI_FULL, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 125000000, ID_WIDTH 12, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN red_pitaya_ps_1_red_pitaya_ps_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s_axi4_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARLEN";
  attribute x_interface_info of s_axi4_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARPROT";
  attribute x_interface_info of s_axi4_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL ARSIZE";
  attribute x_interface_info of s_axi4_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL RDATA";
  attribute x_interface_info of s_axi4_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL RID";
  attribute x_interface_info of s_axi4_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_FULL RRESP";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_parameter of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN red_pitaya_ps_1_red_pitaya_ps_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
U0: entity work.red_pitaya_ps_1_data_fifo_0_axi_fifo_mm_s
     port map (
      axi_str_rxd_tdata(31 downto 0) => axi_str_rxd_tdata(31 downto 0),
      axi_str_rxd_tdest(3 downto 0) => B"0000",
      axi_str_rxd_tid(3 downto 0) => B"0000",
      axi_str_rxd_tkeep(3 downto 0) => B"0000",
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tstrb(3 downto 0) => B"0000",
      axi_str_rxd_tuser(3 downto 0) => B"0000",
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      axi_str_txc_tdata(31 downto 0) => NLW_U0_axi_str_txc_tdata_UNCONNECTED(31 downto 0),
      axi_str_txc_tdest(3 downto 0) => NLW_U0_axi_str_txc_tdest_UNCONNECTED(3 downto 0),
      axi_str_txc_tid(3 downto 0) => NLW_U0_axi_str_txc_tid_UNCONNECTED(3 downto 0),
      axi_str_txc_tkeep(3 downto 0) => NLW_U0_axi_str_txc_tkeep_UNCONNECTED(3 downto 0),
      axi_str_txc_tlast => NLW_U0_axi_str_txc_tlast_UNCONNECTED,
      axi_str_txc_tready => '0',
      axi_str_txc_tstrb(3 downto 0) => NLW_U0_axi_str_txc_tstrb_UNCONNECTED(3 downto 0),
      axi_str_txc_tuser(3 downto 0) => NLW_U0_axi_str_txc_tuser_UNCONNECTED(3 downto 0),
      axi_str_txc_tvalid => NLW_U0_axi_str_txc_tvalid_UNCONNECTED,
      axi_str_txd_tdata(31 downto 0) => NLW_U0_axi_str_txd_tdata_UNCONNECTED(31 downto 0),
      axi_str_txd_tdest(3 downto 0) => NLW_U0_axi_str_txd_tdest_UNCONNECTED(3 downto 0),
      axi_str_txd_tid(3 downto 0) => NLW_U0_axi_str_txd_tid_UNCONNECTED(3 downto 0),
      axi_str_txd_tkeep(3 downto 0) => NLW_U0_axi_str_txd_tkeep_UNCONNECTED(3 downto 0),
      axi_str_txd_tlast => NLW_U0_axi_str_txd_tlast_UNCONNECTED,
      axi_str_txd_tready => '0',
      axi_str_txd_tstrb(3 downto 0) => NLW_U0_axi_str_txd_tstrb_UNCONNECTED(3 downto 0),
      axi_str_txd_tuser(3 downto 0) => NLW_U0_axi_str_txd_tuser_UNCONNECTED(3 downto 0),
      axi_str_txd_tvalid => NLW_U0_axi_str_txd_tvalid_UNCONNECTED,
      interrupt => interrupt,
      mm2s_cntrl_reset_out_n => NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      s_axi4_arburst(1 downto 0) => s_axi4_arburst(1 downto 0),
      s_axi4_arcache(3 downto 0) => s_axi4_arcache(3 downto 0),
      s_axi4_arid(11 downto 0) => s_axi4_arid(11 downto 0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arlock => s_axi4_arlock,
      s_axi4_arprot(2 downto 0) => s_axi4_arprot(2 downto 0),
      s_axi4_arready => s_axi4_arready,
      s_axi4_arsize(2 downto 0) => s_axi4_arsize(2 downto 0),
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi4_awburst(1 downto 0) => B"00",
      s_axi4_awcache(3 downto 0) => B"0000",
      s_axi4_awid(11 downto 0) => B"000000000000",
      s_axi4_awlen(7 downto 0) => B"00000000",
      s_axi4_awlock => '0',
      s_axi4_awprot(2 downto 0) => B"000",
      s_axi4_awready => NLW_U0_s_axi4_awready_UNCONNECTED,
      s_axi4_awsize(2 downto 0) => B"000",
      s_axi4_awvalid => '0',
      s_axi4_bid(11 downto 0) => NLW_U0_s_axi4_bid_UNCONNECTED(11 downto 0),
      s_axi4_bready => '0',
      s_axi4_bresp(1 downto 0) => NLW_U0_s_axi4_bresp_UNCONNECTED(1 downto 0),
      s_axi4_bvalid => NLW_U0_s_axi4_bvalid_UNCONNECTED,
      s_axi4_rdata(31 downto 0) => s_axi4_rdata(31 downto 0),
      s_axi4_rid(11 downto 0) => s_axi4_rid(11 downto 0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rresp(1 downto 0) => s_axi4_rresp(1 downto 0),
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi4_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi4_wlast => '0',
      s_axi4_wready => NLW_U0_s_axi4_wready_UNCONNECTED,
      s_axi4_wstrb(3 downto 0) => B"0000",
      s_axi4_wvalid => '0',
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
