#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 18 21:56:51 2021
# Process ID: 14172
# Current directory: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22600 D:\addam\Git\SDUP\zynq_fft_ip_core\module_sim\fft_module\fft_module.xpr
# Log file: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/vivado.log
# Journal file: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 675.121 ; gain = 68.789
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:66]
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:68]
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:70]
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:72]
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'cos' is not declared [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:55]
ERROR: [VRFC 10-2989] 'sin' is not declared [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:30]
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:32]
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:34]
WARNING: [VRFC 10-2221] DPI is deprecated in import/export declarations, use DPI-C instead [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:36]
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-4219] Only DPI-C is supported
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xsim.dir/butterfly_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 19 00:45:05 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 742.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = c9cb0000
x_input[0] = c9cb0000
input_reg[0] = c9cb0000
x_input[1] = 42cf0000
x_input[1] = d8a70000
input_reg[1] = d8a70000
x_input[2] = 781a0000
x_input[2] = 42cf0000
input_reg[2] = 42cf0000
x_input[3] = 0
x_input[3] = d010000
input_reg[3] = d010000
x_input[4] = d8a70000
x_input[4] = 781a0000
input_reg[4] = 781a0000
x_input[5] = d010000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 25 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 788.133 ; gain = 46.090
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = c9cb0000
x_input[0] = c9cb0000
input_reg[0] = c9cb0000
x_input[1] = 42cf0000
x_input[1] = d8a70000
input_reg[1] = d8a70000
x_input[2] = 781a0000
x_input[2] = 42cf0000
input_reg[2] = 42cf0000
x_input[3] = 0
x_input[3] = d010000
input_reg[3] = d010000
x_input[4] = d8a70000
x_input[4] = 781a0000
input_reg[4] = 781a0000
x_input[5] = d010000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 25 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 62
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 788.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
temp = -0.785398
Re = 0.707107
Im = -0.707107
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = c9cb0000
x_input[0] = c9cb0000
input_reg[0] = c9cb0000
x_input[1] = 42cf0000
x_input[1] = d8a70000
input_reg[1] = d8a70000
x_input[2] = 781a0000
x_input[2] = 42cf0000
input_reg[2] = 42cf0000
x_input[3] = 0
x_input[3] = d010000
input_reg[3] = d010000
x_input[4] = d8a70000
x_input[4] = 781a0000
input_reg[4] = 781a0000
x_input[5] = d010000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 25 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:67]
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
ERROR: [XSIM 43-3185] "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" Line 67. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = c9cb0000
x_input[0] = c9cb0000
input_reg[0] = c9cb0000
x_input[1] = 42cf0000
x_input[1] = d8a70000
input_reg[1] = d8a70000
x_input[2] = 781a0000
x_input[2] = 42cf0000
input_reg[2] = 42cf0000
x_input[3] = 0
x_input[3] = d010000
input_reg[3] = d010000
x_input[4] = d8a70000
x_input[4] = 781a0000
input_reg[4] = 781a0000
x_input[5] = d010000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 25 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_beh
WARNING: [VRFC 10-3248] data object 'cont' is already declared [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:97]
ERROR: [VRFC 10-3703] second declaration of 'cont' ignored [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:97]
WARNING: [VRFC 10-3248] data object 'cont' is already declared [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:98]
ERROR: [VRFC 10-3703] second declaration of 'cont' ignored [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:98]
WARNING: [VRFC 10-3248] data object 'cont' is already declared [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:99]
ERROR: [VRFC 10-3703] second declaration of 'cont' ignored [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:99]
ERROR: [VRFC 10-2865] module 'butterfly_beh' ignored due to previous errors [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:80]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = c9cb0000
x_input[0] = c9cb0000
input_reg[0] = c9cb0000
x_input[1] = 42cf0000
x_input[1] = d8a70000
input_reg[1] = d8a70000
x_input[2] = 781a0000
x_input[2] = 42cf0000
input_reg[2] = 42cf0000
x_input[3] = 0
x_input[3] = d010000
input_reg[3] = d010000
x_input[4] = d8a70000
x_input[4] = 781a0000
input_reg[4] = 781a0000
x_input[5] = d010000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 25 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 8 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 1, N = 8 : temp = -0.785398, Re = 0.707107, Im = -0.707107
For n = 2, N = 8 : temp = -1.570796, Re = 0.000000, Im = -1.000000
For n = 3, N = 8 : temp = -2.356194, Re = -0.707107, Im = -0.707107
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = c9cb0000
x_input[0] = c9cb0000
input_reg[0] = c9cb0000
x_input[1] = 42cf0000
x_input[1] = d8a70000
input_reg[1] = d8a70000
x_input[2] = 781a0000
x_input[2] = 42cf0000
input_reg[2] = 42cf0000
x_input[3] = 0
x_input[3] = d010000
input_reg[3] = d010000
x_input[4] = d8a70000
x_input[4] = 781a0000
input_reg[4] = 781a0000
x_input[5] = d010000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 25 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 62
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 25 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_block
INFO: [VRFC 10-311] analyzing module butterfly_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_butterfly_beh_sv
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "butterfly_tb_behav -key {Behavioral:sim_1:Functional:butterfly_tb} -tclbatch {butterfly_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source butterfly_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /butterfly_tb/input_rand was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'butterfly_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'butterfly_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj butterfly_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
For n = 0, N = 2 : temp = -0.000000, Re = 1.000000, Im = -0.000000
POWER = 8
x_input[0] = xxxxxxxx
x_input[0] = xxxxxxxx
input_reg[0] = xxxxxxxx
x_input[1] = xxxxxxxx
x_input[1] = xxxxxxxx
input_reg[1] = xxxxxxxx
x_input[2] = xxxxxxxx
x_input[2] = xxxxxxxx
input_reg[2] = xxxxxxxx
x_input[3] = xxxxxxxx
x_input[3] = xxxxxxxx
input_reg[3] = xxxxxxxx
x_input[4] = xxxxxxxx
x_input[4] = xxxxxxxx
input_reg[4] = xxxxxxxx
x_input[5] = xxxxxxxx
x_input[5] = xxxxxxxx
input_reg[5] = xxxxxxxx
x_input[6] = xxxxxxxx
x_input[6] = xxxxxxxx
input_reg[6] = xxxxxxxx
x_input[7] = xxxxxxxx
x_input[7] = xxxxxxxx
input_reg[7] = xxxxxxxx
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
x_input[0] = 8f0a0000
x_input[0] = 8f0a0000
input_reg[0] = 8f0a0000
x_input[1] = 54460000
x_input[1] = 668d0000
input_reg[1] = 668d0000
x_input[2] = 29280000
x_input[2] = 54460000
input_reg[2] = 54460000
x_input[3] = 0
x_input[3] = cf080000
input_reg[3] = cf080000
x_input[4] = 668d0000
x_input[4] = 29280000
input_reg[4] = 29280000
x_input[5] = cf080000
x_input[5] = 0
input_reg[5] = 0
x_input[6] = 0
x_input[6] = 0
input_reg[6] = 0
x_input[7] = 0
x_input[7] = 0
input_reg[7] = 0
$finish called at time : 65 ns : File "D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sim_1/new/butterfly_tb.sv" Line 78
save_wave_config {D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_block_test_01.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 02:27:02 2021...
