{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 710 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 450 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 80 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 470 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 60 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 100 -defaultsOSRD
preplace port IMUInterrupt_AI_0 -pg 1 -y 560 -defaultsOSRD
preplace port SyncOutClock_CO_0 -pg 1 -y 530 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 410 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 120 -defaultsOSRD
preplace port SyncInSignal2_AI_0 -pg 1 -y 640 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 660 -defaultsOSRD
preplace port SyncInClock_AI_0 -pg 1 -y 580 -defaultsOSRD
preplace port SyncInSignal1_AI_0 -pg 1 -y 620 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 730 -defaultsOSRD
preplace port IMUFSync_SO_0 -pg 1 -y 510 -defaultsOSRD
preplace port IMUClock_CZO_0 -pg 1 -y 490 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1390 -defaultsOSRD
preplace port IMUData_DZIO_0 -pg 1 -y 390 -defaultsOSRD
preplace port SyncOutSignal_SO_0 -pg 1 -y 550 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 430 -defaultsOSRD
preplace port SyncInSignal_AI_0 -pg 1 -y 600 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1410 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 380 -defaultsOSRD
preplace portBus led_0 -pg 1 -y 1090 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1370 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 1430 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 8 -y 1090 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 6 -y 380 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 1380 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 1300 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 7 -y 1100 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 1180 -defaultsOSRD
preplace inst EVRawStreamToXYTSStr_0 -pg 1 -lvl 2 -y 260 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -y 520 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 490 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 1000 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1510 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 7 -y 400 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -y 220 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 1250 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 1510 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 8 -y 610 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -y 270 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1610 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 270 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 860 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 1 -y 220 -defaultsOSRD
preplace netloc eventStreamToConstEn_0_frameStream 1 3 1 1380
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 1940
preplace netloc regX_V_ap_vld 1 3 1 1440
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 2 2850J 700 3410
preplace netloc vCnt_V_ap_vld 1 3 1 1420
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 7 2 3400J 70 3950J
preplace netloc util_vector_logic_0_Res 1 2 3 840J 70 1370J 440 1920
preplace netloc processing_system7_0_FIXED_IO 1 6 3 NJ 730 NJ 730 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 1950
preplace netloc axi_smc_M00_AXI 1 5 1 2230
preplace netloc EVRawStreamToXYTSStr_0_yStreamOut_V_V_TDATA 1 2 1 N
preplace netloc EVRawStreamToXYTSStr_0_xStreamOut_V_V 1 2 2 900 90 NJ
preplace netloc hCnt_V 1 3 1 1400
preplace netloc fifo_generator_0_empty 1 3 5 1530 450 1930J 150 NJ 150 NJ 150 3480J
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 7 2 3450J 90 3910J
preplace netloc fifo_generator_0_almost_full 1 6 2 2840 160 3510J
preplace netloc hCnt_V_ap_vld 1 3 1 1390
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 NJ 1280 2240
preplace netloc count_V_ap_vld 1 3 1 1460
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 2 NJ 510 840
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 7 2 3440J 80 3920J
preplace netloc LEDShifter_0_led 1 8 1 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 N
preplace netloc count_V 1 3 1 N
preplace netloc vgaEn_V 1 3 1 1450
preplace netloc SyncInSignal_AI_0_1 1 0 7 NJ 600 NJ 600 880J 590 NJ 590 NJ 590 NJ 590 2800J
preplace netloc vCnt_V 1 3 1 1480
preplace netloc testAERDVSSM_0_SyncOutSignal_SO 1 7 2 NJ 510 3860J
preplace netloc processing_system7_0_DDR 1 6 3 NJ 710 NJ 710 NJ
preplace netloc regY_V_ap_vld 1 3 1 1410
preplace netloc ap_idle 1 1 1 N
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 7 2 3370J 60 3940J
preplace netloc SyncInSignal1_AI_0_1 1 0 7 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 2740J
preplace netloc regX_V 1 3 1 1470
preplace netloc testAERDVSSM_0_IMUClock_CZO 1 7 2 NJ 430 3890J
preplace netloc ap_ready 1 1 1 N
preplace netloc fifo_generator_0_dout 1 2 6 850J 80 1490J 430 1920J 140 NJ 140 NJ 140 3490
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1520
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 7 1 3500
preplace netloc ap_done 1 1 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 40 1090 NJ 1090 NJ 1090 1370 1090 NJ 1090 NJ 1090 2740
preplace netloc xlslice_1_Dout 1 7 1 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1530
preplace netloc EVRawStreamToXYTSStr_0_yStreamOut_V_V_TVALID 1 2 1 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 390 460 900 460 1480 1170 1920J
preplace netloc EVRawStreamToXYTSStr_0_eventFIFOIn_V_read 1 2 6 890J 600 NJ 600 NJ 600 NJ 600 2770J 610 3520
preplace netloc xlslice_0_Dout 1 6 2 2750 180 3420J
preplace netloc EVRawStreamToXYTSStr_0_xStreamOut_V_V_TDATA 1 2 1 N
preplace netloc IMUInterrupt_AI_0_1 1 0 7 30J 590 NJ 590 870J 580 NJ 580 1940J 440 NJ 440 2750J
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 7 2 3350J 50 3980J
preplace netloc SyncInClock_AI_0_1 1 0 7 20J 610 NJ 610 NJ 610 NJ 610 1950J 450 NJ 450 NJ
preplace netloc EVRawStreamToXYTSStr_0_yStreamOut_V_V 1 2 1 N
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 2 2820 640 3540J
preplace netloc SyncInSignal2_AI_0_1 1 0 7 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 2230J 510 NJ
preplace netloc regY_V 1 3 1 1530
preplace netloc vgaEn_V_ap_vld 1 3 1 1430
preplace netloc Net 1 7 2 3470J 110 3930J
preplace netloc tsStreamOut_V_V_TVALID 1 2 1 N
preplace netloc Net1 1 5 1 2280
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 40 300 380 50 860 450 1510 1080 1930 1080 2250 1070 2780 170 3430
preplace netloc tsStreamOut_V_V_TDATA 1 2 1 N
preplace netloc processing_system7_0_FCLK_CLK1 1 3 5 1530 1610 1930 1270 2260 1160 2750 1160 3450
preplace netloc Net2 1 5 1 2240
preplace netloc eventStreamToConstEn_0_yStream_V_V_TREADY 1 2 1 N
preplace netloc fifo_generator_0_full 1 6 2 2850 190 3460J
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 7 1 3510
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 2 2760 620 3530J
preplace netloc eventStreamToConstEn_0_xStream_V_V_TREADY 1 2 1 N
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 3 NJ 1370 NJ 1370 NJ
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 7 2 3380J 30 3970J
preplace netloc testAERDVSSM_0_SyncOutClock_CO 1 7 2 NJ 490 3870J
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 1950 1670 2270
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 2 2810 630 NJ
preplace netloc DVSAERData_AI_0_1 1 0 7 20J 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 2830J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 7 2 3360J 100 3900J
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1950 1290 NJ 1290 2740
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 3 NJ 1390 NJ 1390 NJ
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 3 NJ 1410 NJ 1410 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 910 650 NJ 650 NJ 650 NJ 650 2740
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 7 2 3390J 40 3960J
preplace netloc const_VCC_dout 1 1 6 390 60 910 60 1500J 460 NJ 460 NJ 460 2750
preplace netloc DVSAERReq_ABI_0_1 1 0 7 20J 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 2790J
preplace netloc axi_gpio_0_gpio_io_o 1 4 3 NJ 1010 2240 1100 NJ
preplace netloc EVRawStreamToXYTSStr_0_xStreamOut_V_V_TVALID 1 2 1 N
preplace netloc testAERDVSSM_0_IMUFSync_SO 1 7 2 NJ 470 3880J
levelinfo -pg 1 0 210 630 1160 1750 2090 2510 3130 3710 4000 -top 0 -bot 1690
",
}
{
   da_clkrst_cnt: "1",
}
