I:\iCE_Cubed\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt"   -part iCE40HX1K  -package TQ144    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synlog\report\PongDevBoard_premap.xml"  -oedif  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf"  -conchk_prepass  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_cck.rpt"   -autoconstraint  -freq 1.000   -tcl  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc"  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_prem.srd"  -qsap  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap"  -devicelib  I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v  -ologparam  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\syntmp\PongDevBoard.plg"  -osyn  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_prem.srd"  -prjdir  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\"  -prjname  PongDevBoard_syn  -log  "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synlog\PongDevBoard_premap.srr" 
rc:0 success:1 runtime:0
file:C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf|io:o|time:0|size:0|exec:0
file:C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_cck.rpt|io:o|time:1607912489|size:2496|exec:0
file:C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc|io:i|time:1607287668|size:137|exec:0
file:C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_mult.srs|io:i|time:1607912489|size:5437|exec:0
file:C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_prem.srd|io:o|time:1607912489|size:7894|exec:0
file:C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap|io:o|time:1607912489|size:800|exec:0
file:I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v|io:i|time:1604279007|size:224837|exec:0
file:"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\syntmp\PongDevBoard.plg"|io:o|time:0|size:0|exec:0
file:C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_prem.srd|io:o|time:1607912489|size:7894|exec:0
file:C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synlog\PongDevBoard_premap.srr|io:o|time:1607912489|size:3226|exec:0
file:I:\iCE_Cubed\synpbase\bin\m_generic.exe|io:i|time:1604279001|size:17853440|exec:1
file:I:\iCE_Cubed\synpbase\bin64\m_generic.exe|io:i|time:1604279003|size:32355840|exec:1
