###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Sun Mar 19 13:05:31 2023
#  Design:            minimips
#  Command:           ccopt_design
###############################################################
Path 1: MET (3.802 ns) Latch Borrowed Time Check with Pin U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.568              0.000
      Net Latency:+          0.587 (P)          0.000 (I)
          Arrival:=          5.019              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.019
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.017
            Slack:=          3.802
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.013    0.213  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.033   0.212    0.425  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.207   0.176    0.601  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2678/Q                           -      B->Q     F     AO221X0         1  0.082   0.434    1.034  
  U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.195   0.182    1.217  
  U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.064   0.000    1.217  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX16          26  0.005   0.096    4.530  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L2_56/Q  -      A->Q   F     BUX2            2  0.077   0.126    4.655  
  U1_pf_RC_CG_HIER_INST1/CTS_9                         -      -      -     (net)           2      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L3_61/Q  -      A->Q   F     BUX1            1  0.086   0.151    4.807  
  U1_pf_RC_CG_HIER_INST1/CTS_8                         -      -      -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_ccd_BUF_clock_G0_L4_57/Q  -      A->Q   F     BUX2            1  0.109   0.212    5.019  
  U1_pf_RC_CG_HIER_INST1/CTS_7                         -      -      -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/GN                    -      GN     F     DLLQX1          1  0.214   0.018    5.019  
#-------------------------------------------------------------------------------------------------------------------
Path 2: MET (4.195 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.568              0.000
      Net Latency:+          0.652 (P)          0.000 (I)
          Arrival:=          5.084              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.084
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.689
            Slack:=          4.195
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.013    0.213  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.033   0.212    0.425  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.207   0.176    0.601  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2681/Q                           -      A->Q     F     OR2X1           1  0.082   0.146    0.747  
  U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     F     OR2X1           1  0.057   0.142    0.889  
  U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        F     DLLQX1          1  0.056   0.000    0.889  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX16          26  0.005   0.096    4.530  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_54/Q  -      A->Q   F     BUX1            1  0.077   0.176    4.706  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L3_60/Q  -      A->Q   F     BUX0            1  0.152   0.193    4.899  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccd_BUF_clock_G0_L4_54/Q  -      A->Q   F     BUX2            1  0.124   0.184    5.084  
  U2_ei_RC_CG_HIER_INST2/CTS_8                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/GN                    -      GN     F     DLLQX1          1  0.160   0.009    5.084  
#-------------------------------------------------------------------------------------------------------------------
Path 3: MET (4.228 ns) Latch Borrowed Time Check with Pin RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.568              0.000
      Net Latency:+          0.585 (P)          0.000 (I)
          Arrival:=          5.017              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.017
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.589
            Slack:=          4.228
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  ram_ack                            -      ram_ack  R     (arrival)       6  0.003   0.013    0.213  
  ram_ack                            -      -        -     (net)           6      -       -        -  
  g2733/Q                            -      C->Q     R     OA21X0          3  0.033   0.294    0.507  
  n_144                              -      -        -     (net)           3      -       -        -  
  g2682/Q                            -      B->Q     R     OR2X1           1  0.349   0.160    0.667  
  U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.078   0.122    0.789  
  RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.092   0.000    0.789  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock  F     (arrival)       3  0.003   0.019    4.452  
  clock                                                 -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q                           -      A->Q   F     BUX2            3  0.041   0.106    4.558  
  CTS_58                                                -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q                          -      A->Q   F     BUX2            2  0.070   0.098    4.656  
  CTS_57                                                -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_cdb_BUF_clock_G0_L3_66/Q  -      A->Q   F     BUX0            1  0.050   0.147    4.803  
  RC_CG_DECLONE_HIER_INST/CTS_6                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_ccd_BUF_clock_G0_L4_61/Q  -      A->Q   F     BUX0            1  0.097   0.214    5.017  
  RC_CG_DECLONE_HIER_INST/CTS_5                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/GN                    -      GN     F     DLLQX1          1  0.181   0.001    5.017  
#--------------------------------------------------------------------------------------------------------------------
Path 4: MET (4.447 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.568              0.000
      Net Latency:+          0.624 (P)          0.000 (I)
          Arrival:=          5.056              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.056
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.409
            Slack:=          4.447
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.014    0.214  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2680/Q                           -      A->Q     F     AO31X1          1  0.033   0.241    0.454  
  U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     F     OR2X1           1  0.094   0.155    0.609  
  U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        F     DLLQX1          1  0.061   0.000    0.609  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.001    4.433  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX16          26  0.005   0.099    4.532  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L2_53/Q  -      A->Q   F     BUX6            2  0.077   0.096    4.628  
  U2_ei_RC_CG_HIER_INST3/CTS_11                        -      -      -     (net)           2      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L3_59/Q  -      A->Q   F     BUX1            1  0.048   0.104    4.732  
  U2_ei_RC_CG_HIER_INST3/CTS_10                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L4_53/Q  -      A->Q   F     BUX1            1  0.056   0.112    4.844  
  U2_ei_RC_CG_HIER_INST3/CTS_9                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_ccd_BUF_clock_G0_L5_5/Q   -      A->Q   F     BUX2            1  0.064   0.212    5.056  
  U2_ei_RC_CG_HIER_INST3/CTS_8                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/GN                    -      GN     F     DLLQX1          1  0.230   0.019    5.056  
#-------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.503 ns) Latch Borrowed Time Check with Pin U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.568              0.000
      Net Latency:+          0.609 (P)          0.000 (I)
          Arrival:=          5.041              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.041
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.338
            Slack:=          4.503
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.013    0.213  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2926/Q                           -      B->Q     R     ON21X1          1  0.033   0.107    0.320  
  stop_all                          -      -        -     (net)           1      -       -        -  
  U3_di_g7405/Q                     -      A->Q     F     NA2X1           1  0.209   0.057    0.377  
  U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     F     OR2X1           1  0.116   0.161    0.538  
  U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        F     DLLQX1          1  0.062   0.000    0.538  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       3  0.003   0.019    4.452  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q                          -      A->Q   F     BUX2            3  0.041   0.106    4.558  
  CTS_58                                               -      -      -     (net)           3      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_cdb_BUF_clock_G0_L2_57/Q  -      A->Q   F     BUX0            1  0.070   0.209    4.766  
  U3_di_RC_CG_HIER_INST4/CTS_6                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_ccd_BUF_clock_G0_L3_65/Q  -      A->Q   F     BUX0            1  0.184   0.275    5.041  
  U3_di_RC_CG_HIER_INST4/CTS_5                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/GN                    -      GN     F     DLLQX1          1  0.240   0.001    5.041  
#-------------------------------------------------------------------------------------------------------------------
Path 6: MET (9.165 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[11]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          9.995              0.000
 
            Setup:-          0.130
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.500
            Slack:=          9.165
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[11]                   -      ram_data[11]  R     (arrival)       2  0.003   0.011    0.211  
  ram_data[11]                   -      -             -     (net)           2      -       -        -  
  g2953/Q                        -      A->Q          R     AND2X1          3  0.022   0.193    0.404  
  n_232                          -      -             -     (net)           3      -       -        -  
  g2490/Q                        -      A->Q          F     AN22X1          1  0.267   0.135    0.539  
  n_233                          -      -             -     (net)           1      -       -        -  
  g2324/Q                        -      A->Q          R     NO2X1           1  0.307   0.160    0.700  
  n_237                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/D  -      D             R     DFRQX1          1  0.248   0.000    0.700  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.189    9.995  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/C  -      C      R     DFRQX1         91  0.287   0.040    9.995  
#---------------------------------------------------------------------------------------------
Path 7: MET (9.171 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          9.995              0.000
 
            Setup:-          0.131
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.493
            Slack:=          9.171
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[16]                   -      ram_data[16]  R     (arrival)       2  0.003   0.015    0.215  
  ram_data[16]                   -      -             -     (net)           2      -       -        -  
  g2676/Q                        -      A->Q          R     AND2X1          3  0.031   0.166    0.381  
  n_226                          -      -             -     (net)           3      -       -        -  
  g2494/Q                        -      A->Q          F     AN22X1          1  0.217   0.134    0.515  
  n_227                          -      -             -     (net)           1      -       -        -  
  g2326/Q                        -      A->Q          R     NO2X1           1  0.318   0.178    0.693  
  n_250                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/D  -      D             R     DFRQX1          1  0.270   0.001    0.693  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.188    9.995  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/C  -      C      R     DFRQX1         91  0.287   0.040    9.995  
#---------------------------------------------------------------------------------------------
Path 8: MET (9.190 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[13]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          9.995              0.000
 
            Setup:-          0.132
    Required Time:=          9.863
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.473
            Slack:=          9.190
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[13]                   -      ram_data[13]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[13]                   -      -             -     (net)           2      -       -        -  
  g2954/Q                        -      A->Q          R     AND2X1          3  0.021   0.138    0.349  
  n_230                          -      -             -     (net)           3      -       -        -  
  g2492/Q                        -      A->Q          F     AN22X1          1  0.175   0.128    0.476  
  n_231                          -      -             -     (net)           1      -       -        -  
  g2325/Q                        -      A->Q          R     NO2X1           1  0.321   0.197    0.673  
  n_239                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/D  -      D             R     DFRQX1          1  0.298   0.001    0.673  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.188    9.995  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/C  -      C      R     DFRQX1         91  0.287   0.040    9.995  
#---------------------------------------------------------------------------------------------
Path 9: MET (9.191 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          9.995              0.000
 
            Setup:-          0.131
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.473
            Slack:=          9.191
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[10]                   -      ram_data[10]  R     (arrival)       2  0.003   0.009    0.210  
  ram_data[10]                   -      -             -     (net)           2      -       -        -  
  g2977/Q                        -      A->Q          R     AND2X1          3  0.022   0.162    0.371  
  n_206                          -      -             -     (net)           3      -       -        -  
  g2970/Q                        -      A->Q          F     AN22X1          1  0.213   0.128    0.499  
  n_207                          -      -             -     (net)           1      -       -        -  
  g2969/Q                        -      A->Q          R     NO2X1           1  0.310   0.174    0.673  
  n_252                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/D  -      D             R     DFRQX1          1  0.267   0.001    0.673  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.188    9.995  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/C  -      C      R     DFRQX1         91  0.287   0.040    9.995  
#---------------------------------------------------------------------------------------------
Path 10: MET (9.200 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          9.995              0.000
 
            Setup:-          0.132
    Required Time:=          9.863
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.462
            Slack:=          9.200
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[8]                   -      ram_data[8]  R     (arrival)       2  0.003   0.006    0.205  
  ram_data[8]                   -      -            -     (net)           2      -       -        -  
  g2984/Q                       -      A->Q         R     AND2X1          3  0.012   0.137    0.342  
  n_188                         -      -            -     (net)           3      -       -        -  
  g2973/Q                       -      A->Q         F     AN22X1          1  0.173   0.119    0.462  
  n_189                         -      -            -     (net)           1      -       -        -  
  g2967/Q                       -      A->Q         R     NO2X1           1  0.308   0.201    0.662  
  n_253                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/D  -      D            R     DFRQX1          1  0.311   0.001    0.662  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.188    9.995  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/C   -      C      R     DFRQX1         91  0.287   0.040    9.995  
#---------------------------------------------------------------------------------------------
Path 11: MET (9.201 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[5]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          9.995              0.000
 
            Setup:-          0.131
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.463
            Slack:=          9.201
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[5]                   -      ram_data[5]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[5]                   -      -            -     (net)           2      -       -        -  
  g2656/Q                       -      A->Q         R     AND2X1          3  0.017   0.164    0.371  
  n_196                         -      -            -     (net)           3      -       -        -  
  g2513/Q                       -      A->Q         F     AN22X1          1  0.218   0.122    0.493  
  n_197                         -      -            -     (net)           1      -       -        -  
  g2346/Q                       -      A->Q         R     NO2X1           1  0.300   0.170    0.663  
  n_257                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/D  -      D            R     DFRQX1          1  0.264   0.001    0.663  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.188    9.995  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[5]/C   -      C      R     DFRQX1         91  0.287   0.040    9.995  
#---------------------------------------------------------------------------------------------
Path 12: MET (9.201 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.554 (P)          0.000 (I)
          Arrival:=         10.011              0.000
 
            Setup:-          0.130
    Required Time:=          9.881
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.480
            Slack:=          9.201
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[12]                   -      ram_data[12]  R     (arrival)       2  0.003   0.014    0.214  
  ram_data[12]                   -      -             -     (net)           2      -       -        -  
  g2982/Q                        -      A->Q          R     AND2X1          3  0.029   0.185    0.399  
  n_192                          -      -             -     (net)           3      -       -        -  
  g2971/Q                        -      A->Q          F     AN22X1          1  0.251   0.135    0.534  
  n_193                          -      -             -     (net)           1      -       -        -  
  g2965/Q                        -      A->Q          R     NO2X1           1  0.311   0.146    0.680  
  n_256                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/D  -      D             R     DFRQX1          1  0.231   0.000    0.680  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.205   10.011  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/C  -      C      R     DFRQX1         91  0.304   0.056   10.011  
#---------------------------------------------------------------------------------------------
Path 13: MET (9.212 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          9.994              0.000
 
            Setup:-          0.129
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.453
            Slack:=          9.212
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[3]                   -      ram_data[3]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[3]                   -      -            -     (net)           2      -       -        -  
  g2658/Q                       -      A->Q         R     AND2X1          3  0.016   0.185    0.393  
  n_525                         -      -            -     (net)           3      -       -        -  
  g2511/Q                       -      A->Q         F     AN22X1          1  0.254   0.136    0.529  
  n_526                         -      -            -     (net)           1      -       -        -  
  g2344/Q                       -      A->Q         R     NO2X1           1  0.312   0.124    0.653  
  n_535                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/D  -      D            R     DFRQX1          1  0.190   0.000    0.653  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.188    9.994  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[3]/C   -      C      R     DFRQX1         91  0.287   0.040    9.994  
#---------------------------------------------------------------------------------------------
Path 14: MET (9.215 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          9.994              0.000
 
            Setup:-          0.130
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.449
            Slack:=          9.215
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[19]                   -      ram_data[19]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[19]                   -      -             -     (net)           2      -       -        -  
  g2673/Q                        -      A->Q          R     AND2X1          3  0.007   0.169    0.373  
  n_222                          -      -             -     (net)           3      -       -        -  
  g2496/Q                        -      A->Q          F     AN22X1          1  0.228   0.129    0.502  
  n_223                          -      -             -     (net)           1      -       -        -  
  g2329/Q                        -      A->Q          R     NO2X1           1  0.308   0.148    0.649  
  n_234                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/D  -      D             R     DFRQX1          1  0.223   0.000    0.649  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.187    9.994  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/C  -      C      R     DFRQX1         91  0.287   0.039    9.994  
#---------------------------------------------------------------------------------------------
Path 15: MET (9.217 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.565 (P)          0.000 (I)
          Arrival:=         10.022              0.000
 
            Setup:-          0.131
    Required Time:=          9.890
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.473
            Slack:=          9.217
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[30]                   -      ram_data[30]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[30]                   -      -             -     (net)           2      -       -        -  
  g2660/Q                        -      A->Q          R     AND2X1          3  0.008   0.170    0.374  
  n_200                          -      -             -     (net)           3      -       -        -  
  g2509/Q                        -      A->Q          F     AN22X1          1  0.229   0.115    0.489  
  n_201                          -      -             -     (net)           1      -       -        -  
  g2342/Q                        -      A->Q          R     NO2X1           1  0.287   0.184    0.673  
  n_238                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/D  -      D             R     DFRQX1          1  0.286   0.001    0.673  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.806  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_59/Q   -      A->Q   R     BUX12         100  0.152   0.215   10.022  
  CTS_55                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/C  -      C      R     DFRQX1        100  0.288   0.045   10.022  
#---------------------------------------------------------------------------------------------
Path 16: MET (9.221 ns) Setup Check with Pin U2_ei_EI_instr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.553 (P)          0.000 (I)
          Arrival:=         10.010              0.000
 
            Setup:-          0.133
    Required Time:=          9.877
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.456
            Slack:=          9.221
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[18]              -      ram_data[18]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[18]              -      -             -     (net)           2      -       -        -  
  g2674/Q                   -      A->Q          R     AND2X1          3  0.007   0.145    0.348  
  n_224                     -      -             -     (net)           3      -       -        -  
  g2427/Q                   -      D->Q          F     AN22X1          1  0.186   0.078    0.426  
  n_276                     -      -             -     (net)           1      -       -        -  
  g2259/Q                   -      A->Q          R     NO2X1           1  0.373   0.231    0.656  
  n_303                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[18]/D  -      D             R     DFRQX1          1  0.331   0.001    0.656  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.222   10.010  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[18]/C                             -      C      R     DFRQX1         33  0.296   0.016   10.010  
#-------------------------------------------------------------------------------------------------------------------
Path 17: MET (9.222 ns) Setup Check with Pin U2_ei_EI_instr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.552 (P)          0.000 (I)
          Arrival:=         10.009              0.000
 
            Setup:-          0.132
    Required Time:=          9.877
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.456
            Slack:=          9.222
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[9]              -      ram_data[9]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[9]              -      -            -     (net)           2      -       -        -  
  g2979/Q                  -      A->Q         R     AND2X1          3  0.015   0.165    0.372  
  n_186                    -      -            -     (net)           3      -       -        -  
  g2419/Q                  -      D->Q         F     AN22X1          1  0.220   0.071    0.443  
  n_283                    -      -            -     (net)           1      -       -        -  
  g2251/Q                  -      A->Q         R     NO2X1           1  0.352   0.212    0.656  
  n_310                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[9]/D  -      D            R     DFRQX1          1  0.304   0.001    0.656  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.222   10.009  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[9]/C                              -      C      R     DFRQX1         33  0.296   0.016   10.009  
#-------------------------------------------------------------------------------------------------------------------
Path 18: MET (9.223 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[6]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          9.995              0.000
 
            Setup:-          0.131
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.441
            Slack:=          9.223
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[6]                   -      ram_data[6]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[6]                   -      -            -     (net)           2      -       -        -  
  g2677/Q                       -      A->Q         R     AND2X1          3  0.016   0.146    0.353  
  n_194                         -      -            -     (net)           3      -       -        -  
  g2514/Q                       -      A->Q         F     AN22X1          1  0.187   0.119    0.472  
  n_195                         -      -            -     (net)           1      -       -        -  
  g2347/Q                       -      A->Q         R     NO2X1           1  0.304   0.168    0.641  
  n_259                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/D  -      D            R     DFRQX1          1  0.260   0.001    0.641  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.188    9.995  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[6]/C   -      C      R     DFRQX1         91  0.287   0.040    9.995  
#---------------------------------------------------------------------------------------------
Path 19: MET (9.224 ns) Setup Check with Pin U2_ei_EI_instr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.552 (P)          0.000 (I)
          Arrival:=         10.010              0.000
 
            Setup:-          0.132
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.454
            Slack:=          9.224
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[16]              -      ram_data[16]  R     (arrival)       2  0.003   0.015    0.215  
  ram_data[16]              -      -             -     (net)           2      -       -        -  
  g2676/Q                   -      A->Q          R     AND2X1          3  0.031   0.166    0.381  
  n_226                     -      -             -     (net)           3      -       -        -  
  g2425/Q                   -      D->Q          F     AN22X1          1  0.217   0.073    0.454  
  n_278                     -      -             -     (net)           1      -       -        -  
  g2257/Q                   -      A->Q          R     NO2X1           1  0.357   0.200    0.654  
  n_305                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[16]/D  -      D             R     DFRQX1          1  0.289   0.001    0.654  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.222   10.010  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[16]/C                             -      C      R     DFRQX1         33  0.296   0.016   10.010  
#-------------------------------------------------------------------------------------------------------------------
Path 20: MET (9.225 ns) Setup Check with Pin U2_ei_EI_instr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.553 (P)          0.000 (I)
          Arrival:=         10.010              0.000
 
            Setup:-          0.130
    Required Time:=          9.880
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.455
            Slack:=          9.225
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[3]              -      ram_data[3]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[3]              -      -            -     (net)           2      -       -        -  
  g2658/Q                  -      A->Q         R     AND2X1          3  0.016   0.185    0.393  
  n_525                    -      -            -     (net)           3      -       -        -  
  g2443/Q                  -      D->Q         F     AN22X1          1  0.254   0.103    0.495  
  n_541                    -      -            -     (net)           1      -       -        -  
  g2275/Q                  -      A->Q         R     NO2X1           1  0.416   0.160    0.655  
  n_548                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[3]/D  -      D            R     DFRQX1          1  0.208   0.000    0.655  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.222   10.010  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[3]/C                              -      C      R     DFRQX1         33  0.296   0.016   10.010  
#-------------------------------------------------------------------------------------------------------------------
Path 21: MET (9.230 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[15]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.538 (P)          0.000 (I)
          Arrival:=          9.995              0.000
 
            Setup:-          0.131
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.435
            Slack:=          9.230
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[15]                   -      ram_data[15]  R     (arrival)       2  0.003   0.014    0.214  
  ram_data[15]                   -      -             -     (net)           2      -       -        -  
  g2980/Q                        -      A->Q          R     AND2X1          3  0.029   0.153    0.367  
  n_184                          -      -             -     (net)           3      -       -        -  
  g2975/Q                        -      A->Q          F     AN22X1          1  0.197   0.110    0.477  
  n_185                          -      -             -     (net)           1      -       -        -  
  g2968/Q                        -      A->Q          R     NO2X1           1  0.286   0.158    0.635  
  n_251                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/D  -      D             R     DFRQX1          1  0.251   0.000    0.635  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.188    9.995  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[15]/C  -      C      R     DFRQX1         91  0.287   0.040    9.995  
#---------------------------------------------------------------------------------------------
Path 22: MET (9.231 ns) Setup Check with Pin U2_ei_EI_instr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.548 (P)          0.000 (I)
          Arrival:=         10.005              0.000
 
            Setup:-          0.131
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.443
            Slack:=          9.231
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[10]              -      ram_data[10]  R     (arrival)       2  0.003   0.009    0.210  
  ram_data[10]              -      -             -     (net)           2      -       -        -  
  g2977/Q                   -      A->Q          R     AND2X1          3  0.022   0.161    0.371  
  n_206                     -      -             -     (net)           3      -       -        -  
  g2421/Q                   -      D->Q          F     AN22X1          1  0.213   0.088    0.459  
  n_282                     -      -             -     (net)           1      -       -        -  
  g2253/Q                   -      A->Q          R     NO2X1           1  0.392   0.184    0.643  
  n_309                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[10]/D  -      D             R     DFRQX1          1  0.252   0.001    0.643  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.218   10.005  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[10]/C                             -      C      R     DFRQX1         33  0.296   0.012   10.005  
#-------------------------------------------------------------------------------------------------------------------
Path 23: MET (9.240 ns) Setup Check with Pin U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.552 (P)          0.000 (I)
          Arrival:=         10.009              0.000
 
            Setup:-          0.131
    Required Time:=          9.879
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.438
            Slack:=          9.240
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[20]              -      ram_data[20]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[20]              -      -             -     (net)           2      -       -        -  
  g2671/Q                   -      A->Q          R     AND2X1          3  0.006   0.139    0.342  
  n_220                     -      -             -     (net)           3      -       -        -  
  g2430/Q                   -      D->Q          F     AN22X1          1  0.177   0.098    0.440  
  n_274                     -      -             -     (net)           1      -       -        -  
  g2262/Q                   -      A->Q          R     NO2X1           1  0.420   0.198    0.638  
  n_291                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[20]/D  -      D             R     DFRQX1          1  0.258   0.001    0.638  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.222   10.009  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[20]/C                             -      C      R     DFRQX1         33  0.296   0.016   10.009  
#-------------------------------------------------------------------------------------------------------------------
Path 24: MET (9.243 ns) Setup Check with Pin U2_ei_EI_instr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[15]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.552 (P)          0.000 (I)
          Arrival:=         10.009              0.000
 
            Setup:-          0.130
    Required Time:=          9.879
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.435
            Slack:=          9.243
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[15]              -      ram_data[15]  R     (arrival)       2  0.003   0.014    0.214  
  ram_data[15]              -      -             -     (net)           2      -       -        -  
  g2980/Q                   -      A->Q          R     AND2X1          3  0.029   0.153    0.367  
  n_184                     -      -             -     (net)           3      -       -        -  
  g2424/Q                   -      D->Q          F     AN22X1          1  0.197   0.095    0.462  
  n_279                     -      -             -     (net)           1      -       -        -  
  g2256/Q                   -      A->Q          R     NO2X1           1  0.410   0.174    0.635  
  n_306                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[15]/D  -      D             R     DFRQX1          1  0.232   0.000    0.635  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.221   10.009  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[15]/C                             -      C      R     DFRQX1         33  0.296   0.015   10.009  
#-------------------------------------------------------------------------------------------------------------------
Path 25: MET (9.245 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          9.994              0.000
 
            Setup:-          0.130
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.419
            Slack:=          9.245
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[18]                   -      ram_data[18]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[18]                   -      -             -     (net)           2      -       -        -  
  g2674/Q                        -      A->Q          R     AND2X1          3  0.007   0.145    0.348  
  n_224                          -      -             -     (net)           3      -       -        -  
  g2495/Q                        -      A->Q          F     AN22X1          1  0.186   0.120    0.468  
  n_225                          -      -             -     (net)           1      -       -        -  
  g2328/Q                        -      A->Q          R     NO2X1           1  0.306   0.151    0.619  
  n_248                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/D  -      D             R     DFRQX1          1  0.229   0.001    0.619  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.187    9.994  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/C  -      C      R     DFRQX1         91  0.287   0.039    9.994  
#---------------------------------------------------------------------------------------------
Path 26: MET (9.247 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.536 (P)          0.000 (I)
          Arrival:=          9.993              0.000
 
            Setup:-          0.130
    Required Time:=          9.863
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.416
            Slack:=          9.247
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[7]                   -      ram_data[7]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[7]                   -      -            -     (net)           2      -       -        -  
  g2978/Q                       -      A->Q         R     AND2X1          3  0.012   0.150    0.355  
  n_182                         -      -            -     (net)           3      -       -        -  
  g2976/Q                       -      A->Q         F     AN22X1          1  0.194   0.113    0.467  
  n_183                         -      -            -     (net)           1      -       -        -  
  g2966/Q                       -      A->Q         R     NO2X1           1  0.291   0.149    0.616  
  n_258                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/D  -      D            R     DFRQX1          1  0.231   0.000    0.616  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.186    9.993  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/C   -      C      R     DFRQX1         91  0.287   0.038    9.993  
#---------------------------------------------------------------------------------------------
Path 27: MET (9.247 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.536 (P)          0.000 (I)
          Arrival:=          9.993              0.000
 
            Setup:-          0.129
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.416
            Slack:=          9.247
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[9]                   -      ram_data[9]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[9]                   -      -            -     (net)           2      -       -        -  
  g2979/Q                       -      A->Q         R     AND2X1          3  0.015   0.165    0.372  
  n_186                         -      -            -     (net)           3      -       -        -  
  g2974/Q                       -      A->Q         F     AN22X1          1  0.220   0.121    0.493  
  n_187                         -      -            -     (net)           1      -       -        -  
  g2964/Q                       -      A->Q         R     NO2X1           1  0.298   0.123    0.616  
  n_254                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/D  -      D            R     DFRQX1          1  0.197   0.000    0.616  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.186    9.993  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/C   -      C      R     DFRQX1         91  0.287   0.038    9.993  
#---------------------------------------------------------------------------------------------
Path 28: MET (9.250 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[2]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.546 (P)          0.000 (I)
          Arrival:=         10.003              0.000
 
            Setup:-          0.130
    Required Time:=          9.873
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.423
            Slack:=          9.250
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[2]                   -      ram_data[2]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[2]                   -      -            -     (net)           2      -       -        -  
  g2661/Q                       -      A->Q         R     AND2X1          3  0.017   0.145    0.352  
  n_527                         -      -            -     (net)           3      -       -        -  
  g2508/Q                       -      A->Q         F     AN22X1          1  0.186   0.133    0.485  
  n_528                         -      -            -     (net)           1      -       -        -  
  g2340/Q                       -      A->Q         R     NO2X1           1  0.326   0.138    0.623  
  n_537                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/D  -      D            R     DFRQX1          1  0.215   0.000    0.623  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.196   10.003  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[2]/C   -      C      R     DFRQX1         91  0.300   0.048   10.003  
#---------------------------------------------------------------------------------------------
Path 29: MET (9.252 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.565 (P)          0.000 (I)
          Arrival:=         10.022              0.000
 
            Setup:-          0.131
    Required Time:=          9.891
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.439
            Slack:=          9.252
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[29]                   -      ram_data[29]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[29]                   -      -             -     (net)           2      -       -        -  
  g2662/Q                        -      A->Q          R     AND2X1          3  0.007   0.161    0.364  
  n_202                          -      -             -     (net)           3      -       -        -  
  g2507/Q                        -      A->Q          F     AN22X1          1  0.213   0.111    0.475  
  n_203                          -      -             -     (net)           1      -       -        -  
  g2341/Q                        -      A->Q          R     NO2X1           1  0.284   0.164    0.639  
  n_247                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/D  -      D             R     DFRQX1          1  0.255   0.001    0.639  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.806  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_59/Q   -      A->Q   R     BUX12         100  0.152   0.215   10.022  
  CTS_55                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/C  -      C      R     DFRQX1        100  0.288   0.045   10.022  
#---------------------------------------------------------------------------------------------
Path 30: MET (9.258 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          9.994              0.000
 
            Setup:-          0.130
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.407
            Slack:=          9.258
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[14]                   -      ram_data[14]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[14]                   -      -             -     (net)           2      -       -        -  
  g2983/Q                        -      A->Q          R     AND2X1          3  0.021   0.157    0.367  
  n_190                          -      -             -     (net)           3      -       -        -  
  g2972/Q                        -      A->Q          F     AN22X1          1  0.205   0.108    0.476  
  n_191                          -      -             -     (net)           1      -       -        -  
  g2963/Q                        -      A->Q          R     NO2X1           1  0.282   0.131    0.607  
  n_255                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/D  -      D             R     DFRQX1          1  0.208   0.000    0.607  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.188    9.994  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/C  -      C      R     DFRQX1         91  0.287   0.039    9.994  
#---------------------------------------------------------------------------------------------
Path 31: MET (9.264 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[4]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.554 (P)          0.000 (I)
          Arrival:=         10.011              0.000
 
            Setup:-          0.131
    Required Time:=          9.880
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.416
            Slack:=          9.264
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[4]                   -      ram_data[4]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[4]                   -      -            -     (net)           2      -       -        -  
  g2657/Q                       -      A->Q         R     AND2X1          3  0.016   0.145    0.352  
  n_523                         -      -            -     (net)           3      -       -        -  
  g2512/Q                       -      A->Q         F     AN22X1          1  0.187   0.111    0.464  
  n_524                         -      -            -     (net)           1      -       -        -  
  g2345/Q                       -      A->Q         R     NO2X1           1  0.291   0.152    0.616  
  n_536                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/D  -      D            R     DFRQX1          1  0.248   0.000    0.616  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.204   10.011  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[4]/C   -      C      R     DFRQX1         91  0.303   0.056   10.011  
#---------------------------------------------------------------------------------------------
Path 32: MET (9.269 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.549 (P)          0.000 (I)
          Arrival:=         10.006              0.000
 
            Setup:-          0.130
    Required Time:=          9.877
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.408
            Slack:=          9.269
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[27]                   -      ram_data[27]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[27]                   -      -             -     (net)           2      -       -        -  
  g2664/Q                        -      A->Q          R     AND2X1          3  0.006   0.161    0.364  
  n_180                          -      -             -     (net)           3      -       -        -  
  g2505/Q                        -      A->Q          F     AN22X1          1  0.214   0.110    0.474  
  n_181                          -      -             -     (net)           1      -       -        -  
  g2338/Q                        -      A->Q          R     NO2X1           1  0.282   0.133    0.608  
  n_260                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/D  -      D             R     DFRQX1          1  0.211   0.000    0.608  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.806  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_59/Q   -      A->Q   R     BUX12         100  0.152   0.200   10.006  
  CTS_55                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/C  -      C      R     DFRQX1        100  0.285   0.029   10.006  
#---------------------------------------------------------------------------------------------
Path 33: MET (9.270 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[0]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.578 (P)          0.000 (I)
          Arrival:=         10.035              0.000
 
            Setup:-          0.130
    Required Time:=          9.905
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.435
            Slack:=          9.270
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[0]                   -      ram_data[0]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[0]                   -      -            -     (net)           2      -       -        -  
  g2655/Q                       -      A->Q         R     AND2X1          3  0.019   0.161    0.369  
  n_533                         -      -            -     (net)           3      -       -        -  
  g2491/Q                       -      A->Q         F     AN22X1          1  0.213   0.126    0.495  
  n_534                         -      -            -     (net)           1      -       -        -  
  g2323/Q                       -      A->Q         R     NO2X1           1  0.307   0.139    0.635  
  n_539                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/D  -      D            R     DFRQX1          1  0.223   0.000    0.635  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.228   10.035  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/C   -      C      R     DFRQX1         91  0.308   0.080   10.035  
#---------------------------------------------------------------------------------------------
Path 34: MET (9.270 ns) Setup Check with Pin U2_ei_EI_instr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[5]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.548 (P)          0.000 (I)
          Arrival:=         10.005              0.000
 
            Setup:-          0.130
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.405
            Slack:=          9.270
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[5]              -      ram_data[5]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[5]              -      -            -     (net)           2      -       -        -  
  g2656/Q                  -      A->Q         R     AND2X1          3  0.017   0.164    0.371  
  n_196                    -      -            -     (net)           3      -       -        -  
  g2445/Q                  -      D->Q         F     AN22X1          1  0.218   0.076    0.447  
  n_262                    -      -            -     (net)           1      -       -        -  
  g2277/Q                  -      A->Q         R     NO2X1           1  0.363   0.158    0.605  
  n_300                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[5]/D  -      D            R     DFRQX1          1  0.225   0.000    0.605  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.218   10.005  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[5]/C                              -      C      R     DFRQX1         33  0.296   0.012   10.005  
#-------------------------------------------------------------------------------------------------------------------
Path 35: MET (9.272 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.565 (P)          0.000 (I)
          Arrival:=         10.022              0.000
 
            Setup:-          0.130
    Required Time:=          9.892
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.420
            Slack:=          9.272
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[31]                   -      ram_data[31]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[31]                   -      -             -     (net)           2      -       -        -  
  g2659/Q                        -      A->Q          R     AND2X1          3  0.009   0.161    0.366  
  n_198                          -      -             -     (net)           3      -       -        -  
  g2510/Q                        -      A->Q          F     AN22X1          1  0.214   0.117    0.483  
  n_199                          -      -             -     (net)           1      -       -        -  
  g2343/Q                        -      A->Q          R     NO2X1           1  0.293   0.136    0.620  
  n_235                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/D  -      D             R     DFRQX1          1  0.212   0.000    0.620  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.806  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_59/Q   -      A->Q   R     BUX12         100  0.152   0.215   10.022  
  CTS_55                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/C  -      C      R     DFRQX1        100  0.288   0.045   10.022  
#---------------------------------------------------------------------------------------------
Path 36: MET (9.273 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.561 (P)          0.000 (I)
          Arrival:=         10.018              0.000
 
            Setup:-          0.129
    Required Time:=          9.889
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.416
            Slack:=          9.273
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[26]                   -      ram_data[26]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[26]                   -      -             -     (net)           2      -       -        -  
  g2665/Q                        -      A->Q          R     AND2X1          3  0.006   0.174    0.376  
  n_208                          -      -             -     (net)           3      -       -        -  
  g2504/Q                        -      A->Q          F     AN22X1          1  0.235   0.115    0.491  
  n_209                          -      -             -     (net)           1      -       -        -  
  g2337/Q                        -      A->Q          R     NO2X1           1  0.285   0.125    0.616  
  n_241                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/D  -      D             R     DFRQX1          1  0.198   0.000    0.616  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.806  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_59/Q   -      A->Q   R     BUX12         100  0.152   0.212   10.018  
  CTS_55                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/C  -      C      R     DFRQX1        100  0.288   0.041   10.018  
#---------------------------------------------------------------------------------------------
Path 37: MET (9.274 ns) Setup Check with Pin U2_ei_EI_instr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.551 (P)          0.000 (I)
          Arrival:=         10.008              0.000
 
            Setup:-          0.130
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.404
            Slack:=          9.274
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[12]              -      ram_data[12]  R     (arrival)       2  0.003   0.014    0.214  
  ram_data[12]              -      -             -     (net)           2      -       -        -  
  g2982/Q                   -      A->Q          R     AND2X1          3  0.029   0.185    0.399  
  n_192                     -      -             -     (net)           3      -       -        -  
  g2422/Q                   -      D->Q          F     AN22X1          1  0.251   0.071    0.470  
  n_281                     -      -             -     (net)           1      -       -        -  
  g2254/Q                   -      A->Q          R     NO2X1           1  0.347   0.134    0.604  
  n_308                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[12]/D  -      D             R     DFRQX1          1  0.204   0.000    0.604  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.220   10.008  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[12]/C                             -      C      R     DFRQX1         33  0.296   0.014   10.008  
#-------------------------------------------------------------------------------------------------------------------
Path 38: MET (9.276 ns) Setup Check with Pin U2_ei_EI_instr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[6]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.549 (P)          0.000 (I)
          Arrival:=         10.006              0.000
 
            Setup:-          0.130
    Required Time:=          9.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.400
            Slack:=          9.276
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[6]              -      ram_data[6]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[6]              -      -            -     (net)           2      -       -        -  
  g2677/Q                  -      A->Q         R     AND2X1          3  0.016   0.146    0.353  
  n_194                    -      -            -     (net)           3      -       -        -  
  g2446/Q                  -      D->Q         F     AN22X1          1  0.187   0.084    0.437  
  n_261                    -      -            -     (net)           1      -       -        -  
  g2278/Q                  -      A->Q         R     NO2X1           1  0.388   0.162    0.600  
  n_299                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[6]/D  -      D            R     DFRQX1          1  0.223   0.000    0.600  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.218   10.006  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[6]/C                              -      C      R     DFRQX1         33  0.296   0.013   10.006  
#-------------------------------------------------------------------------------------------------------------------
Path 39: MET (9.277 ns) Setup Check with Pin U2_ei_EI_instr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[11]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.550 (P)          0.000 (I)
          Arrival:=         10.007              0.000
 
            Setup:-          0.129
    Required Time:=          9.878
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.401
            Slack:=          9.277
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[11]              -      ram_data[11]  R     (arrival)       2  0.003   0.011    0.211  
  ram_data[11]              -      -             -     (net)           2      -       -        -  
  g2953/Q                   -      A->Q          R     AND2X1          3  0.022   0.193    0.404  
  n_232                     -      -             -     (net)           3      -       -        -  
  g2941/Q                   -      D->Q          F     AN22X1          1  0.267   0.070    0.474  
  n_287                     -      -             -     (net)           1      -       -        -  
  g2934/Q                   -      A->Q          R     NO2X1           1  0.344   0.127    0.601  
  n_314                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[11]/D  -      D             R     DFRQX1          1  0.189   0.000    0.601  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.219   10.007  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[11]/C                             -      C      R     DFRQX1         33  0.296   0.014   10.007  
#-------------------------------------------------------------------------------------------------------------------
Path 40: MET (9.278 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.536 (P)          0.000 (I)
          Arrival:=          9.994              0.000
 
            Setup:-          0.129
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.386
            Slack:=          9.278
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[17]                   -      ram_data[17]  R     (arrival)       2  0.003   0.013    0.213  
  ram_data[17]                   -      -             -     (net)           2      -       -        -  
  g2675/Q                        -      A->Q          R     AND2X1          3  0.026   0.140    0.353  
  n_228                          -      -             -     (net)           3      -       -        -  
  g2493/Q                        -      A->Q          F     AN22X1          1  0.176   0.108    0.461  
  n_229                          -      -             -     (net)           1      -       -        -  
  g2327/Q                        -      A->Q          R     NO2X1           1  0.288   0.125    0.586  
  n_249                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/D  -      D             R     DFRQX1          1  0.198   0.000    0.586  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.187    9.994  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/C  -      C      R     DFRQX1         91  0.287   0.039    9.994  
#---------------------------------------------------------------------------------------------
Path 41: MET (9.285 ns) Setup Check with Pin U2_ei_EI_instr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.560 (P)          0.000 (I)
          Arrival:=         10.017              0.000
 
            Setup:-          0.143
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.389
            Slack:=          9.285
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[26]              -      ram_data[26]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[26]              -      -             -     (net)           2      -       -        -  
  g2665/Q                   -      A->Q          R     AND2X1          3  0.006   0.174    0.376  
  n_208                     -      -             -     (net)           3      -       -        -  
  g2436/Q                   -      D->Q          F     AN22X1          1  0.235   0.071    0.448  
  n_268                     -      -             -     (net)           1      -       -        -  
  g2268/Q                   -      A->Q          R     NO2X1           1  0.351   0.141    0.589  
  n_292                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[26]/D  -      D             R     DFRQX2          1  0.201   0.000    0.589  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.229   10.017  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[26]/C                             -      C      R     DFRQX2         33  0.296   0.024   10.017  
#-------------------------------------------------------------------------------------------------------------------
Path 42: MET (9.288 ns) Setup Check with Pin U2_ei_EI_instr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.561 (P)          0.000 (I)
          Arrival:=         10.018              0.000
 
            Setup:-          0.130
    Required Time:=          9.888
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.400
            Slack:=          9.288
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[29]              -      ram_data[29]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[29]              -      -             -     (net)           2      -       -        -  
  g2662/Q                   -      A->Q          R     AND2X1          3  0.007   0.161    0.364  
  n_202                     -      -             -     (net)           3      -       -        -  
  g2439/Q                   -      D->Q          F     AN22X1          1  0.213   0.083    0.447  
  n_265                     -      -             -     (net)           1      -       -        -  
  g2271/Q                   -      A->Q          R     NO2X1           1  0.380   0.153    0.600  
  n_294                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[29]/D  -      D             R     DFRQX1          1  0.208   0.000    0.600  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.230   10.018  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[29]/C                             -      C      R     DFRQX1         33  0.296   0.024   10.018  
#-------------------------------------------------------------------------------------------------------------------
Path 43: MET (9.292 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.565 (P)          0.000 (I)
          Arrival:=         10.022              0.000
 
            Setup:-          0.130
    Required Time:=          9.892
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.400
            Slack:=          9.292
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[28]                   -      ram_data[28]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[28]                   -      -             -     (net)           2      -       -        -  
  g2663/Q                        -      A->Q          R     AND2X1          3  0.006   0.150    0.353  
  n_204                          -      -             -     (net)           3      -       -        -  
  g2506/Q                        -      A->Q          F     AN22X1          1  0.194   0.111    0.463  
  n_205                          -      -             -     (net)           1      -       -        -  
  g2339/Q                        -      A->Q          R     NO2X1           1  0.289   0.137    0.600  
  n_240                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/D  -      D             R     DFRQX1          1  0.213   0.000    0.600  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.806  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_59/Q   -      A->Q   R     BUX12         100  0.152   0.215   10.022  
  CTS_55                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/C  -      C      R     DFRQX1        100  0.288   0.045   10.022  
#---------------------------------------------------------------------------------------------
Path 44: MET (9.296 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.553 (P)          0.000 (I)
          Arrival:=         10.010              0.000
 
            Setup:-          0.129
    Required Time:=          9.881
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.384
            Slack:=          9.296
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[25]                   -      ram_data[25]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[25]                   -      -             -     (net)           2      -       -        -  
  g2666/Q                        -      A->Q          R     AND2X1          3  0.005   0.152    0.354  
  n_210                          -      -             -     (net)           3      -       -        -  
  g2503/Q                        -      A->Q          F     AN22X1          1  0.197   0.109    0.463  
  n_211                          -      -             -     (net)           1      -       -        -  
  g2336/Q                        -      A->Q          R     NO2X1           1  0.285   0.121    0.584  
  n_242                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/D  -      D             R     DFRQX1          1  0.193   0.000    0.584  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.806  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_59/Q   -      A->Q   R     BUX12         100  0.152   0.203   10.010  
  CTS_55                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/C  -      C      R     DFRQX1        100  0.286   0.033   10.010  
#---------------------------------------------------------------------------------------------
Path 45: MET (9.297 ns) Setup Check with Pin U2_ei_EI_instr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.552 (P)          0.000 (I)
          Arrival:=         10.009              0.000
 
            Setup:-          0.130
    Required Time:=          9.879
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.382
            Slack:=          9.297
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[14]              -      ram_data[14]  R     (arrival)       2  0.003   0.010    0.210  
  ram_data[14]              -      -             -     (net)           2      -       -        -  
  g2983/Q                   -      A->Q          R     AND2X1          3  0.021   0.157    0.367  
  n_190                     -      -             -     (net)           3      -       -        -  
  g2423/Q                   -      D->Q          F     AN22X1          1  0.205   0.064    0.431  
  n_280                     -      -             -     (net)           1      -       -        -  
  g2255/Q                   -      A->Q          R     NO2X1           1  0.337   0.151    0.582  
  n_307                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[14]/D  -      D             R     DFRQX1          1  0.223   0.000    0.582  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.222   10.009  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[14]/C                             -      C      R     DFRQX1         33  0.296   0.016   10.009  
#-------------------------------------------------------------------------------------------------------------------
Path 46: MET (9.299 ns) Setup Check with Pin U2_ei_EI_instr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.553 (P)          0.000 (I)
          Arrival:=         10.010              0.000
 
            Setup:-          0.129
    Required Time:=          9.881
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.382
            Slack:=          9.299
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[19]              -      ram_data[19]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[19]              -      -             -     (net)           2      -       -        -  
  g2673/Q                   -      A->Q          R     AND2X1          3  0.007   0.170    0.373  
  n_222                     -      -             -     (net)           3      -       -        -  
  g2428/Q                   -      D->Q          F     AN22X1          1  0.228   0.079    0.451  
  n_275                     -      -             -     (net)           1      -       -        -  
  g2260/Q                   -      A->Q          R     NO2X1           1  0.368   0.130    0.582  
  n_296                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[19]/D  -      D             R     DFRQX1          1  0.183   0.000    0.582  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.222   10.010  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[19]/C                             -      C      R     DFRQX1         33  0.296   0.016   10.010  
#-------------------------------------------------------------------------------------------------------------------
Path 47: MET (9.300 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.536 (P)          0.000 (I)
          Arrival:=          9.994              0.000
 
            Setup:-          0.129
    Required Time:=          9.864
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.364
            Slack:=          9.300
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[20]                   -      ram_data[20]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[20]                   -      -             -     (net)           2      -       -        -  
  g2671/Q                        -      A->Q          R     AND2X1          3  0.006   0.139    0.342  
  n_220                          -      -             -     (net)           3      -       -        -  
  g2498/Q                        -      A->Q          F     AN22X1          1  0.177   0.104    0.446  
  n_221                          -      -             -     (net)           1      -       -        -  
  g2331/Q                        -      A->Q          R     NO2X1           1  0.282   0.118    0.564  
  n_246                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/D  -      D             R     DFRQX1          1  0.190   0.000    0.564  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.807  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_60/Q   -      A->Q   R     BUX12          91  0.152   0.187    9.994  
  CTS_56                         -      -      -     (net)          91      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/C  -      C      R     DFRQX1         91  0.287   0.039    9.994  
#---------------------------------------------------------------------------------------------
Path 48: MET (9.305 ns) Setup Check with Pin U2_ei_EI_instr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[4]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.553 (P)          0.000 (I)
          Arrival:=         10.010              0.000
 
            Setup:-          0.130
    Required Time:=          9.880
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.376
            Slack:=          9.305
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[4]              -      ram_data[4]  R     (arrival)       2  0.003   0.007    0.207  
  ram_data[4]              -      -            -     (net)           2      -       -        -  
  g2657/Q                  -      A->Q         R     AND2X1          3  0.016   0.145    0.352  
  n_523                    -      -            -     (net)           3      -       -        -  
  g2444/Q                  -      D->Q         F     AN22X1          1  0.187   0.080    0.432  
  n_540                    -      -            -     (net)           1      -       -        -  
  g2276/Q                  -      A->Q         R     NO2X1           1  0.378   0.143    0.576  
  n_547                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[4]/D  -      D            R     DFRQX1          1  0.208   0.000    0.576  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.222   10.010  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[4]/C                              -      C      R     DFRQX1         33  0.296   0.017   10.010  
#-------------------------------------------------------------------------------------------------------------------
Path 49: MET (9.307 ns) Setup Check with Pin U2_ei_EI_instr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.549 (P)          0.000 (I)
          Arrival:=         10.006              0.000
 
            Setup:-          0.130
    Required Time:=          9.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.370
            Slack:=          9.307
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[7]              -      ram_data[7]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[7]              -      -            -     (net)           2      -       -        -  
  g2978/Q                  -      A->Q         R     AND2X1          3  0.012   0.150    0.355  
  n_182                    -      -            -     (net)           3      -       -        -  
  g2417/Q                  -      D->Q         F     AN22X1          1  0.194   0.065    0.419  
  n_285                    -      -            -     (net)           1      -       -        -  
  g2249/Q                  -      A->Q         R     NO2X1           1  0.341   0.150    0.570  
  n_312                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[7]/D  -      D            R     DFRQX1          1  0.221   0.000    0.570  
#---------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       3  0.003   0.001    9.458  
  clock                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_2/Q                          -      A->Q   R     BUX16          26  0.005   0.088    9.546  
  CTS_50                                               -      -      -     (net)          26      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_55/Q  -      A->Q   R     BUX1            1  0.083   0.095    9.641  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q                         -      A->Q   R     AND2X4          1  0.060   0.147    9.788  
  U2_ei_RC_CG_HIER_INST2/CTS_1                         -      -      -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccl_BUF_clock_G0_L4_55/Q  -      A->Q   R     BUX4           33  0.160   0.219   10.006  
  U2_ei_rc_gclk                                        -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[7]/C                              -      C      R     DFRQX1         33  0.296   0.013   10.006  
#-------------------------------------------------------------------------------------------------------------------
Path 50: MET (9.308 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.543              0.000
      Net Latency:+          0.562 (P)          0.000 (I)
          Arrival:=         10.020              0.000
 
            Setup:-          0.129
    Required Time:=          9.891
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.383
            Slack:=          9.308
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[23]                   -      ram_data[23]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[23]                   -      -             -     (net)           2      -       -        -  
  g2668/Q                        -      A->Q          R     AND2X1          3  0.004   0.151    0.352  
  n_214                          -      -             -     (net)           3      -       -        -  
  g2501/Q                        -      A->Q          F     AN22X1          1  0.197   0.111    0.464  
  n_215                          -      -             -     (net)           1      -       -        -  
  g2334/Q                        -      A->Q          R     NO2X1           1  0.289   0.119    0.583  
  n_243                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/D  -      D             R     DFRQX1          1  0.189   0.000    0.583  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       3  0.003   0.019    9.477  
  clock                          -      -      -     (net)           3      -       -        -  
  CTS_ccd_BUF_clock_G0_L1_3/Q    -      A->Q   R     BUX2            3  0.041   0.095    9.572  
  CTS_58                         -      -      -     (net)           3      -       -        -  
  CTS_cdb_BUF_clock_G0_L2_58/Q   -      A->Q   R     BUX2            2  0.076   0.088    9.659  
  CTS_57                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X4          2  0.053   0.147    9.806  
  rc_gclk                        -      -      -     (net)           2      -       -        -  
  CTS_ccl_BUF_clock_G0_L4_59/Q   -      A->Q   R     BUX12         100  0.152   0.213   10.020  
  CTS_55                         -      -      -     (net)         100      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/C  -      C      R     DFRQX1        100  0.288   0.043   10.020  
#---------------------------------------------------------------------------------------------

