module dflipflop(input din,clk,rst,output reg q,qbar

    );
   always@(posedge clk)
   begin
   if(rst==1'b1)
   begin
   q=1'b0;
   qbar=1'b1;
   end
   else
   begin
   q=din;
   qbar=~din;
   end
   
   end    
    
   
endmodule