// Seed: 1201455962
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wor id_7
);
  assign id_0 = id_7;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    input uwire id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    input tri id_9,
    output tri1 id_10
);
  wire id_12;
  and primCall (id_3, id_2, id_4, id_1, id_12);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_1,
      id_1,
      id_5,
      id_4,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
