{"Source Block": ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@161:171@HdlIdDef", "\nlocalparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_fifo.v@148:158", "localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@158:168", ");\n\nparameter KEEP_WIDTH = DATA_WIDTH/8;\n\nlocalparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@150:160", "\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@160:170", "parameter KEEP_WIDTH = DATA_WIDTH/8;\n\nlocalparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@164:174", "\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@162:172", "localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@143:153", "    input  wire [7:0]                 ifg_delay\n);\n\nparameter KEEP_WIDTH = DATA_WIDTH/8;\n\nlocalparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@149:159", "localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@146:156", "parameter KEEP_WIDTH = DATA_WIDTH/8;\n\nlocalparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@157:167", "    input  wire                       rx_prbs31_enable\n);\n\nparameter KEEP_WIDTH = DATA_WIDTH/8;\n\nlocalparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@163:173", "localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@147:157", "\nlocalparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@144:154", ");\n\nparameter KEEP_WIDTH = DATA_WIDTH/8;\n\nlocalparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;\nlocalparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\n"]], "Diff Content": {"Delete": [[166, "wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\n"]], "Add": []}}