
---------- Begin Simulation Statistics ----------
final_tick                                74546552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    464                       # Simulator instruction rate (inst/s)
host_mem_usage                               25567416                       # Number of bytes of host memory used
host_op_rate                                      475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                141400.74                       # Real time elapsed on the host
host_tick_rate                                 319497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65633539                       # Number of instructions simulated
sim_ops                                      67142408                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045177                       # Number of seconds simulated
sim_ticks                                 45177059375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.311513                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3320625                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3412366                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                141                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22626                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3377410                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25261                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9363                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3546295                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   52766                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8602                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    20956898                       # Number of instructions committed
system.cpu.committedOps                      21211624                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.421299                       # CPI: cycles per instruction
system.cpu.discardedOps                         75232                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           10646983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            646957                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6557701                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        22402926                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292287                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       91                       # number of quiesce instructions executed
system.cpu.numCycles                         71699815                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        91                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                13881204     65.44%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8718      0.04%     65.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 660455      3.11%     68.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6661247     31.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 21211624                       # Class of committed instruction
system.cpu.quiesceCycles                       583480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        49296889                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           96                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6213310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1979890                       # Transaction distribution
system.membus.trans_dist::ReadResp            1983210                       # Transaction distribution
system.membus.trans_dist::WriteReq            1163828                       # Transaction distribution
system.membus.trans_dist::WriteResp           1163828                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2404                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1833                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1100                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1101                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            376                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2944                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      3102324                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       3102324                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6216712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6299570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6204648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6204648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12505162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       411008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        93052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       539564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    198547376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    198547376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               199111004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9355183                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000012                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003413                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9355074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     109      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             9355183                       # Request fanout histogram
system.membus.reqLayer6.occupancy         15794903001                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            83382000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              923703                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16809875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           67799222                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12093042718                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1946750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     31784960                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     17170432                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     48955392                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     30998528                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     48889856                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7946240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       536576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8482816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4472832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       968704                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5441536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    703564164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    380069713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1083633877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    396026839                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    686156391                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1082183229                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1099591002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1066226104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2165817106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     31522816                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     17432576                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     49020928                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     18153472                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     48758784                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7880704                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       544768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8427520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4538368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5494784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma      1450648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    697761573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    385872304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1085084525                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    401829430                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    677452504                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1079281934                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma      1450648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1099591002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1063324808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2164366458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2260992                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2260992                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3991962                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3991962                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        10332                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        10290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        10262                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        65900                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       164000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       168096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       164000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total       168096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3018752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3018752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      3010560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      3014656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      3002368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      3002368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        31744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        13448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        13448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12505908                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        16214                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        16236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        16170                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         6094                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        16126                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        93052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2623440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2688976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port      2623440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total      2688976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     48168960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     48234496                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     48037888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     48037888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       507904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       215056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       215056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    199131948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21359878250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  16974139510                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10778010000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       208896                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      1450648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma      1450648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4351943                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5802591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13055830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5802591                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4351943                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10154534                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      1450648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma      1450648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10154534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10154534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23210364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1087986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10154534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      3263957                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14506478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4351943                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1496335                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5848278                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1087986                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14506478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4760292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20354756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1975668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1975668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1126656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1126656                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        79952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]        79952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1509376                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1511424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1503232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1501184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         6728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6204648                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2557904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]      2557904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     48103424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     48037888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       215056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    198547376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4842372                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4842372    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4842372                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10081008980                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11004944000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1423575613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29012955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1452588568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29012955                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29057225                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58070181                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1452588568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58070181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1510658749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31784960                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17170432                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48955392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17825792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     31129600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48955392                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7946240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       536576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8482816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4456448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       972800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5429248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    703564164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    380069713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1083633877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    394576191                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    689057686                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1083633877                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1098140355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1069127399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2167267754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1     64312960                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1      1310720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1       327680                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1423575613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     29012955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1452588568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     29012955                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     29057225                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     58070181                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1452588568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     58070181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1510658749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     31784960                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     17301504                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     31064064                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     49020928                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7946240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       540672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8486912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       970752                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5459968                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    703564164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    382971009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1086535172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    397477486                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    687607038                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1085084525                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1101041650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1070578047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2171619697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        25792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24064                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24064                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          376                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          403                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       532660                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        38250                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         570909                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       532660                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       532660                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       532660                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        38250                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        570909                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     31129600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     31064064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     30932992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     30605312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         257152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          126698544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       153856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17170432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     17301504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     17170432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     17432576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma       147456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72259840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       486400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       485376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       483328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       478208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma         2304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1979686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2404                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       268288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       270336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       268288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       272384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma         2304                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1129060                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27606578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     27606578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    689057686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    687607038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    684705743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    677452504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      3263957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1496335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5692092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2804488511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3405622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29012955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     29012955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    380069713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    382971009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    380069713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    385872304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5802591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      3263957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1599480821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3405622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     56619533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     56619533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1069127399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1070578047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1064775456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1063324808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9066549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4760292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5692092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4403969332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     39976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples     39976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    754673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    755712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    751600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    750576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000646799250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7804                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7804                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3647570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1185903                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1979685                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1129060                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1979685                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1129060                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    113                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            123773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            123733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            123809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            123736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           123709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             70529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             70584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             70642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             70592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            70551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70537                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64062315925                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9897860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116026080925                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32361.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58611.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2392                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1846081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1050861                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1979681                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1129060                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1736501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   82362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  74581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  84933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  51028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       211712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.743954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.851843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.579456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5262      2.49%      2.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4325      2.04%      4.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3355      1.58%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3156      1.49%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5236      2.47%     10.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2923      1.38%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3263      1.54%     13.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3053      1.44%     14.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       181139     85.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       211712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     253.664018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    953.567366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7096     90.93%     90.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      0.14%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          157      2.01%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.04%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          184      2.36%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          223      2.86%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           52      0.67%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           20      0.26%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399           16      0.21%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           23      0.29%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            2      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           12      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8448-8703            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10496-10751            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7804                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     144.679139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.336380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    146.616503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1039     13.31%     13.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           321      4.11%     17.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2713     34.76%     52.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1592     20.40%     72.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          170      2.18%     74.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191          166      2.13%     76.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223          113      1.45%     78.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          223      2.86%     81.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          502      6.43%     87.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          258      3.31%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          179      2.29%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           83      1.06%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415          129      1.65%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           27      0.35%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           37      0.47%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           13      0.17%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543           16      0.21%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575           17      0.22%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607           15      0.19%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           43      0.55%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           29      0.37%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           20      0.26%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           13      0.17%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            5      0.06%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            8      0.10%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            6      0.08%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863           13      0.17%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.01%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.01%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.01%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.04%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           48      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7804                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              126692608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72260864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               126698480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72259840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2804.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1599.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2804.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1599.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45176763125                       # Total gap between requests
system.mem_ctrls.avgGap                      14532.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1247184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma      1247184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     31128640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     31064064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     30931968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     30604288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma       143360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       256960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       155904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17170432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     17301504                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     17169408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     17432576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma       147456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27606577.702358476818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 27606577.702358476818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 689036436.426977992058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 687607038.389713644981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 684683076.497827053070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 677429837.696247816086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 3173291.975690925494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1496334.664876580238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5687842.536785297096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3450955.023563881405                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29012955.206317033619                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 29012955.206317033619                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 380069713.202753126621                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 382971008.723384797573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 380047046.831498205662                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 385872304.244016528130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5802591.041263406165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 3263957.460710666142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       486400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       485376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       483328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       478208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma         2304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2404                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       268288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       270336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       268288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       272384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma         2304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1145742635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma   1142286620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28464070920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  28404336745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  28270155910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  28039720475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma    146372910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     82014045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    331380665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  46106791080                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  16786613130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma  19253356000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 222758458380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 195215810395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 218029041075                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 221805090290                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2215756700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   6174966230                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58768.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58590.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58519.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58520.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58490.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58634.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     63529.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     77371.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     82494.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19179197.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    819658.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma    940105.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    830296.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    722122.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    812667.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    814310.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    540956.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2680106.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8925472310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2443980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33809542190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 182                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            91                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4007782.967033                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2839624.359378                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           91    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1364500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9630250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              91                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     74181844250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    364708250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11264444                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11264444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11264444                       # number of overall hits
system.cpu.icache.overall_hits::total        11264444                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          376                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            376                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          376                       # number of overall misses
system.cpu.icache.overall_misses::total           376                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16478750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16478750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16478750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16478750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11264820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11264820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11264820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11264820                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43826.462766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43826.462766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43826.462766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43826.462766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          376                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          376                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          376                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          376                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15889375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15889375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15889375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15889375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42258.976064                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42258.976064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42258.976064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42258.976064                       # average overall mshr miss latency
system.cpu.icache.replacements                    192                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11264444                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11264444                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          376                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           376                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16478750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16478750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11264820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11264820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43826.462766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43826.462766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          376                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          376                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15889375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15889375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42258.976064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42258.976064                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.295157                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2900356                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               192                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15106.020833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.295157                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.811123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22530016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22530016                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1060968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1060968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1060968                       # number of overall hits
system.cpu.dcache.overall_hits::total         1060968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5073                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5073                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5073                       # number of overall misses
system.cpu.dcache.overall_misses::total          5073                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    598723875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    598723875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    598723875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    598723875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1066041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1066041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1066041                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1066041                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004759                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004759                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 118021.658782                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 118021.658782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 118021.658782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 118021.658782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2404                       # number of writebacks
system.cpu.dcache.writebacks::total              2404                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1029                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1029                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41394                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41394                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    466994250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    466994250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    466994250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    466994250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91911625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91911625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 115478.301187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 115478.301187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 115478.301187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 115478.301187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2220.409359                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2220.409359                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       648851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          648851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    345966000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    345966000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       651824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       651824                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 116369.323915                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 116369.323915                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4222                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4222                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    338056750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    338056750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91911625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91911625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004517                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004517                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 114829.059103                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 114829.059103                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21769.688536                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21769.688536                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       412117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         412117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    252757875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    252757875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       414217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       414217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120360.892857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120360.892857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        37172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        37172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    128937500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    128937500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117215.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117215.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      3102324                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      3102324                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  32832131375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  32832131375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10583.076228                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10583.076228                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       763325                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       763325                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2338999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2338999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  31887410896                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  31887410896                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13632.930538                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13632.930538                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               86138                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4045                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.294932                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29086801                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29086801                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74546552500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                74546690000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    464                       # Simulator instruction rate (inst/s)
host_mem_usage                               25567416                       # Number of bytes of host memory used
host_op_rate                                      475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                141401.74                       # Real time elapsed on the host
host_tick_rate                                 319495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65633548                       # Number of instructions simulated
sim_ops                                      67142423                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045177                       # Number of seconds simulated
sim_ticks                                 45177196875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.311458                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3320627                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3412370                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                142                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22628                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3377410                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25261                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34624                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9363                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3546301                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   52768                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8602                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    20956907                       # Number of instructions committed
system.cpu.committedOps                      21211639                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.421308                       # CPI: cycles per instruction
system.cpu.discardedOps                         75239                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           10647000                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            646957                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6557702                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        22403099                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292286                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       91                       # number of quiesce instructions executed
system.cpu.numCycles                         71700035                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        91                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                13881212     65.44%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8718      0.04%     65.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 660461      3.11%     68.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6661247     31.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 21211639                       # Class of committed instruction
system.cpu.quiesceCycles                       583480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        49296936                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           96                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6213316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1979890                       # Transaction distribution
system.membus.trans_dist::ReadResp            1983213                       # Transaction distribution
system.membus.trans_dist::WriteReq            1163828                       # Transaction distribution
system.membus.trans_dist::WriteResp           1163828                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2405                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1835                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1100                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1101                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2946                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      3102324                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       3102324                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6216718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6299576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6204648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6204648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12505171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        24128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       411200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        93052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       539756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    198547376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    198547376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               199111260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9355186                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000012                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003413                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9355077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     109      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             9355186                       # Request fanout histogram
system.membus.reqLayer6.occupancy         15794912251                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            83382000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              926578                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16809875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           67810097                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12093042718                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1951750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     31784960                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     17170432                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     48955392                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     30998528                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     48889856                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7946240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       536576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8482816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4472832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       968704                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5441536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    703562022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    380068556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1083630579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    396025633                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    686154302                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1082179935                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1099587656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1066222859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2165810514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     31522816                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     17432576                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     49020928                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     18153472                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     48758784                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7880704                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       544768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8427520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4538368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5494784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma      1450643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    697759449                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    385871130                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1085081222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    401828207                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    677450442                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1079278649                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma      1450643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1099587656                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1063321572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2164359871                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2260992                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2260992                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3991962                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3991962                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        10332                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        10290                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        10262                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        65900                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       164000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       168096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       164000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total       168096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3018752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3018752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      3010560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      3014656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      3002368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      3002368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        31744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        13448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        13448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12505908                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        16214                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        16236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        16170                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         6094                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        16126                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        93052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      2623440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2688976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port      2623440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total      2688976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     48168960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     48234496                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     48037888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     48037888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       507904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       215056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       215056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    199131948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        21359878250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  16974139510                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10778010000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       208896                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      1450643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma      1450643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4351930                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5802573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13055790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5802573                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4351930                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10154503                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      1450643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma      1450643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10154503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10154503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23210294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1087983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10154503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      3263948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14506433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4351930                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1496330                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5848260                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1087983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14506433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4760278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20354694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1975668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1975668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1126656                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1126656                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        79952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]        79952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1509376                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1511424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1503232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1501184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         6728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6204648                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2557904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]      2557904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     48103424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     48037888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       215056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    198547376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4842372                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4842372    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4842372                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10081008980                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11004944000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1423571280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29012867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1452584147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29012867                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29057137                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58070004                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1452584147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58070004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1510654151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31784960                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17170432                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48955392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17825792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     31129600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48955392                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7946240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       536576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8482816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4456448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       972800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5429248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    703562022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    380068556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1083630579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    394574990                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    689055589                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1083630579                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1098137012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1069124145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2167261158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1     64312960                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1      1310720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1       327680                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1423571280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     29012867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1452584147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     29012867                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     29057137                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     58070004                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1452584147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     58070004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1510654151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     31784960                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     17301504                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     31064064                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     49020928                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7946240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       540672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8486912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       970752                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5459968                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    703562022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    382969843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1086531866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    397476277                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    687604946                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1085081222                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1101038299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1070574789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2171613088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        24128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        25856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        24128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        24128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          377                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          404                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       534075                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        38249                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         572324                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       534075                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       534075                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       534075                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        38249                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        572324                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     31129600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     31064064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     30932992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     30605312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         257280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          126698672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       153920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17170432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     17301504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     17170432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     17432576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma       147456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72259904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       486400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       485376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       483328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       478208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma         2304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1979688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2405                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       268288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       270336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       268288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       272384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma         2304                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1129061                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27606494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     27606494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    689055589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    687604946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    684703659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    677450442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      3263948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1496330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5694908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2804482809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3407029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29012867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     29012867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    380068556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    382969843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    380068556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    385871130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5802573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      3263948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1599477369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3407029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     56619361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     56619361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1069124145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1070574789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1064772215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1063321572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9066521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4760278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5694908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4403960178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     39976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples     39976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    754673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    755712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    751600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    750576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000646799250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7804                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7804                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3647575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1185903                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1979687                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1129061                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1979687                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1129061                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    113                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            123773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            123741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            123733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            123809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            123736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           123711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           123687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           123651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             70529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             70584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             70642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             70592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            70551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70537                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64062324550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9897870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116026142050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32361.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58611.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2392                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1846083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1050861                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1979683                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1129061                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1736501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   82362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  74581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  84933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  51028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       211712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.743954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.851843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.579456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5262      2.49%      2.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4325      2.04%      4.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3355      1.58%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3156      1.49%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5236      2.47%     10.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2923      1.38%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3263      1.54%     13.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3053      1.44%     14.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       181139     85.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       211712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     253.664018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    953.567366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7096     90.93%     90.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      0.14%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          157      2.01%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.04%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          184      2.36%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          223      2.86%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           52      0.67%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           20      0.26%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399           16      0.21%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           23      0.29%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            2      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           12      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8448-8703            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10496-10751            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7804                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     144.679139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.336380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    146.616503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1039     13.31%     13.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           321      4.11%     17.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2713     34.76%     52.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1592     20.40%     72.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          170      2.18%     74.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191          166      2.13%     76.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223          113      1.45%     78.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          223      2.86%     81.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          502      6.43%     87.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          258      3.31%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          179      2.29%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           83      1.06%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415          129      1.65%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           27      0.35%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           37      0.47%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           13      0.17%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543           16      0.21%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575           17      0.22%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607           15      0.19%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           43      0.55%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           29      0.37%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           20      0.26%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           13      0.17%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            5      0.06%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            8      0.10%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            6      0.08%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863           13      0.17%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.01%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.01%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.01%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.04%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           48      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7804                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              126692736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72260864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               126698608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72259904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2804.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1599.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2804.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1599.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45177181250                       # Total gap between requests
system.mem_ctrls.avgGap                      14532.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1247184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma      1247184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     31128640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     31064064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     30931968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     30604288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma       143360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       257088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       155904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17170432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     17301504                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     17169408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     17432576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma       147456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27606493.679783005267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 27606493.679783005267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 689034339.295757889748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 687604945.608967661858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 684680992.616366267204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 677427775.890533328056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 3173282.317551934160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1496330.110675995704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5690658.513217017986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3450944.520337728318                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29012866.903331968933                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 29012866.903331968933                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 380068556.433648824692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 382969843.123982012272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 380045890.131380558014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 385871129.814315199852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5802573.380666393787                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 3263947.526624846738                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       486400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       485376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       483328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       478208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma         2304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2405                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       268288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       270336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       268288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       272384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma         2304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1145742635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma   1142286620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28464070920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  28404336745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  28270155910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  28039720475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma    146372910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     82014045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    331441790                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  46106791080                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  16786613130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma  19253356000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 222758458380                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 195215810395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 218029041075                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 221805090290                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2215756700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   6174966230                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58768.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58590.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58519.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58520.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58490.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58634.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     63529.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     77371.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     82468.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19171222.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    819658.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma    940105.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    830296.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    722122.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    812667.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    814310.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    540956.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2680106.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8925472310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2443980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33809679690                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 182                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            91                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4007782.967033                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2839624.359378                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           91    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1364500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9630250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              91                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     74181981750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    364708250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11264454                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11264454                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11264454                       # number of overall hits
system.cpu.icache.overall_hits::total        11264454                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          377                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            377                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          377                       # number of overall misses
system.cpu.icache.overall_misses::total           377                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16521875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16521875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16521875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16521875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11264831                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11264831                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11264831                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11264831                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43824.602122                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43824.602122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43824.602122                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43824.602122                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          377                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          377                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          377                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          377                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15931000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15931000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42257.294430                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42257.294430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42257.294430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42257.294430                       # average overall mshr miss latency
system.cpu.icache.replacements                    193                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11264454                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11264454                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          377                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           377                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16521875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16521875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11264831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11264831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43824.602122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43824.602122                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42257.294430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42257.294430                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.295165                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24603712                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          40267.941080                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.295165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.811123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.811123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22530039                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22530039                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1060972                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1060972                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1060972                       # number of overall hits
system.cpu.dcache.overall_hits::total         1060972                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5075                       # number of overall misses
system.cpu.dcache.overall_misses::total          5075                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    598852625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    598852625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    598852625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    598852625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1066047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1066047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1066047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1066047                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004761                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004761                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004761                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004761                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 118000.517241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 118000.517241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 118000.517241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 118000.517241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2405                       # number of writebacks
system.cpu.dcache.writebacks::total              2405                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1029                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1029                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4046                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4046                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41394                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41394                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    467119875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    467119875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    467119875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    467119875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91911625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91911625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003795                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003795                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003795                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003795                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 115452.267672                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 115452.267672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 115452.267672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 115452.267672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2220.409359                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2220.409359                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4047                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       648855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          648855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    346094750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    346094750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       651830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       651830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 116334.369748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 116334.369748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4222                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4222                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    338182375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    338182375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91911625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91911625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 114793.745757                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 114793.745757                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21769.688536                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21769.688536                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       412117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         412117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    252757875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    252757875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       414217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       414217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120360.892857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120360.892857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        37172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        37172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    128937500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    128937500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117215.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117215.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      3102324                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      3102324                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  32832131375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  32832131375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10583.076228                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10583.076228                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       763325                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       763325                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2338999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2338999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  31887410896                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  31887410896                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13632.930538                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13632.930538                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1067054                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4559                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.054398                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29086827                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29086827                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74546690000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
