# First test
Write the code that implements a 2-input AND-gate in VHDL!

The entity should be named `first_test` and have two inputs; `in_a` and `in_b`. The should use the data type `std_logic`. There should be one output `in_b` which also should be of `std_logic` type.

The Architecture should be named `rtl`
