 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : encoder
Version: P-2019.03-SP5
Date   : Mon Apr 21 15:11:50 2025
****************************************

Operating Conditions: WCCOM   Library: tcb018g3d3wc_ccs
Wire Load Model Mode: segmented

  Startpoint: P_reg (rising edge-triggered flip-flop)
  Endpoint: P (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  encoder            ZeroWireload          tcb018g3d3wc_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  P_reg/CP (DFQD1)                         0.00      0.00       0.00 r
  P_reg/Q (DFQD1)                          0.05      0.49       0.49 f
  P (net)                        1                   0.00       0.49 f
  P (out)                                  0.05      0.00       0.49 f
  data arrival time                                             0.49
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
