<stg><name>crypto_kem_enc.1_Pipeline_4</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_71, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %ct_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ct

]]></Node>
<StgValue><ssdm name="ct_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index_load = load i9 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop:1 %exitcond8 = icmp_eq  i9 %loop_index_load, i9 402

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop:2 %empty = add i9 %loop_index_load, i9 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:3 %br_ln0 = br i1 %exitcond8, void %load-store-loop.split, void %VITIS_LOOP_377_2.i7.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="9">
<![CDATA[
load-store-loop.split:1 %empty_223 = trunc i9 %loop_index_load

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:5 %loop_index_udiv_cast = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %loop_index_load, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="loop_index_udiv_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
load-store-loop.split:12 %switch_ln0 = switch i2 %empty_223, void %.case.334, i2 0, void %.case.031, i2 1, void %.case.132, i2 2, void %.case.233

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit30:0 %store_ln0 = store i9 %empty, i9 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.exit30:1 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
load-store-loop.split:0 %gmem0_addr = getelementptr i8 %gmem0, i32 %ct_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.split:4 %gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
VITIS_LOOP_377_2.i7.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop.split:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.split:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 402, i64 402, i64 402

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
load-store-loop.split:6 %empty_224 = add i7 %loop_index_udiv_cast, i7 6

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="7">
<![CDATA[
load-store-loop.split:7 %p_cast8 = zext i7 %empty_224

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:8 %temp_addr = getelementptr i8 %temp, i32 0, i32 %p_cast8

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:9 %temp_1_addr = getelementptr i8 %temp_1, i32 0, i32 %p_cast8

]]></Node>
<StgValue><ssdm name="temp_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:10 %temp_2_addr = getelementptr i8 %temp_2, i32 0, i32 %p_cast8

]]></Node>
<StgValue><ssdm name="temp_2_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
load-store-loop.split:11 %temp_3_addr = getelementptr i8 %temp_3, i32 0, i32 %p_cast8

]]></Node>
<StgValue><ssdm name="temp_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_223" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.case.233:0 %store_ln0 = store i8 %gmem0_addr_read, i7 %temp_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_223" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.case.233:1 %br_ln0 = br void %.exit30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.case.132:0 %store_ln0 = store i8 %gmem0_addr_read, i7 %temp_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.case.132:1 %br_ln0 = br void %.exit30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.case.031:0 %store_ln0 = store i8 %gmem0_addr_read, i7 %temp_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.case.031:1 %br_ln0 = br void %.exit30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_223" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.case.334:0 %store_ln0 = store i8 %gmem0_addr_read, i7 %temp_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_223" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.case.334:1 %br_ln0 = br void %.exit30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="ct" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ct"/></StgValue>
</port>
<port id="52" name="temp_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="temp_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="temp_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="temp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="StgValue_56" to="loop_index" fromId="56" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="gmem0" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="62" from="empty_88" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="67" from="empty_44" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="71" from="empty_71" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="73" from="empty_58" to="specinterface_ln0" fromId="72" toId="7">
</dataflow>
<dataflow id="74" from="empty_44" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="80" from="empty_44" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="81" from="empty_44" to="specinterface_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.i32" to="ct_read" fromId="86" toId="8">
</dataflow>
<dataflow id="88" from="ct" to="ct_read" fromId="51" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="loop_index" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="92" from="loop_index" to="loop_index_load" fromId="6" toId="11">
</dataflow>
<dataflow id="93" from="loop_index_load" to="exitcond8" fromId="11" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_94" to="exitcond8" fromId="94" toId="12">
</dataflow>
<dataflow id="96" from="loop_index_load" to="empty" fromId="11" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_97" to="empty" fromId="97" toId="13">
</dataflow>
<dataflow id="99" from="exitcond8" to="br_ln0" fromId="12" toId="14">
</dataflow>
<dataflow id="100" from="loop_index_load" to="empty_223" fromId="11" toId="15">
</dataflow>
<dataflow id="102" from="_ssdm_op_PartSelect.i7.i9.i32.i32" to="loop_index_udiv_cast" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="loop_index_load" to="loop_index_udiv_cast" fromId="11" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="loop_index_udiv_cast" fromId="104" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_106" to="loop_index_udiv_cast" fromId="106" toId="16">
</dataflow>
<dataflow id="108" from="empty_223" to="switch_ln0" fromId="15" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_109" to="switch_ln0" fromId="109" toId="17">
</dataflow>
<dataflow id="112" from="StgValue_111" to="switch_ln0" fromId="111" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_113" to="switch_ln0" fromId="113" toId="17">
</dataflow>
<dataflow id="115" from="empty" to="store_ln0" fromId="13" toId="18">
</dataflow>
<dataflow id="116" from="loop_index" to="store_ln0" fromId="6" toId="18">
</dataflow>
<dataflow id="117" from="gmem0" to="gmem0_addr" fromId="50" toId="20">
</dataflow>
<dataflow id="118" from="ct_read" to="gmem0_addr" fromId="8" toId="20">
</dataflow>
<dataflow id="120" from="_ssdm_op_Read.m_axi.p1i8" to="gmem0_addr_read" fromId="119" toId="21">
</dataflow>
<dataflow id="121" from="gmem0_addr" to="gmem0_addr_read" fromId="20" toId="21">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_82" to="specpipeline_ln0" fromId="82" toId="22">
</dataflow>
<dataflow id="125" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="22">
</dataflow>
<dataflow id="126" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="22">
</dataflow>
<dataflow id="128" from="empty_44" to="specpipeline_ln0" fromId="66" toId="22">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="129" toId="23">
</dataflow>
<dataflow id="132" from="StgValue_131" to="speclooptripcount_ln0" fromId="131" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_131" to="speclooptripcount_ln0" fromId="131" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_131" to="speclooptripcount_ln0" fromId="131" toId="23">
</dataflow>
<dataflow id="135" from="loop_index_udiv_cast" to="empty_224" fromId="16" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_136" to="empty_224" fromId="136" toId="24">
</dataflow>
<dataflow id="138" from="empty_224" to="p_cast8" fromId="24" toId="25">
</dataflow>
<dataflow id="139" from="temp" to="temp_addr" fromId="55" toId="26">
</dataflow>
<dataflow id="140" from="StgValue_63" to="temp_addr" fromId="63" toId="26">
</dataflow>
<dataflow id="141" from="p_cast8" to="temp_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="142" from="temp_1" to="temp_1_addr" fromId="54" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_63" to="temp_1_addr" fromId="63" toId="27">
</dataflow>
<dataflow id="144" from="p_cast8" to="temp_1_addr" fromId="25" toId="27">
</dataflow>
<dataflow id="145" from="temp_2" to="temp_2_addr" fromId="53" toId="28">
</dataflow>
<dataflow id="146" from="StgValue_63" to="temp_2_addr" fromId="63" toId="28">
</dataflow>
<dataflow id="147" from="p_cast8" to="temp_2_addr" fromId="25" toId="28">
</dataflow>
<dataflow id="148" from="temp_3" to="temp_3_addr" fromId="52" toId="29">
</dataflow>
<dataflow id="149" from="StgValue_63" to="temp_3_addr" fromId="63" toId="29">
</dataflow>
<dataflow id="150" from="p_cast8" to="temp_3_addr" fromId="25" toId="29">
</dataflow>
<dataflow id="151" from="gmem0_addr_read" to="store_ln0" fromId="21" toId="30">
</dataflow>
<dataflow id="152" from="temp_2_addr" to="store_ln0" fromId="28" toId="30">
</dataflow>
<dataflow id="153" from="gmem0_addr_read" to="store_ln0" fromId="21" toId="32">
</dataflow>
<dataflow id="154" from="temp_1_addr" to="store_ln0" fromId="27" toId="32">
</dataflow>
<dataflow id="155" from="gmem0_addr_read" to="store_ln0" fromId="21" toId="34">
</dataflow>
<dataflow id="156" from="temp_addr" to="store_ln0" fromId="26" toId="34">
</dataflow>
<dataflow id="157" from="gmem0_addr_read" to="store_ln0" fromId="21" toId="36">
</dataflow>
<dataflow id="158" from="temp_3_addr" to="store_ln0" fromId="29" toId="36">
</dataflow>
<dataflow id="159" from="exitcond8" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="160" from="empty_223" to="StgValue_4" fromId="15" toId="4">
</dataflow>
<dataflow id="161" from="exitcond8" to="StgValue_3" fromId="12" toId="3">
</dataflow>
</dataflows>


</stg>
