#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Mon May 23 20:26:19 2016
# Process ID: 8952
# Log file: C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/impl_2/top_flyinglogo.vdi
# Journal file: C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source top_flyinglogo.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'u0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'u1'
INFO: [Project 1-454] Reading design checkpoint 'C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'u3'
INFO: [Project 1-454] Reading design checkpoint 'C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_2_synth_1/blk_mem_gen_2.dcp' for cell 'u6'
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4.1
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Xilinx/1/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'u0/inst'
Finished Parsing XDC File [c:/Xilinx/1/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'u0/inst'
Parsing XDC File [c:/Xilinx/1/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Xilinx/1/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Xilinx/1/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 884.770 ; gain = 423.613
Finished Parsing XDC File [c:/Xilinx/1/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'u0/inst'
Parsing XDC File [C:/Xilinx/1/Project/project_display_module/project_vga_logo.srcs/constrs_1/imports/sources/display_vga.xdc]
Finished Parsing XDC File [C:/Xilinx/1/Project/project_display_module/project_vga_logo.srcs/constrs_1/imports/sources/display_vga.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_2_synth_1/blk_mem_gen_2.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 884.801 ; gain = 687.609
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 8 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 907.918 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 99ca1db4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 907.918 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 2 cells.
Phase 2 Constant Propagation | Checksum: c6fbd361

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 907.918 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 122 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 6 unconnected cells.
Phase 3 Sweep | Checksum: 189baa6b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 907.918 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 189baa6b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 907.918 ; gain = 0.000
Implement Debug Cores | Checksum: 13c1da72e
Logic Optimization | Checksum: 13c1da72e

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 25 Total Ports: 84
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: cf4fb066

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 963.582 ; gain = 0.000
Ending Power Optimization Task | Checksum: cf4fb066

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 55.664
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 963.582 ; gain = 78.781
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 963.582 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/1/Project/project_display_module/project_vga_logo.runs/impl_2/top_flyinglogo_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 8 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: a6500df6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 963.582 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 6d892187

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 963.582 ; gain = 0.000
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus note are not locked:  'note[9]'  'note[8]'  'note[7]'  'note[6]'  'note[5]'  'note[4]' 
WARNING: [Place 30-12] An IO Bus note with more than one IO standard is found. Components associated with this bus are: 
	note[9] of IOStandard LVCMOS18
	note[8] of IOStandard LVCMOS18
	note[7] of IOStandard LVCMOS18
	note[6] of IOStandard LVCMOS18
	note[5] of IOStandard LVCMOS18
	note[4] of IOStandard LVCMOS18
	note[3] of IOStandard LVCMOS33
	note[2] of IOStandard LVCMOS33
	note[1] of IOStandard LVCMOS33
	note[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 6d892187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 6d892187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: c344be68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147d06dde

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 182ab3ea7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 191344f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 191344f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 191344f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 191344f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 191344f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 191344f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 160132733

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 160132733

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1e3813bd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 134212194

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 134212194

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1be8f635b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1f90cd01b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 24c326ef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 24c326ef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 24c326ef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 24c326ef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 24c326ef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 24c326ef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 24c326ef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 17274120e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 17274120e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.853. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1ac4c508a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 1ac4c508a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 1ac4c508a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1ac4c508a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1ac4c508a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1ac4c508a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 1ac4c508a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1d041d6b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1d041d6b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000
Ending Placer Task | Checksum: 16cc62ee6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 963.582 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 963.582 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 963.582 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 963.582 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 963.582 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 963.582 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in 8 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus note[9:0] are not locked:  note[9] note[8] note[7] note[6] note[5] note[4]
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus note[9:0] with more than one IO standard is found. Components associated with this bus are:  note[9] of IOStandard LVCMOS18; note[8] of IOStandard LVCMOS18; note[7] of IOStandard LVCMOS18; note[6] of IOStandard LVCMOS18; note[5] of IOStandard LVCMOS18; note[4] of IOStandard LVCMOS18; note[3] of IOStandard LVCMOS33; note[2] of IOStandard LVCMOS33; note[1] of IOStandard LVCMOS33; note[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
