

================================================================
== Vitis HLS Report for 'FIR_filter_1'
================================================================
* Date:           Wed Nov 12 23:43:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.641 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.64>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:37]   --->   Operation 3 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%FIR_coe_read_1 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read_17" [FIR_HLS.cpp:37]   --->   Operation 4 'read' 'FIR_coe_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%FIR_coe_read_2 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_16" [FIR_HLS.cpp:37]   --->   Operation 5 'read' 'FIR_coe_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_coe_read_3 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %FIR_coe_read_15" [FIR_HLS.cpp:37]   --->   Operation 6 'read' 'FIR_coe_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_coe_read_4 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_14" [FIR_HLS.cpp:37]   --->   Operation 7 'read' 'FIR_coe_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_coe_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read" [FIR_HLS.cpp:37]   --->   Operation 8 'read' 'FIR_coe_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_27" [FIR_HLS.cpp:37]   --->   Operation 9 'read' 'FIR_delays_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_26" [FIR_HLS.cpp:37]   --->   Operation 10 'read' 'FIR_delays_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%FIR_delays_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_25" [FIR_HLS.cpp:37]   --->   Operation 11 'read' 'FIR_delays_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FIR_delays_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read" [FIR_HLS.cpp:37]   --->   Operation 12 'read' 'FIR_delays_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%FIR_delays_write_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %x_n_read, i16 0" [FIR_HLS.cpp:42]   --->   Operation 13 'bitconcatenate' 'FIR_delays_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i32 %FIR_delays_write_assign" [FIR_HLS.cpp:40]   --->   Operation 14 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i10 %FIR_coe_read_9" [FIR_HLS.cpp:45]   --->   Operation 15 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.42ns)   --->   "%mul_ln45 = mul i42 %sext_ln40, i42 %sext_ln45" [FIR_HLS.cpp:45]   --->   Operation 16 'mul' 'mul_ln45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%FIR_accu32 = partselect i27 @_ssdm_op_PartSelect.i27.i42.i32.i32, i42 %mul_ln45, i32 15, i32 41" [FIR_HLS.cpp:45]   --->   Operation 17 'partselect' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i27.i15, i27 %FIR_accu32, i15 0" [FIR_HLS.cpp:45]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln45_26 = sext i42 %tmp" [FIR_HLS.cpp:45]   --->   Operation 19 'sext' 'sext_ln45_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln45_13 = sext i13 %FIR_coe_read_4" [FIR_HLS.cpp:45]   --->   Operation 20 'sext' 'sext_ln45_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i14 %FIR_coe_read_3" [FIR_HLS.cpp:45]   --->   Operation 21 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln45_14 = sext i13 %FIR_coe_read_2" [FIR_HLS.cpp:45]   --->   Operation 22 'sext' 'sext_ln45_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln45_16 = sext i32 %FIR_delays_read_18" [FIR_HLS.cpp:45]   --->   Operation 23 'sext' 'sext_ln45_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.42ns)   --->   "%mul_ln45_2 = mul i44 %sext_ln45_16, i44 %sext_ln45_13" [FIR_HLS.cpp:45]   --->   Operation 24 'mul' 'mul_ln45_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.06ns)   --->   "%add_ln45 = add i44 %sext_ln45_26, i44 %mul_ln45_2" [FIR_HLS.cpp:45]   --->   Operation 25 'add' 'add_ln45' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i29 @_ssdm_op_PartSelect.i29.i44.i32.i32, i44 %add_ln45, i32 15, i32 43" [FIR_HLS.cpp:45]   --->   Operation 26 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i29.i15, i29 %tmp_24, i15 0" [FIR_HLS.cpp:45]   --->   Operation 27 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln45_27 = sext i44 %tmp_25" [FIR_HLS.cpp:45]   --->   Operation 28 'sext' 'sext_ln45_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln45_18 = sext i32 %FIR_delays_read_19" [FIR_HLS.cpp:45]   --->   Operation 29 'sext' 'sext_ln45_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.42ns)   --->   "%mul_ln45_3 = mul i46 %sext_ln45_18, i46 %zext_ln45" [FIR_HLS.cpp:45]   --->   Operation 30 'mul' 'mul_ln45_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln45_19 = sext i46 %mul_ln45_3" [FIR_HLS.cpp:45]   --->   Operation 31 'sext' 'sext_ln45_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.07ns)   --->   "%add_ln45_5 = add i47 %sext_ln45_27, i47 %sext_ln45_19" [FIR_HLS.cpp:45]   --->   Operation 32 'add' 'add_ln45_5' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_5, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 33 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%and_ln45_4 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_9, i15 0" [FIR_HLS.cpp:45]   --->   Operation 34 'bitconcatenate' 'and_ln45_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln45_20 = sext i32 %FIR_delays_read_20" [FIR_HLS.cpp:45]   --->   Operation 35 'sext' 'sext_ln45_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.42ns)   --->   "%mul_ln45_4 = mul i45 %sext_ln45_20, i45 %sext_ln45_14" [FIR_HLS.cpp:45]   --->   Operation 36 'mul' 'mul_ln45_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln45_21 = sext i45 %mul_ln45_4" [FIR_HLS.cpp:45]   --->   Operation 37 'sext' 'sext_ln45_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.08ns)   --->   "%add_ln45_6 = add i47 %and_ln45_4, i47 %sext_ln45_21" [FIR_HLS.cpp:45]   --->   Operation 38 'add' 'add_ln45_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_6, i32 15, i32 46" [FIR_HLS.cpp:45]   --->   Operation 39 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:37]   --->   Operation 40 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln45_15 = sext i10 %FIR_coe_read_1" [FIR_HLS.cpp:45]   --->   Operation 41 'sext' 'sext_ln45_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%and_ln45_5 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_s, i15 0" [FIR_HLS.cpp:45]   --->   Operation 42 'bitconcatenate' 'and_ln45_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln45_22 = sext i32 %FIR_delays_read_21" [FIR_HLS.cpp:45]   --->   Operation 43 'sext' 'sext_ln45_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.42ns)   --->   "%mul_ln45_5 = mul i42 %sext_ln45_22, i42 %sext_ln45_15" [FIR_HLS.cpp:45]   --->   Operation 44 'mul' 'mul_ln45_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln45_23 = sext i42 %mul_ln45_5" [FIR_HLS.cpp:45]   --->   Operation 45 'sext' 'sext_ln45_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.08ns)   --->   "%add_ln45_7 = add i47 %and_ln45_5, i47 %sext_ln45_23" [FIR_HLS.cpp:45]   --->   Operation 46 'add' 'add_ln45_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i47.i32.i32, i47 %add_ln45_7, i32 31, i32 46" [FIR_HLS.cpp:47]   --->   Operation 47 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%newret = insertvalue i144 <undef>, i16 %y" [FIR_HLS.cpp:47]   --->   Operation 48 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i144 %newret, i32 %FIR_delays_read_20" [FIR_HLS.cpp:47]   --->   Operation 49 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i144 %newret2, i32 %FIR_delays_read_19" [FIR_HLS.cpp:47]   --->   Operation 50 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i144 %newret4, i32 %FIR_delays_read_18" [FIR_HLS.cpp:47]   --->   Operation 51 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i144 %newret6, i32 %FIR_delays_write_assign" [FIR_HLS.cpp:47]   --->   Operation 52 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i144 %newret8" [FIR_HLS.cpp:47]   --->   Operation 53 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.641ns
The critical path consists of the following:
	wire read operation ('x_n_read', FIR_HLS.cpp:37) on port 'x_n' (FIR_HLS.cpp:37) [11]  (0.000 ns)
	'mul' operation 42 bit ('mul_ln45', FIR_HLS.cpp:45) [25]  (3.420 ns)
	'add' operation 44 bit ('add_ln45', FIR_HLS.cpp:45) [35]  (1.062 ns)
	'add' operation 47 bit ('add_ln45_5', FIR_HLS.cpp:45) [42]  (1.076 ns)
	'add' operation 47 bit ('add_ln45_6', FIR_HLS.cpp:45) [48]  (1.083 ns)

 <State 2>: 4.503ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln45_5', FIR_HLS.cpp:45) [52]  (3.420 ns)
	'add' operation 47 bit ('add_ln45_7', FIR_HLS.cpp:45) [54]  (1.083 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
