
*** Running vivado
    with args -log negador_vio.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source negador_vio.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source negador_vio.tcl -notrace
Command: synth_design -top negador_vio -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 429.582 ; gain = 97.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'negador_vio' [C:/Users/chris/Documents/FPGA/negador/negador_vio_top.vhd:13]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/Users/chris/Documents/FPGA/negador/negador.runs/synth_1/.Xil/Vivado-7212-Asus-Vivobook/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_dut' of component 'vio_0' [C:/Users/chris/Documents/FPGA/negador/negador_vio_top.vhd:40]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/chris/Documents/FPGA/negador/negador.runs/synth_1/.Xil/Vivado-7212-Asus-Vivobook/realtime/vio_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/chris/Documents/FPGA/negador/negador.runs/synth_1/.Xil/Vivado-7212-Asus-Vivobook/realtime/ila_0_stub.vhdl:5' bound to instance 'ila_dut' of component 'ila_0' [C:/Users/chris/Documents/FPGA/negador/negador_vio_top.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/chris/Documents/FPGA/negador/negador.runs/synth_1/.Xil/Vivado-7212-Asus-Vivobook/realtime/ila_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'negador' [C:/Users/chris/Documents/FPGA/negador/negador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'negador' (1#1) [C:/Users/chris/Documents/FPGA/negador/negador.vhd:11]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'neg_dut'. This will prevent further optimization [C:/Users/chris/Documents/FPGA/negador/negador_vio_top.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'negador_vio' (2#1) [C:/Users/chris/Documents/FPGA/negador/negador_vio_top.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 483.379 ; gain = 151.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 483.379 ; gain = 151.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 483.379 ; gain = 151.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chris/Documents/FPGA/negador/negador.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_dut'
Finished Parsing XDC File [c:/Users/chris/Documents/FPGA/negador/negador.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_dut'
Parsing XDC File [c:/Users/chris/Documents/FPGA/negador/negador.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_dut'
Finished Parsing XDC File [c:/Users/chris/Documents/FPGA/negador/negador.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_dut'
Parsing XDC File [C:/Users/chris/Documents/FPGA/negador/negador.srcs/constrs_1/imports/Source/Arty-Z7-10-Master_ORIGINAL.xdc]
Finished Parsing XDC File [C:/Users/chris/Documents/FPGA/negador/negador.srcs/constrs_1/imports/Source/Arty-Z7-10-Master_ORIGINAL.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/Documents/FPGA/negador/negador.srcs/constrs_1/imports/Source/Arty-Z7-10-Master_ORIGINAL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/negador_vio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/negador_vio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 736.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 736.188 ; gain = 404.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 736.188 ; gain = 404.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_dut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_dut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 736.188 ; gain = 404.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 736.188 ; gain = 404.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 736.188 ; gain = 404.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 797.609 ; gain = 465.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 797.609 ; gain = 465.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 797.609 ; gain = 465.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 798.812 ; gain = 466.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 798.812 ; gain = 466.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 798.812 ; gain = 466.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 798.812 ; gain = 466.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 798.812 ; gain = 466.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 798.812 ; gain = 466.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ila_0_bbox_1 |     1|
|2     |vio_0_bbox_0 |     1|
|3     |LUT1         |     2|
|4     |IBUF         |     2|
|5     |OBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |     6|
|2     |  neg_dut |negador |     1|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 798.812 ; gain = 466.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 798.844 ; gain = 214.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 798.844 ; gain = 467.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 815.625 ; gain = 485.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/Documents/FPGA/negador/negador.runs/synth_1/negador_vio.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file negador_vio_utilization_synth.rpt -pb negador_vio_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 815.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 19:11:07 2024...
