INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:43:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 buffer40/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 1.298ns (20.412%)  route 5.061ns (79.588%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3020, unset)         0.508     0.508    buffer40/clk
                         FDRE                                         r  buffer40/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer40/dataReg_reg[4]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer40/control/Memory_reg[0][4][4]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 r  buffer40/control/outs[4]_i_4__1/O
                         net (fo=2, unplaced)         0.716     1.989    buffer40/control/outs[4]_i_4__1_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.032 f  buffer40/control/transmitValue_i_4__32/O
                         net (fo=33, unplaced)        0.316     2.348    buffer53/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     2.391 f  buffer53/control/dataReg[0]_i_2__13/O
                         net (fo=4, unplaced)         0.268     2.659    buffer27/control/fullReg_reg_3
                         LUT6 (Prop_lut6_I4_O)        0.043     2.702 f  buffer27/control/fullReg_i_2__19/O
                         net (fo=10, unplaced)        0.287     2.989    buffer27/control/transmitValue_reg_0
                         LUT2 (Prop_lut2_I0_O)        0.047     3.036 f  buffer27/control/transmitValue_i_4__21/O
                         net (fo=12, unplaced)        0.292     3.328    buffer53/control/fullReg_i_3__20_0
                         LUT4 (Prop_lut4_I3_O)        0.043     3.371 r  buffer53/control/fullReg_i_5__10/O
                         net (fo=2, unplaced)         0.255     3.626    control_merge6/tehb/control/outputValid_reg
                         LUT3 (Prop_lut3_I2_O)        0.043     3.669 r  control_merge6/tehb/control/fullReg_i_3__20/O
                         net (fo=18, unplaced)        0.301     3.970    control_merge6/fork_valid/generateBlocks[1].regblock/outputValid_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043     4.013 f  control_merge6/fork_valid/generateBlocks[1].regblock/C_loadEn_INST_0_i_6/O
                         net (fo=12, unplaced)        0.292     4.305    fork27/control/generateBlocks[0].regblock/fullReg_reg_1
                         LUT3 (Prop_lut3_I2_O)        0.043     4.348 f  fork27/control/generateBlocks[0].regblock/fullReg_i_2__17/O
                         net (fo=39, unplaced)        0.320     4.668    lsq2/handshake_lsq_lsq2_core/dataReg_reg[6]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.711 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[6]_i_25/O
                         net (fo=2, unplaced)         0.470     5.181    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.426 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_17/CO[3]
                         net (fo=1, unplaced)         0.007     5.433    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_17_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.587 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_20/O[3]
                         net (fo=1, unplaced)         0.456     6.043    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[7]
                         LUT5 (Prop_lut5_I4_O)        0.120     6.163 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_4/O
                         net (fo=1, unplaced)         0.377     6.540    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_0[7]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.583 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_1/O
                         net (fo=8, unplaced)         0.284     6.867    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_7
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=3020, unset)         0.483     9.183    lsq2/handshake_lsq_lsq2_core/clk
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.955    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  2.088    




