

================================================================
== Vitis HLS Report for 'seq_align_global_Pipeline_VITIS_LOOP_1108_11'
================================================================
* Date:           Thu Jul 27 16:51:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.600 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1108_11  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     323|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      74|    -|
|Register         |        -|     -|     201|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     201|     462|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_164_2_1_1_U552  |mux_164_2_1_1  |        0|   0|  0|  65|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  65|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln1065_fu_338_p2            |         +|   0|  0|  23|          16|          16|
    |ultimate_col_value_5_fu_410_p2  |         +|   0|  0|  39|          32|           2|
    |ultimate_row_value_5_fu_405_p2  |         +|   0|  0|  39|          32|           2|
    |ap_condition_399                |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_1_fu_420_p2         |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1065_fu_415_p2           |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1124_1_fu_457_p2         |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln1124_fu_451_p2           |      icmp|   0|  0|  20|          32|           2|
    |or_ln1108_fu_302_p2             |        or|   0|  0|  32|          32|          32|
    |or_ln1124_fu_463_p2             |        or|   0|  0|   2|           1|           1|
    |ultimate_col_value_6_fu_431_p3  |    select|   0|  0|  32|           1|          32|
    |ultimate_col_value_7_fu_444_p3  |    select|   0|  0|  32|           1|          32|
    |ultimate_row_value_6_fu_425_p3  |    select|   0|  0|  32|           1|          32|
    |ultimate_row_value_7_fu_437_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 323|         187|         192|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ultimate_col_value_fu_70     |   9|          2|   32|         64|
    |ultimate_row_value_fu_74     |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  74|         16|   69|        140|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |tmp_1_reg_590                 |   2|   0|    2|          0|
    |tmp_reg_506                   |   1|   0|    1|          0|
    |ultimate_col_value_4_reg_493  |  32|   0|   32|          0|
    |ultimate_col_value_5_reg_602  |  32|   0|   32|          0|
    |ultimate_col_value_fu_70      |  32|   0|   32|          0|
    |ultimate_row_value_4_reg_499  |  32|   0|   32|          0|
    |ultimate_row_value_5_reg_596  |  32|   0|   32|          0|
    |ultimate_row_value_fu_74      |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 201|   0|  201|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1108_11|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1108_11|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1108_11|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1108_11|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1108_11|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1108_11|  return value|
|traceback_V_address0     |  out|   16|   ap_memory|                                   traceback_V|         array|
|traceback_V_ce0          |  out|    1|   ap_memory|                                   traceback_V|         array|
|traceback_V_q0           |   in|    2|   ap_memory|                                   traceback_V|         array|
|traceback_V_1_address0   |  out|   16|   ap_memory|                                 traceback_V_1|         array|
|traceback_V_1_ce0        |  out|    1|   ap_memory|                                 traceback_V_1|         array|
|traceback_V_1_q0         |   in|    2|   ap_memory|                                 traceback_V_1|         array|
|traceback_V_2_address0   |  out|   16|   ap_memory|                                 traceback_V_2|         array|
|traceback_V_2_ce0        |  out|    1|   ap_memory|                                 traceback_V_2|         array|
|traceback_V_2_q0         |   in|    2|   ap_memory|                                 traceback_V_2|         array|
|traceback_V_3_address0   |  out|   16|   ap_memory|                                 traceback_V_3|         array|
|traceback_V_3_ce0        |  out|    1|   ap_memory|                                 traceback_V_3|         array|
|traceback_V_3_q0         |   in|    2|   ap_memory|                                 traceback_V_3|         array|
|traceback_V_4_address0   |  out|   16|   ap_memory|                                 traceback_V_4|         array|
|traceback_V_4_ce0        |  out|    1|   ap_memory|                                 traceback_V_4|         array|
|traceback_V_4_q0         |   in|    2|   ap_memory|                                 traceback_V_4|         array|
|traceback_V_5_address0   |  out|   16|   ap_memory|                                 traceback_V_5|         array|
|traceback_V_5_ce0        |  out|    1|   ap_memory|                                 traceback_V_5|         array|
|traceback_V_5_q0         |   in|    2|   ap_memory|                                 traceback_V_5|         array|
|traceback_V_6_address0   |  out|   16|   ap_memory|                                 traceback_V_6|         array|
|traceback_V_6_ce0        |  out|    1|   ap_memory|                                 traceback_V_6|         array|
|traceback_V_6_q0         |   in|    2|   ap_memory|                                 traceback_V_6|         array|
|traceback_V_7_address0   |  out|   16|   ap_memory|                                 traceback_V_7|         array|
|traceback_V_7_ce0        |  out|    1|   ap_memory|                                 traceback_V_7|         array|
|traceback_V_7_q0         |   in|    2|   ap_memory|                                 traceback_V_7|         array|
|traceback_V_8_address0   |  out|   16|   ap_memory|                                 traceback_V_8|         array|
|traceback_V_8_ce0        |  out|    1|   ap_memory|                                 traceback_V_8|         array|
|traceback_V_8_q0         |   in|    2|   ap_memory|                                 traceback_V_8|         array|
|traceback_V_9_address0   |  out|   16|   ap_memory|                                 traceback_V_9|         array|
|traceback_V_9_ce0        |  out|    1|   ap_memory|                                 traceback_V_9|         array|
|traceback_V_9_q0         |   in|    2|   ap_memory|                                 traceback_V_9|         array|
|traceback_V_10_address0  |  out|   16|   ap_memory|                                traceback_V_10|         array|
|traceback_V_10_ce0       |  out|    1|   ap_memory|                                traceback_V_10|         array|
|traceback_V_10_q0        |   in|    2|   ap_memory|                                traceback_V_10|         array|
|traceback_V_11_address0  |  out|   16|   ap_memory|                                traceback_V_11|         array|
|traceback_V_11_ce0       |  out|    1|   ap_memory|                                traceback_V_11|         array|
|traceback_V_11_q0        |   in|    2|   ap_memory|                                traceback_V_11|         array|
|traceback_V_12_address0  |  out|   16|   ap_memory|                                traceback_V_12|         array|
|traceback_V_12_ce0       |  out|    1|   ap_memory|                                traceback_V_12|         array|
|traceback_V_12_q0        |   in|    2|   ap_memory|                                traceback_V_12|         array|
|traceback_V_13_address0  |  out|   16|   ap_memory|                                traceback_V_13|         array|
|traceback_V_13_ce0       |  out|    1|   ap_memory|                                traceback_V_13|         array|
|traceback_V_13_q0        |   in|    2|   ap_memory|                                traceback_V_13|         array|
|traceback_V_14_address0  |  out|   16|   ap_memory|                                traceback_V_14|         array|
|traceback_V_14_ce0       |  out|    1|   ap_memory|                                traceback_V_14|         array|
|traceback_V_14_q0        |   in|    2|   ap_memory|                                traceback_V_14|         array|
|traceback_V_15_address0  |  out|   16|   ap_memory|                                traceback_V_15|         array|
|traceback_V_15_ce0       |  out|    1|   ap_memory|                                traceback_V_15|         array|
|traceback_V_15_q0        |   in|    2|   ap_memory|                                traceback_V_15|         array|
+-------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ultimate_col_value = alloca i32 1"   --->   Operation 6 'alloca' 'ultimate_col_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ultimate_row_value = alloca i32 1"   --->   Operation 7 'alloca' 'ultimate_row_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 1023, i32 %ultimate_row_value"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 1023, i32 %ultimate_col_value"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ultimate_col_value_4 = load i32 %ultimate_col_value"   --->   Operation 11 'load' 'ultimate_col_value_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ultimate_row_value_4 = load i32 %ultimate_row_value"   --->   Operation 12 'load' 'ultimate_row_value_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.35ns)   --->   "%or_ln1108 = or i32 %ultimate_col_value_4, i32 %ultimate_row_value_4" [seq_align_multiple.cpp:1108]   --->   Operation 14 'or' 'or_ln1108' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln1108, i32 31" [seq_align_multiple.cpp:1108]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1108 = br i1 %tmp, void %while.body_ifconv, void %while.cond.while.end_crit_edge.exitStub" [seq_align_multiple.cpp:1108]   --->   Operation 16 'br' 'br_ln1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1065 = trunc i32 %ultimate_col_value_4"   --->   Operation 17 'trunc' 'trunc_ln1065' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %ultimate_row_value_4, i32 4, i32 9"   --->   Operation 18 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %lshr_ln1, i10 0"   --->   Operation 19 'bitconcatenate' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln1065 = add i16 %tmp_3, i16 %trunc_ln1065"   --->   Operation 20 'add' 'add_ln1065' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1065 = zext i16 %add_ln1065"   --->   Operation 21 'zext' 'zext_ln1065' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%traceback_V_addr_1 = getelementptr i2 %traceback_V, i64 0, i64 %zext_ln1065"   --->   Operation 22 'getelementptr' 'traceback_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%traceback_V_1_addr_1 = getelementptr i2 %traceback_V_1, i64 0, i64 %zext_ln1065"   --->   Operation 23 'getelementptr' 'traceback_V_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%traceback_V_2_addr_1 = getelementptr i2 %traceback_V_2, i64 0, i64 %zext_ln1065"   --->   Operation 24 'getelementptr' 'traceback_V_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%traceback_V_3_addr_1 = getelementptr i2 %traceback_V_3, i64 0, i64 %zext_ln1065"   --->   Operation 25 'getelementptr' 'traceback_V_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%traceback_V_4_addr_1 = getelementptr i2 %traceback_V_4, i64 0, i64 %zext_ln1065"   --->   Operation 26 'getelementptr' 'traceback_V_4_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%traceback_V_5_addr_1 = getelementptr i2 %traceback_V_5, i64 0, i64 %zext_ln1065"   --->   Operation 27 'getelementptr' 'traceback_V_5_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%traceback_V_6_addr_1 = getelementptr i2 %traceback_V_6, i64 0, i64 %zext_ln1065"   --->   Operation 28 'getelementptr' 'traceback_V_6_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%traceback_V_7_addr_1 = getelementptr i2 %traceback_V_7, i64 0, i64 %zext_ln1065"   --->   Operation 29 'getelementptr' 'traceback_V_7_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%traceback_V_8_addr_1 = getelementptr i2 %traceback_V_8, i64 0, i64 %zext_ln1065"   --->   Operation 30 'getelementptr' 'traceback_V_8_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%traceback_V_9_addr_1 = getelementptr i2 %traceback_V_9, i64 0, i64 %zext_ln1065"   --->   Operation 31 'getelementptr' 'traceback_V_9_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%traceback_V_10_addr_1 = getelementptr i2 %traceback_V_10, i64 0, i64 %zext_ln1065"   --->   Operation 32 'getelementptr' 'traceback_V_10_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%traceback_V_11_addr_1 = getelementptr i2 %traceback_V_11, i64 0, i64 %zext_ln1065"   --->   Operation 33 'getelementptr' 'traceback_V_11_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%traceback_V_12_addr_1 = getelementptr i2 %traceback_V_12, i64 0, i64 %zext_ln1065"   --->   Operation 34 'getelementptr' 'traceback_V_12_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%traceback_V_13_addr_1 = getelementptr i2 %traceback_V_13, i64 0, i64 %zext_ln1065"   --->   Operation 35 'getelementptr' 'traceback_V_13_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%traceback_V_14_addr_1 = getelementptr i2 %traceback_V_14, i64 0, i64 %zext_ln1065"   --->   Operation 36 'getelementptr' 'traceback_V_14_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%traceback_V_15_addr_1 = getelementptr i2 %traceback_V_15, i64 0, i64 %zext_ln1065"   --->   Operation 37 'getelementptr' 'traceback_V_15_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%traceback_V_load = load i16 %traceback_V_addr_1"   --->   Operation 38 'load' 'traceback_V_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%traceback_V_1_load = load i16 %traceback_V_1_addr_1"   --->   Operation 39 'load' 'traceback_V_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 40 [2/2] (1.23ns)   --->   "%traceback_V_2_load = load i16 %traceback_V_2_addr_1"   --->   Operation 40 'load' 'traceback_V_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 41 [2/2] (1.23ns)   --->   "%traceback_V_3_load = load i16 %traceback_V_3_addr_1"   --->   Operation 41 'load' 'traceback_V_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%traceback_V_4_load = load i16 %traceback_V_4_addr_1"   --->   Operation 42 'load' 'traceback_V_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 43 [2/2] (1.23ns)   --->   "%traceback_V_5_load = load i16 %traceback_V_5_addr_1"   --->   Operation 43 'load' 'traceback_V_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%traceback_V_6_load = load i16 %traceback_V_6_addr_1"   --->   Operation 44 'load' 'traceback_V_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 45 [2/2] (1.23ns)   --->   "%traceback_V_7_load = load i16 %traceback_V_7_addr_1"   --->   Operation 45 'load' 'traceback_V_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%traceback_V_8_load = load i16 %traceback_V_8_addr_1"   --->   Operation 46 'load' 'traceback_V_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%traceback_V_9_load = load i16 %traceback_V_9_addr_1"   --->   Operation 47 'load' 'traceback_V_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%traceback_V_10_load = load i16 %traceback_V_10_addr_1"   --->   Operation 48 'load' 'traceback_V_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%traceback_V_11_load = load i16 %traceback_V_11_addr_1"   --->   Operation 49 'load' 'traceback_V_11_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%traceback_V_12_load = load i16 %traceback_V_12_addr_1"   --->   Operation 50 'load' 'traceback_V_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%traceback_V_13_load = load i16 %traceback_V_13_addr_1"   --->   Operation 51 'load' 'traceback_V_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%traceback_V_14_load = load i16 %traceback_V_14_addr_1"   --->   Operation 52 'load' 'traceback_V_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%traceback_V_15_load = load i16 %traceback_V_15_addr_1"   --->   Operation 53 'load' 'traceback_V_15_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>

State 3 <SV = 2> <Delay = 1.72>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ultimate_row_value_4"   --->   Operation 54 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (1.23ns)   --->   "%traceback_V_load = load i16 %traceback_V_addr_1"   --->   Operation 55 'load' 'traceback_V_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 56 [1/2] (1.23ns)   --->   "%traceback_V_1_load = load i16 %traceback_V_1_addr_1"   --->   Operation 56 'load' 'traceback_V_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 57 [1/2] (1.23ns)   --->   "%traceback_V_2_load = load i16 %traceback_V_2_addr_1"   --->   Operation 57 'load' 'traceback_V_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 58 [1/2] (1.23ns)   --->   "%traceback_V_3_load = load i16 %traceback_V_3_addr_1"   --->   Operation 58 'load' 'traceback_V_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 59 [1/2] (1.23ns)   --->   "%traceback_V_4_load = load i16 %traceback_V_4_addr_1"   --->   Operation 59 'load' 'traceback_V_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 60 [1/2] (1.23ns)   --->   "%traceback_V_5_load = load i16 %traceback_V_5_addr_1"   --->   Operation 60 'load' 'traceback_V_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 61 [1/2] (1.23ns)   --->   "%traceback_V_6_load = load i16 %traceback_V_6_addr_1"   --->   Operation 61 'load' 'traceback_V_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 62 [1/2] (1.23ns)   --->   "%traceback_V_7_load = load i16 %traceback_V_7_addr_1"   --->   Operation 62 'load' 'traceback_V_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 63 [1/2] (1.23ns)   --->   "%traceback_V_8_load = load i16 %traceback_V_8_addr_1"   --->   Operation 63 'load' 'traceback_V_8_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 64 [1/2] (1.23ns)   --->   "%traceback_V_9_load = load i16 %traceback_V_9_addr_1"   --->   Operation 64 'load' 'traceback_V_9_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%traceback_V_10_load = load i16 %traceback_V_10_addr_1"   --->   Operation 65 'load' 'traceback_V_10_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 66 [1/2] (1.23ns)   --->   "%traceback_V_11_load = load i16 %traceback_V_11_addr_1"   --->   Operation 66 'load' 'traceback_V_11_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 67 [1/2] (1.23ns)   --->   "%traceback_V_12_load = load i16 %traceback_V_12_addr_1"   --->   Operation 67 'load' 'traceback_V_12_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 68 [1/2] (1.23ns)   --->   "%traceback_V_13_load = load i16 %traceback_V_13_addr_1"   --->   Operation 68 'load' 'traceback_V_13_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 69 [1/2] (1.23ns)   --->   "%traceback_V_14_load = load i16 %traceback_V_14_addr_1"   --->   Operation 69 'load' 'traceback_V_14_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 70 [1/2] (1.23ns)   --->   "%traceback_V_15_load = load i16 %traceback_V_15_addr_1"   --->   Operation 70 'load' 'traceback_V_15_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 65536> <RAM>
ST_3 : Operation 71 [1/1] (0.48ns)   --->   "%tmp_1 = mux i2 @_ssdm_op_Mux.ap_auto.16i2.i4, i2 %traceback_V_load, i2 %traceback_V_1_load, i2 %traceback_V_2_load, i2 %traceback_V_3_load, i2 %traceback_V_4_load, i2 %traceback_V_5_load, i2 %traceback_V_6_load, i2 %traceback_V_7_load, i2 %traceback_V_8_load, i2 %traceback_V_9_load, i2 %traceback_V_10_load, i2 %traceback_V_11_load, i2 %traceback_V_12_load, i2 %traceback_V_13_load, i2 %traceback_V_14_load, i2 %traceback_V_15_load, i4 %empty"   --->   Operation 71 'mux' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.01ns)   --->   "%ultimate_row_value_5 = add i32 %ultimate_row_value_4, i32 4294967295" [seq_align_multiple.cpp:1111]   --->   Operation 72 'add' 'ultimate_row_value_5' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.01ns)   --->   "%ultimate_col_value_5 = add i32 %ultimate_col_value_4, i32 4294967295" [seq_align_multiple.cpp:1112]   --->   Operation 73 'add' 'ultimate_col_value_5' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln1109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [seq_align_multiple.cpp:1109]   --->   Operation 74 'specloopname' 'specloopname_ln1109' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.44ns)   --->   "%icmp_ln1065 = icmp_eq  i2 %tmp_1, i2 1"   --->   Operation 75 'icmp' 'icmp_ln1065' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.44ns)   --->   "%icmp_ln1065_1 = icmp_eq  i2 %tmp_1, i2 2"   --->   Operation 76 'icmp' 'icmp_ln1065_1' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node ultimate_row_value_7)   --->   "%ultimate_row_value_6 = select i1 %icmp_ln1065_1, i32 %ultimate_row_value_4, i32 %ultimate_row_value_5" [seq_align_multiple.cpp:1115]   --->   Operation 77 'select' 'ultimate_row_value_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node ultimate_col_value_7)   --->   "%ultimate_col_value_6 = select i1 %icmp_ln1065_1, i32 %ultimate_col_value_4, i32 %ultimate_col_value_5" [seq_align_multiple.cpp:1115]   --->   Operation 78 'select' 'ultimate_col_value_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.44ns) (out node of the LUT)   --->   "%ultimate_row_value_7 = select i1 %icmp_ln1065, i32 %ultimate_row_value_5, i32 %ultimate_row_value_6"   --->   Operation 79 'select' 'ultimate_row_value_7' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.44ns) (out node of the LUT)   --->   "%ultimate_col_value_7 = select i1 %icmp_ln1065, i32 %ultimate_col_value_5, i32 %ultimate_col_value_6"   --->   Operation 80 'select' 'ultimate_col_value_7' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.99ns)   --->   "%icmp_ln1124 = icmp_eq  i32 %ultimate_row_value_7, i32 4294967295" [seq_align_multiple.cpp:1124]   --->   Operation 81 'icmp' 'icmp_ln1124' <Predicate = (!tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.99ns)   --->   "%icmp_ln1124_1 = icmp_eq  i32 %ultimate_col_value_7, i32 4294967295" [seq_align_multiple.cpp:1124]   --->   Operation 82 'icmp' 'icmp_ln1124_1' <Predicate = (!tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.28ns)   --->   "%or_ln1124 = or i1 %icmp_ln1124, i1 %icmp_ln1124_1" [seq_align_multiple.cpp:1124]   --->   Operation 83 'or' 'or_ln1124' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1124 = br i1 %or_ln1124, void %if.end461, void %while.cond.while.end_crit_edge.exitStub" [seq_align_multiple.cpp:1124]   --->   Operation 84 'br' 'br_ln1124' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln1108 = store i32 %ultimate_row_value_7, i32 %ultimate_row_value" [seq_align_multiple.cpp:1108]   --->   Operation 85 'store' 'store_ln1108' <Predicate = (!tmp & !or_ln1124)> <Delay = 0.42>
ST_4 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln1108 = store i32 %ultimate_col_value_7, i32 %ultimate_col_value" [seq_align_multiple.cpp:1108]   --->   Operation 86 'store' 'store_ln1108' <Predicate = (!tmp & !or_ln1124)> <Delay = 0.42>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln1108 = br void %while.cond" [seq_align_multiple.cpp:1108]   --->   Operation 87 'br' 'br_ln1108' <Predicate = (!tmp & !or_ln1124)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (or_ln1124) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ traceback_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ traceback_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ultimate_col_value    (alloca        ) [ 01111]
ultimate_row_value    (alloca        ) [ 01111]
store_ln0             (store         ) [ 00000]
store_ln0             (store         ) [ 00000]
br_ln0                (br            ) [ 00000]
ultimate_col_value_4  (load          ) [ 01011]
ultimate_row_value_4  (load          ) [ 01011]
specpipeline_ln0      (specpipeline  ) [ 00000]
or_ln1108             (or            ) [ 00000]
tmp                   (bitselect     ) [ 01111]
br_ln1108             (br            ) [ 00000]
trunc_ln1065          (trunc         ) [ 00000]
lshr_ln1              (partselect    ) [ 00000]
tmp_3                 (bitconcatenate) [ 00000]
add_ln1065            (add           ) [ 00000]
zext_ln1065           (zext          ) [ 00000]
traceback_V_addr_1    (getelementptr ) [ 00010]
traceback_V_1_addr_1  (getelementptr ) [ 00010]
traceback_V_2_addr_1  (getelementptr ) [ 00010]
traceback_V_3_addr_1  (getelementptr ) [ 00010]
traceback_V_4_addr_1  (getelementptr ) [ 00010]
traceback_V_5_addr_1  (getelementptr ) [ 00010]
traceback_V_6_addr_1  (getelementptr ) [ 00010]
traceback_V_7_addr_1  (getelementptr ) [ 00010]
traceback_V_8_addr_1  (getelementptr ) [ 00010]
traceback_V_9_addr_1  (getelementptr ) [ 00010]
traceback_V_10_addr_1 (getelementptr ) [ 00010]
traceback_V_11_addr_1 (getelementptr ) [ 00010]
traceback_V_12_addr_1 (getelementptr ) [ 00010]
traceback_V_13_addr_1 (getelementptr ) [ 00010]
traceback_V_14_addr_1 (getelementptr ) [ 00010]
traceback_V_15_addr_1 (getelementptr ) [ 00010]
empty                 (trunc         ) [ 00000]
traceback_V_load      (load          ) [ 00000]
traceback_V_1_load    (load          ) [ 00000]
traceback_V_2_load    (load          ) [ 00000]
traceback_V_3_load    (load          ) [ 00000]
traceback_V_4_load    (load          ) [ 00000]
traceback_V_5_load    (load          ) [ 00000]
traceback_V_6_load    (load          ) [ 00000]
traceback_V_7_load    (load          ) [ 00000]
traceback_V_8_load    (load          ) [ 00000]
traceback_V_9_load    (load          ) [ 00000]
traceback_V_10_load   (load          ) [ 00000]
traceback_V_11_load   (load          ) [ 00000]
traceback_V_12_load   (load          ) [ 00000]
traceback_V_13_load   (load          ) [ 00000]
traceback_V_14_load   (load          ) [ 00000]
traceback_V_15_load   (load          ) [ 00000]
tmp_1                 (mux           ) [ 01001]
ultimate_row_value_5  (add           ) [ 01001]
ultimate_col_value_5  (add           ) [ 01001]
specloopname_ln1109   (specloopname  ) [ 00000]
icmp_ln1065           (icmp          ) [ 00000]
icmp_ln1065_1         (icmp          ) [ 00000]
ultimate_row_value_6  (select        ) [ 00000]
ultimate_col_value_6  (select        ) [ 00000]
ultimate_row_value_7  (select        ) [ 00000]
ultimate_col_value_7  (select        ) [ 00000]
icmp_ln1124           (icmp          ) [ 00000]
icmp_ln1124_1         (icmp          ) [ 00000]
or_ln1124             (or            ) [ 01001]
br_ln1124             (br            ) [ 00000]
store_ln1108          (store         ) [ 00000]
store_ln1108          (store         ) [ 00000]
br_ln1108             (br            ) [ 00000]
ret_ln0               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="traceback_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="traceback_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="traceback_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="traceback_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="traceback_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="traceback_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="traceback_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="traceback_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="traceback_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="traceback_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="traceback_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="traceback_V_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="traceback_V_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="traceback_V_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="traceback_V_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="traceback_V_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="traceback_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i6.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i2.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="ultimate_col_value_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ultimate_col_value/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ultimate_row_value_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ultimate_row_value/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="traceback_V_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="16" slack="0"/>
<pin id="82" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_addr_1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="traceback_V_1_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="16" slack="0"/>
<pin id="89" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_1_addr_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="traceback_V_2_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_2_addr_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="traceback_V_3_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="16" slack="0"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_3_addr_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="traceback_V_4_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_4_addr_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="traceback_V_5_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_5_addr_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="traceback_V_6_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_6_addr_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="traceback_V_7_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="16" slack="0"/>
<pin id="131" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_7_addr_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="traceback_V_8_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_8_addr_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="traceback_V_9_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_9_addr_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="traceback_V_10_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_10_addr_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="traceback_V_11_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="16" slack="0"/>
<pin id="159" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_11_addr_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="traceback_V_12_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_12_addr_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="traceback_V_13_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="0"/>
<pin id="173" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_13_addr_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="traceback_V_14_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="16" slack="0"/>
<pin id="180" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_14_addr_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="traceback_V_15_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="16" slack="0"/>
<pin id="187" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="traceback_V_15_addr_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_1_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_2_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_3_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_4_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_5_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_6_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_7_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_8_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_9_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_10_load/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_11_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_12_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_13_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_14_load/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="traceback_V_15_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln0_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln0_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="ultimate_col_value_4_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ultimate_col_value_4/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="ultimate_row_value_4_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ultimate_row_value_4/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln1108_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1108/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln1065_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1065/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="lshr_ln1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="0" index="3" bw="5" slack="0"/>
<pin id="325" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="6" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln1065_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1065/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln1065_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1065/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="empty_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="2" slack="0"/>
<pin id="370" dir="0" index="2" bw="2" slack="0"/>
<pin id="371" dir="0" index="3" bw="2" slack="0"/>
<pin id="372" dir="0" index="4" bw="2" slack="0"/>
<pin id="373" dir="0" index="5" bw="2" slack="0"/>
<pin id="374" dir="0" index="6" bw="2" slack="0"/>
<pin id="375" dir="0" index="7" bw="2" slack="0"/>
<pin id="376" dir="0" index="8" bw="2" slack="0"/>
<pin id="377" dir="0" index="9" bw="2" slack="0"/>
<pin id="378" dir="0" index="10" bw="2" slack="0"/>
<pin id="379" dir="0" index="11" bw="2" slack="0"/>
<pin id="380" dir="0" index="12" bw="2" slack="0"/>
<pin id="381" dir="0" index="13" bw="2" slack="0"/>
<pin id="382" dir="0" index="14" bw="2" slack="0"/>
<pin id="383" dir="0" index="15" bw="2" slack="0"/>
<pin id="384" dir="0" index="16" bw="2" slack="0"/>
<pin id="385" dir="0" index="17" bw="4" slack="0"/>
<pin id="386" dir="1" index="18" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="ultimate_row_value_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ultimate_row_value_5/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="ultimate_col_value_5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ultimate_col_value_5/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln1065_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="1"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln1065_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="1"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065_1/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="ultimate_row_value_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="2"/>
<pin id="428" dir="0" index="2" bw="32" slack="1"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ultimate_row_value_6/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="ultimate_col_value_6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="2"/>
<pin id="434" dir="0" index="2" bw="32" slack="1"/>
<pin id="435" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ultimate_col_value_6/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="ultimate_row_value_7_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ultimate_row_value_7/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="ultimate_col_value_7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="0" index="2" bw="32" slack="0"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ultimate_col_value_7/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln1124_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1124/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln1124_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1124_1/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln1124_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1124/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln1108_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="3"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1108/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln1108_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="3"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1108/4 "/>
</bind>
</comp>

<comp id="479" class="1005" name="ultimate_col_value_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ultimate_col_value "/>
</bind>
</comp>

<comp id="486" class="1005" name="ultimate_row_value_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ultimate_row_value "/>
</bind>
</comp>

<comp id="493" class="1005" name="ultimate_col_value_4_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ultimate_col_value_4 "/>
</bind>
</comp>

<comp id="499" class="1005" name="ultimate_row_value_4_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ultimate_row_value_4 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="510" class="1005" name="traceback_V_addr_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="1"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_addr_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="traceback_V_1_addr_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_1_addr_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="traceback_V_2_addr_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_2_addr_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="traceback_V_3_addr_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="1"/>
<pin id="527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_3_addr_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="traceback_V_4_addr_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="1"/>
<pin id="532" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_4_addr_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="traceback_V_5_addr_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="1"/>
<pin id="537" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_5_addr_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="traceback_V_6_addr_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_6_addr_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="traceback_V_7_addr_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="1"/>
<pin id="547" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_7_addr_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="traceback_V_8_addr_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_8_addr_1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="traceback_V_9_addr_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="1"/>
<pin id="557" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_9_addr_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="traceback_V_10_addr_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_10_addr_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="traceback_V_11_addr_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="1"/>
<pin id="567" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_11_addr_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="traceback_V_12_addr_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_12_addr_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="traceback_V_13_addr_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="1"/>
<pin id="577" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_13_addr_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="traceback_V_14_addr_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="1"/>
<pin id="582" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_14_addr_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="traceback_V_15_addr_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="1"/>
<pin id="587" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="traceback_V_15_addr_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="1"/>
<pin id="592" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="ultimate_row_value_5_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ultimate_row_value_5 "/>
</bind>
</comp>

<comp id="602" class="1005" name="ultimate_col_value_5_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ultimate_col_value_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="58" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="78" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="85" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="92" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="99" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="106" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="113" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="120" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="127" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="134" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="141" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="148" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="155" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="162" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="169" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="176" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="183" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="296" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="299" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="320" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="316" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="356"><net_src comp="344" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="357"><net_src comp="344" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="358"><net_src comp="344" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="359"><net_src comp="344" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="360"><net_src comp="344" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="361"><net_src comp="344" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="362"><net_src comp="344" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="363"><net_src comp="344" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="388"><net_src comp="190" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="389"><net_src comp="196" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="390"><net_src comp="202" pin="3"/><net_sink comp="367" pin=3"/></net>

<net id="391"><net_src comp="208" pin="3"/><net_sink comp="367" pin=4"/></net>

<net id="392"><net_src comp="214" pin="3"/><net_sink comp="367" pin=5"/></net>

<net id="393"><net_src comp="220" pin="3"/><net_sink comp="367" pin=6"/></net>

<net id="394"><net_src comp="226" pin="3"/><net_sink comp="367" pin=7"/></net>

<net id="395"><net_src comp="232" pin="3"/><net_sink comp="367" pin=8"/></net>

<net id="396"><net_src comp="238" pin="3"/><net_sink comp="367" pin=9"/></net>

<net id="397"><net_src comp="244" pin="3"/><net_sink comp="367" pin=10"/></net>

<net id="398"><net_src comp="250" pin="3"/><net_sink comp="367" pin=11"/></net>

<net id="399"><net_src comp="256" pin="3"/><net_sink comp="367" pin=12"/></net>

<net id="400"><net_src comp="262" pin="3"/><net_sink comp="367" pin=13"/></net>

<net id="401"><net_src comp="268" pin="3"/><net_sink comp="367" pin=14"/></net>

<net id="402"><net_src comp="274" pin="3"/><net_sink comp="367" pin=15"/></net>

<net id="403"><net_src comp="280" pin="3"/><net_sink comp="367" pin=16"/></net>

<net id="404"><net_src comp="364" pin="1"/><net_sink comp="367" pin=17"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="420" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="415" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="425" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="415" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="431" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="437" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="444" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="38" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="451" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="437" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="444" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="70" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="489"><net_src comp="74" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="496"><net_src comp="296" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="502"><net_src comp="299" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="509"><net_src comp="308" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="78" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="518"><net_src comp="85" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="523"><net_src comp="92" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="528"><net_src comp="99" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="533"><net_src comp="106" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="538"><net_src comp="113" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="543"><net_src comp="120" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="548"><net_src comp="127" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="553"><net_src comp="134" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="558"><net_src comp="141" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="563"><net_src comp="148" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="568"><net_src comp="155" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="573"><net_src comp="162" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="578"><net_src comp="169" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="583"><net_src comp="176" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="588"><net_src comp="183" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="593"><net_src comp="367" pin="18"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="599"><net_src comp="405" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="605"><net_src comp="410" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="444" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_1 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_2 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_3 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_4 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_5 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_6 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_7 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_8 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_9 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_10 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_11 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_12 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_13 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_14 | {2 3 }
	Port: seq_align_global_Pipeline_VITIS_LOOP_1108_11 : traceback_V_15 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		or_ln1108 : 1
		tmp : 1
		br_ln1108 : 2
		trunc_ln1065 : 1
		lshr_ln1 : 1
		tmp_3 : 2
		add_ln1065 : 3
		zext_ln1065 : 4
		traceback_V_addr_1 : 5
		traceback_V_1_addr_1 : 5
		traceback_V_2_addr_1 : 5
		traceback_V_3_addr_1 : 5
		traceback_V_4_addr_1 : 5
		traceback_V_5_addr_1 : 5
		traceback_V_6_addr_1 : 5
		traceback_V_7_addr_1 : 5
		traceback_V_8_addr_1 : 5
		traceback_V_9_addr_1 : 5
		traceback_V_10_addr_1 : 5
		traceback_V_11_addr_1 : 5
		traceback_V_12_addr_1 : 5
		traceback_V_13_addr_1 : 5
		traceback_V_14_addr_1 : 5
		traceback_V_15_addr_1 : 5
		traceback_V_load : 6
		traceback_V_1_load : 6
		traceback_V_2_load : 6
		traceback_V_3_load : 6
		traceback_V_4_load : 6
		traceback_V_5_load : 6
		traceback_V_6_load : 6
		traceback_V_7_load : 6
		traceback_V_8_load : 6
		traceback_V_9_load : 6
		traceback_V_10_load : 6
		traceback_V_11_load : 6
		traceback_V_12_load : 6
		traceback_V_13_load : 6
		traceback_V_14_load : 6
		traceback_V_15_load : 6
	State 3
		tmp_1 : 1
	State 4
		ultimate_row_value_6 : 1
		ultimate_col_value_6 : 1
		ultimate_row_value_7 : 2
		ultimate_col_value_7 : 2
		icmp_ln1124 : 3
		icmp_ln1124_1 : 3
		or_ln1124 : 4
		br_ln1124 : 4
		store_ln1108 : 3
		store_ln1108 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          | ultimate_row_value_6_fu_425 |    0    |    32   |
|  select  | ultimate_col_value_6_fu_431 |    0    |    32   |
|          | ultimate_row_value_7_fu_437 |    0    |    32   |
|          | ultimate_col_value_7_fu_444 |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |      add_ln1065_fu_338      |    0    |    23   |
|    add   | ultimate_row_value_5_fu_405 |    0    |    39   |
|          | ultimate_col_value_5_fu_410 |    0    |    39   |
|----------|-----------------------------|---------|---------|
|    mux   |         tmp_1_fu_367        |    0    |    65   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln1065_fu_415     |    0    |    8    |
|   icmp   |     icmp_ln1065_1_fu_420    |    0    |    8    |
|          |      icmp_ln1124_fu_451     |    0    |    20   |
|          |     icmp_ln1124_1_fu_457    |    0    |    20   |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1108_fu_302      |    0    |    32   |
|          |       or_ln1124_fu_463      |    0    |    2    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_308         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |     trunc_ln1065_fu_316     |    0    |    0    |
|          |         empty_fu_364        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       lshr_ln1_fu_320       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_3_fu_330        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln1065_fu_344     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   384   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        tmp_1_reg_590        |    2   |
|         tmp_reg_506         |    1   |
|traceback_V_10_addr_1_reg_560|   16   |
|traceback_V_11_addr_1_reg_565|   16   |
|traceback_V_12_addr_1_reg_570|   16   |
|traceback_V_13_addr_1_reg_575|   16   |
|traceback_V_14_addr_1_reg_580|   16   |
|traceback_V_15_addr_1_reg_585|   16   |
| traceback_V_1_addr_1_reg_515|   16   |
| traceback_V_2_addr_1_reg_520|   16   |
| traceback_V_3_addr_1_reg_525|   16   |
| traceback_V_4_addr_1_reg_530|   16   |
| traceback_V_5_addr_1_reg_535|   16   |
| traceback_V_6_addr_1_reg_540|   16   |
| traceback_V_7_addr_1_reg_545|   16   |
| traceback_V_8_addr_1_reg_550|   16   |
| traceback_V_9_addr_1_reg_555|   16   |
|  traceback_V_addr_1_reg_510 |   16   |
| ultimate_col_value_4_reg_493|   32   |
| ultimate_col_value_5_reg_602|   32   |
|  ultimate_col_value_reg_479 |   32   |
| ultimate_row_value_4_reg_499|   32   |
| ultimate_row_value_5_reg_596|   32   |
|  ultimate_row_value_reg_486 |   32   |
+-----------------------------+--------+
|            Total            |   451  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_190 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_196 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_202 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_208 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_214 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_220 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_226 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_232 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_238 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_244 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_250 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_256 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_262 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_268 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_274 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_280 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  ||  6.832  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   384  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   144  |
|  Register |    -   |   451  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   451  |   528  |
+-----------+--------+--------+--------+
