Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct  2 16:21:58 2023
| Host         : CAD41 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_top_control_sets_placed.rpt
| Design       : lab1_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      5 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              42 |           12 |
| Yes          | No                    | Yes                    |               9 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------+------------------+------------------+----------------+
|    Clock Signal   |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------+------------------+------------------+----------------+
|  sysclk_IBUF_BUFG |                                 |                  |                3 |              4 |
|  sysclk_IBUF_BUFG |                                 | btn_IBUF[3]      |                1 |              4 |
|  sysclk_IBUF_BUFG | mcounter/r_cnt[3]_i_1_n_0       | btn_IBUF[3]      |                1 |              4 |
|  sysclk_IBUF_BUFG | mfsm/state_reg[2]_i_1_n_0       | btn_IBUF[3]      |                1 |              5 |
|  sysclk_IBUF_BUFG | mdebouncer1/count[0]_i_1_n_0    |                  |                6 |             21 |
|  sysclk_IBUF_BUFG | mdebouncer2/count[0]_i_1__0_n_0 |                  |                6 |             21 |
+-------------------+---------------------------------+------------------+------------------+----------------+


