<stg><name>enqueue_dequeue_fram</name>


<trans_list>

<trans id="140" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="icmp_ln66" val="1"/>
</and_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac)

]]></Node>
<StgValue><ssdm name="ac_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln52 = icmp eq i2 %ac_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln52, label %1, label %4

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln65 = icmp eq i2 %ac_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln65, label %5, label %8

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln78 = icmp eq i2 %ac_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln78, label %9, label %12

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln91 = icmp eq i2 %ac_read, -1

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln91, label %13, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3">
<![CDATA[
:0  %available_spaces_vo_s = load i3* @available_spaces_vo, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_vo_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln92 = icmp eq i3 %available_spaces_vo_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2">
<![CDATA[
:2  %write_pointer_vo_loa = load i2* @write_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_vo_loa"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln92, label %._crit_edge, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="2">
<![CDATA[
.preheader4.preheader:0  %zext_ln96 = zext i2 %write_pointer_vo_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4.preheader:1  %mul_ln96 = mul i9 %zext_ln96, 100

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3">
<![CDATA[
:0  %available_spaces_vi_s = load i3* @available_spaces_vi, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_vi_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln79 = icmp eq i3 %available_spaces_vi_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2">
<![CDATA[
:2  %write_pointer_vi_loa = load i2* @write_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_vi_loa"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln79, label %._crit_edge, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="2">
<![CDATA[
.preheader5.preheader:0  %zext_ln83 = zext i2 %write_pointer_vi_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5.preheader:1  %mul_ln83 = mul i9 %zext_ln83, 100

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:2  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3">
<![CDATA[
:0  %available_spaces_be_s = load i3* @available_spaces_be, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_be_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln66 = icmp eq i3 %available_spaces_be_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2">
<![CDATA[
:2  %write_pointer_be_loa = load i2* @write_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_be_loa"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln66, label %._crit_edge, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="2">
<![CDATA[
.preheader6.preheader:0  %zext_ln70 = zext i2 %write_pointer_be_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:1  %mul_ln70 = mul i9 %zext_ln70, 100

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:2  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3">
<![CDATA[
:0  %available_spaces_bk_s = load i3* @available_spaces_bk, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_bk_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln53 = icmp eq i3 %available_spaces_bk_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2">
<![CDATA[
:2  %write_pointer_bk_loa = load i2* @write_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_bk_loa"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln53, label %._crit_edge, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="2">
<![CDATA[
.preheader7.preheader:0  %zext_ln57 = zext i2 %write_pointer_bk_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:1  %mul_ln57 = mul i9 %zext_ln57, 100

]]></Node>
<StgValue><ssdm name="mul_ln57"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:2  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader4:0  %vo_0 = phi i7 [ %vo, %14 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="vo_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="7">
<![CDATA[
.preheader4:1  %zext_ln95 = zext i7 %vo_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:2  %icmp_ln95 = icmp eq i7 %vo_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:4  %vo = add i7 %vo_0, 1

]]></Node>
<StgValue><ssdm name="vo"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln95, label %15, label %14

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln96_1 = zext i7 %vo_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_3 = load i8* %inout_frame_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln96 = add i9 %mul_ln96, %zext_ln95

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln101 = add i2 %write_pointer_vo_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln101, i2* @write_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln102 = add i3 %available_spaces_vo_s, -1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln102, i3* @available_spaces_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str68) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_3 = load i8* %inout_frame_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="9">
<![CDATA[
:5  %zext_ln96_2 = zext i9 %add_ln96 to i11

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln96_1 = add i11 %zext_ln96_2, -848

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln96_3 = zext i11 %add_ln96_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %edca_queues_addr_3 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="edca_queues_addr_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:9  store i8 %inout_frame_load_3, i8* %edca_queues_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader5:0  %vi_0 = phi i7 [ %vi, %10 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="vi_0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="7">
<![CDATA[
.preheader5:1  %zext_ln82 = zext i7 %vi_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:2  %icmp_ln82 = icmp eq i7 %vi_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:4  %vi = add i7 %vi_0, 1

]]></Node>
<StgValue><ssdm name="vi"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %icmp_ln82, label %11, label %10

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln83_1 = zext i7 %vi_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln83_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_2 = load i8* %inout_frame_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln83 = add i9 %mul_ln83, %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln88 = add i2 %write_pointer_vi_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln88, i2* @write_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln89 = add i3 %available_spaces_vi_s, -1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln89, i3* @available_spaces_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_2 = load i8* %inout_frame_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="9">
<![CDATA[
:5  %zext_ln83_2 = zext i9 %add_ln83 to i11

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln83_1 = add i11 %zext_ln83_2, 800

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln83_3 = zext i11 %add_ln83_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %edca_queues_addr_2 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln83_3

]]></Node>
<StgValue><ssdm name="edca_queues_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:9  store i8 %inout_frame_load_2, i8* %edca_queues_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader6:0  %be_0 = phi i7 [ %be, %6 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="be_0"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="7">
<![CDATA[
.preheader6:1  %zext_ln69 = zext i7 %be_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:2  %icmp_ln69 = icmp eq i7 %be_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:4  %be = add i7 %be_0, 1

]]></Node>
<StgValue><ssdm name="be"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln69, label %7, label %6

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln70_1 = zext i7 %be_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_1"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln70 = add i9 %mul_ln70, %zext_ln69

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln75 = add i2 %write_pointer_be_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln75, i2* @write_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln76 = add i3 %available_spaces_be_s, -1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln76, i3* @available_spaces_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="9">
<![CDATA[
:5  %zext_ln70_2 = zext i9 %add_ln70 to i10

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln70_1 = add i10 %zext_ln70_2, 400

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln70_3 = zext i10 %add_ln70_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %edca_queues_addr_1 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="edca_queues_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:9  store i8 %inout_frame_load_1, i8* %edca_queues_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader7:0  %bk_0 = phi i7 [ %bk, %2 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="bk_0"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="7">
<![CDATA[
.preheader7:1  %zext_ln56 = zext i7 %bk_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:2  %icmp_ln56 = icmp eq i7 %bk_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:4  %bk = add i7 %bk_0, 1

]]></Node>
<StgValue><ssdm name="bk"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %icmp_ln56, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln57_1 = zext i7 %bk_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load = load i8* %inout_frame_addr, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln57 = add i9 %zext_ln56, %mul_ln57

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln62 = add i2 %write_pointer_bk_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln62, i2* @write_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln63 = add i3 %available_spaces_bk_s, -1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln63, i3* @available_spaces_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load = load i8* %inout_frame_addr, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln57_2 = zext i9 %add_ln57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %edca_queues_addr = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln57_2

]]></Node>
<StgValue><ssdm name="edca_queues_addr"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:7  store i8 %inout_frame_load, i8* %edca_queues_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi i3 [ -2, %3 ], [ -2, %7 ], [ -2, %11 ], [ -2, %15 ], [ 0, %1 ], [ 1, %5 ], [ 2, %9 ], [ 0, %12 ], [ 3, %13 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="3">
<![CDATA[
._crit_edge:1  ret i3 %p_0

]]></Node>
<StgValue><ssdm name="ret_ln180"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="165" name="ac" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ac"/></StgValue>
</port>
<port id="166" name="inout_frame" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inout_frame"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="available_spaces_bk" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="available_spaces_bk"/></StgValue>
</port>
<port id="168" name="write_pointer_bk" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="write_pointer_bk"/></StgValue>
</port>
<port id="169" name="edca_queues" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="edca_queues"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="available_spaces_be" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="available_spaces_be"/></StgValue>
</port>
<port id="171" name="write_pointer_be" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="write_pointer_be"/></StgValue>
</port>
<port id="172" name="available_spaces_vi" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="available_spaces_vi"/></StgValue>
</port>
<port id="173" name="write_pointer_vi" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="write_pointer_vi"/></StgValue>
</port>
<port id="174" name="available_spaces_vo" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="available_spaces_vo"/></StgValue>
</port>
<port id="175" name="write_pointer_vo" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="write_pointer_vo"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="177" from="_ssdm_op_Read.ap_auto.i2" to="ac_read" fromId="176" toId="11">
</dataflow>
<dataflow id="178" from="ac" to="ac_read" fromId="165" toId="11">
</dataflow>
<dataflow id="179" from="ac_read" to="icmp_ln52" fromId="11" toId="12">
</dataflow>
<dataflow id="181" from="StgValue_180" to="icmp_ln52" fromId="180" toId="12">
</dataflow>
<dataflow id="182" from="icmp_ln52" to="br_ln52" fromId="12" toId="13">
</dataflow>
<dataflow id="183" from="ac_read" to="icmp_ln65" fromId="11" toId="14">
</dataflow>
<dataflow id="185" from="StgValue_184" to="icmp_ln65" fromId="184" toId="14">
</dataflow>
<dataflow id="186" from="icmp_ln65" to="br_ln65" fromId="14" toId="15">
</dataflow>
<dataflow id="187" from="ac_read" to="icmp_ln78" fromId="11" toId="16">
</dataflow>
<dataflow id="189" from="StgValue_188" to="icmp_ln78" fromId="188" toId="16">
</dataflow>
<dataflow id="190" from="icmp_ln78" to="br_ln78" fromId="16" toId="17">
</dataflow>
<dataflow id="191" from="ac_read" to="icmp_ln91" fromId="11" toId="18">
</dataflow>
<dataflow id="193" from="StgValue_192" to="icmp_ln91" fromId="192" toId="18">
</dataflow>
<dataflow id="194" from="icmp_ln91" to="br_ln91" fromId="18" toId="19">
</dataflow>
<dataflow id="195" from="available_spaces_vo" to="available_spaces_vo_s" fromId="174" toId="20">
</dataflow>
<dataflow id="196" from="available_spaces_vo_s" to="icmp_ln92" fromId="20" toId="21">
</dataflow>
<dataflow id="198" from="StgValue_197" to="icmp_ln92" fromId="197" toId="21">
</dataflow>
<dataflow id="199" from="write_pointer_vo" to="write_pointer_vo_loa" fromId="175" toId="22">
</dataflow>
<dataflow id="200" from="icmp_ln92" to="br_ln92" fromId="21" toId="23">
</dataflow>
<dataflow id="201" from="write_pointer_vo_loa" to="zext_ln96" fromId="22" toId="24">
</dataflow>
<dataflow id="202" from="zext_ln96" to="mul_ln96" fromId="24" toId="25">
</dataflow>
<dataflow id="204" from="StgValue_203" to="mul_ln96" fromId="203" toId="25">
</dataflow>
<dataflow id="205" from="available_spaces_vi" to="available_spaces_vi_s" fromId="172" toId="27">
</dataflow>
<dataflow id="206" from="available_spaces_vi_s" to="icmp_ln79" fromId="27" toId="28">
</dataflow>
<dataflow id="207" from="StgValue_197" to="icmp_ln79" fromId="197" toId="28">
</dataflow>
<dataflow id="208" from="write_pointer_vi" to="write_pointer_vi_loa" fromId="173" toId="29">
</dataflow>
<dataflow id="209" from="icmp_ln79" to="br_ln79" fromId="28" toId="30">
</dataflow>
<dataflow id="210" from="write_pointer_vi_loa" to="zext_ln83" fromId="29" toId="31">
</dataflow>
<dataflow id="211" from="zext_ln83" to="mul_ln83" fromId="31" toId="32">
</dataflow>
<dataflow id="212" from="StgValue_203" to="mul_ln83" fromId="203" toId="32">
</dataflow>
<dataflow id="213" from="available_spaces_be" to="available_spaces_be_s" fromId="170" toId="34">
</dataflow>
<dataflow id="214" from="available_spaces_be_s" to="icmp_ln66" fromId="34" toId="35">
</dataflow>
<dataflow id="215" from="StgValue_197" to="icmp_ln66" fromId="197" toId="35">
</dataflow>
<dataflow id="216" from="write_pointer_be" to="write_pointer_be_loa" fromId="171" toId="36">
</dataflow>
<dataflow id="217" from="icmp_ln66" to="br_ln66" fromId="35" toId="37">
</dataflow>
<dataflow id="218" from="write_pointer_be_loa" to="zext_ln70" fromId="36" toId="38">
</dataflow>
<dataflow id="219" from="zext_ln70" to="mul_ln70" fromId="38" toId="39">
</dataflow>
<dataflow id="220" from="StgValue_203" to="mul_ln70" fromId="203" toId="39">
</dataflow>
<dataflow id="221" from="available_spaces_bk" to="available_spaces_bk_s" fromId="167" toId="41">
</dataflow>
<dataflow id="222" from="available_spaces_bk_s" to="icmp_ln53" fromId="41" toId="42">
</dataflow>
<dataflow id="223" from="StgValue_197" to="icmp_ln53" fromId="197" toId="42">
</dataflow>
<dataflow id="224" from="write_pointer_bk" to="write_pointer_bk_loa" fromId="168" toId="43">
</dataflow>
<dataflow id="225" from="icmp_ln53" to="br_ln53" fromId="42" toId="44">
</dataflow>
<dataflow id="226" from="write_pointer_bk_loa" to="zext_ln57" fromId="43" toId="45">
</dataflow>
<dataflow id="227" from="zext_ln57" to="mul_ln57" fromId="45" toId="46">
</dataflow>
<dataflow id="228" from="StgValue_203" to="mul_ln57" fromId="203" toId="46">
</dataflow>
<dataflow id="229" from="vo" to="vo_0" fromId="52" toId="48">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="230" from="br_ln95" to="vo_0" fromId="70" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="232" from="StgValue_231" to="vo_0" fromId="231" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="233" from="br_ln95" to="vo_0" fromId="26" toId="48">
</dataflow>
<dataflow id="234" from="vo_0" to="zext_ln95" fromId="48" toId="49">
</dataflow>
<dataflow id="235" from="vo_0" to="icmp_ln95" fromId="48" toId="50">
</dataflow>
<dataflow id="237" from="StgValue_236" to="icmp_ln95" fromId="236" toId="50">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopTripCount" to="empty_38" fromId="238" toId="51">
</dataflow>
<dataflow id="241" from="StgValue_240" to="empty_38" fromId="240" toId="51">
</dataflow>
<dataflow id="242" from="StgValue_240" to="empty_38" fromId="240" toId="51">
</dataflow>
<dataflow id="243" from="StgValue_240" to="empty_38" fromId="240" toId="51">
</dataflow>
<dataflow id="244" from="vo_0" to="vo" fromId="48" toId="52">
</dataflow>
<dataflow id="246" from="StgValue_245" to="vo" fromId="245" toId="52">
</dataflow>
<dataflow id="247" from="icmp_ln95" to="br_ln95" fromId="50" toId="53">
</dataflow>
<dataflow id="248" from="vo_0" to="zext_ln96_1" fromId="48" toId="54">
</dataflow>
<dataflow id="249" from="inout_frame" to="inout_frame_addr_3" fromId="166" toId="55">
</dataflow>
<dataflow id="251" from="StgValue_250" to="inout_frame_addr_3" fromId="250" toId="55">
</dataflow>
<dataflow id="252" from="zext_ln96_1" to="inout_frame_addr_3" fromId="54" toId="55">
</dataflow>
<dataflow id="253" from="inout_frame_addr_3" to="inout_frame_load_3" fromId="55" toId="56">
</dataflow>
<dataflow id="254" from="mul_ln96" to="add_ln96" fromId="25" toId="57">
</dataflow>
<dataflow id="255" from="zext_ln95" to="add_ln96" fromId="49" toId="57">
</dataflow>
<dataflow id="256" from="write_pointer_vo_loa" to="add_ln101" fromId="22" toId="58">
</dataflow>
<dataflow id="257" from="StgValue_184" to="add_ln101" fromId="184" toId="58">
</dataflow>
<dataflow id="258" from="add_ln101" to="store_ln101" fromId="58" toId="59">
</dataflow>
<dataflow id="259" from="write_pointer_vo" to="store_ln101" fromId="175" toId="59">
</dataflow>
<dataflow id="260" from="available_spaces_vo_s" to="add_ln102" fromId="20" toId="60">
</dataflow>
<dataflow id="262" from="StgValue_261" to="add_ln102" fromId="261" toId="60">
</dataflow>
<dataflow id="263" from="add_ln102" to="store_ln102" fromId="60" toId="61">
</dataflow>
<dataflow id="264" from="available_spaces_vo" to="store_ln102" fromId="174" toId="61">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecLoopName" to="specloopname_ln95" fromId="265" toId="63">
</dataflow>
<dataflow id="268" from="p_str68" to="specloopname_ln95" fromId="267" toId="63">
</dataflow>
<dataflow id="269" from="inout_frame_addr_3" to="inout_frame_load_3" fromId="55" toId="64">
</dataflow>
<dataflow id="270" from="add_ln96" to="zext_ln96_2" fromId="57" toId="65">
</dataflow>
<dataflow id="271" from="zext_ln96_2" to="add_ln96_1" fromId="65" toId="66">
</dataflow>
<dataflow id="273" from="StgValue_272" to="add_ln96_1" fromId="272" toId="66">
</dataflow>
<dataflow id="274" from="add_ln96_1" to="zext_ln96_3" fromId="66" toId="67">
</dataflow>
<dataflow id="275" from="edca_queues" to="edca_queues_addr_3" fromId="169" toId="68">
</dataflow>
<dataflow id="276" from="StgValue_250" to="edca_queues_addr_3" fromId="250" toId="68">
</dataflow>
<dataflow id="277" from="zext_ln96_3" to="edca_queues_addr_3" fromId="67" toId="68">
</dataflow>
<dataflow id="278" from="inout_frame_load_3" to="store_ln96" fromId="64" toId="69">
</dataflow>
<dataflow id="279" from="edca_queues_addr_3" to="store_ln96" fromId="68" toId="69">
</dataflow>
<dataflow id="280" from="vi" to="vi_0" fromId="75" toId="71">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="281" from="br_ln82" to="vi_0" fromId="93" toId="71">
<BackEdge/>
</dataflow>
<dataflow id="282" from="StgValue_231" to="vi_0" fromId="231" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="283" from="br_ln82" to="vi_0" fromId="33" toId="71">
</dataflow>
<dataflow id="284" from="vi_0" to="zext_ln82" fromId="71" toId="72">
</dataflow>
<dataflow id="285" from="vi_0" to="icmp_ln82" fromId="71" toId="73">
</dataflow>
<dataflow id="286" from="StgValue_236" to="icmp_ln82" fromId="236" toId="73">
</dataflow>
<dataflow id="287" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="238" toId="74">
</dataflow>
<dataflow id="288" from="StgValue_240" to="empty_37" fromId="240" toId="74">
</dataflow>
<dataflow id="289" from="StgValue_240" to="empty_37" fromId="240" toId="74">
</dataflow>
<dataflow id="290" from="StgValue_240" to="empty_37" fromId="240" toId="74">
</dataflow>
<dataflow id="291" from="vi_0" to="vi" fromId="71" toId="75">
</dataflow>
<dataflow id="292" from="StgValue_245" to="vi" fromId="245" toId="75">
</dataflow>
<dataflow id="293" from="icmp_ln82" to="br_ln82" fromId="73" toId="76">
</dataflow>
<dataflow id="294" from="vi_0" to="zext_ln83_1" fromId="71" toId="77">
</dataflow>
<dataflow id="295" from="inout_frame" to="inout_frame_addr_2" fromId="166" toId="78">
</dataflow>
<dataflow id="296" from="StgValue_250" to="inout_frame_addr_2" fromId="250" toId="78">
</dataflow>
<dataflow id="297" from="zext_ln83_1" to="inout_frame_addr_2" fromId="77" toId="78">
</dataflow>
<dataflow id="298" from="inout_frame_addr_2" to="inout_frame_load_2" fromId="78" toId="79">
</dataflow>
<dataflow id="299" from="mul_ln83" to="add_ln83" fromId="32" toId="80">
</dataflow>
<dataflow id="300" from="zext_ln82" to="add_ln83" fromId="72" toId="80">
</dataflow>
<dataflow id="301" from="write_pointer_vi_loa" to="add_ln88" fromId="29" toId="81">
</dataflow>
<dataflow id="302" from="StgValue_184" to="add_ln88" fromId="184" toId="81">
</dataflow>
<dataflow id="303" from="add_ln88" to="store_ln88" fromId="81" toId="82">
</dataflow>
<dataflow id="304" from="write_pointer_vi" to="store_ln88" fromId="173" toId="82">
</dataflow>
<dataflow id="305" from="available_spaces_vi_s" to="add_ln89" fromId="27" toId="83">
</dataflow>
<dataflow id="306" from="StgValue_261" to="add_ln89" fromId="261" toId="83">
</dataflow>
<dataflow id="307" from="add_ln89" to="store_ln89" fromId="83" toId="84">
</dataflow>
<dataflow id="308" from="available_spaces_vi" to="store_ln89" fromId="172" toId="84">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecLoopName" to="specloopname_ln82" fromId="265" toId="86">
</dataflow>
<dataflow id="311" from="p_str5" to="specloopname_ln82" fromId="310" toId="86">
</dataflow>
<dataflow id="312" from="inout_frame_addr_2" to="inout_frame_load_2" fromId="78" toId="87">
</dataflow>
<dataflow id="313" from="add_ln83" to="zext_ln83_2" fromId="80" toId="88">
</dataflow>
<dataflow id="314" from="zext_ln83_2" to="add_ln83_1" fromId="88" toId="89">
</dataflow>
<dataflow id="316" from="StgValue_315" to="add_ln83_1" fromId="315" toId="89">
</dataflow>
<dataflow id="317" from="add_ln83_1" to="zext_ln83_3" fromId="89" toId="90">
</dataflow>
<dataflow id="318" from="edca_queues" to="edca_queues_addr_2" fromId="169" toId="91">
</dataflow>
<dataflow id="319" from="StgValue_250" to="edca_queues_addr_2" fromId="250" toId="91">
</dataflow>
<dataflow id="320" from="zext_ln83_3" to="edca_queues_addr_2" fromId="90" toId="91">
</dataflow>
<dataflow id="321" from="inout_frame_load_2" to="store_ln83" fromId="87" toId="92">
</dataflow>
<dataflow id="322" from="edca_queues_addr_2" to="store_ln83" fromId="91" toId="92">
</dataflow>
<dataflow id="323" from="be" to="be_0" fromId="98" toId="94">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="324" from="br_ln69" to="be_0" fromId="116" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="325" from="StgValue_231" to="be_0" fromId="231" toId="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="326" from="br_ln69" to="be_0" fromId="40" toId="94">
</dataflow>
<dataflow id="327" from="be_0" to="zext_ln69" fromId="94" toId="95">
</dataflow>
<dataflow id="328" from="be_0" to="icmp_ln69" fromId="94" toId="96">
</dataflow>
<dataflow id="329" from="StgValue_236" to="icmp_ln69" fromId="236" toId="96">
</dataflow>
<dataflow id="330" from="_ssdm_op_SpecLoopTripCount" to="empty_36" fromId="238" toId="97">
</dataflow>
<dataflow id="331" from="StgValue_240" to="empty_36" fromId="240" toId="97">
</dataflow>
<dataflow id="332" from="StgValue_240" to="empty_36" fromId="240" toId="97">
</dataflow>
<dataflow id="333" from="StgValue_240" to="empty_36" fromId="240" toId="97">
</dataflow>
<dataflow id="334" from="be_0" to="be" fromId="94" toId="98">
</dataflow>
<dataflow id="335" from="StgValue_245" to="be" fromId="245" toId="98">
</dataflow>
<dataflow id="336" from="icmp_ln69" to="br_ln69" fromId="96" toId="99">
</dataflow>
<dataflow id="337" from="be_0" to="zext_ln70_1" fromId="94" toId="100">
</dataflow>
<dataflow id="338" from="inout_frame" to="inout_frame_addr_1" fromId="166" toId="101">
</dataflow>
<dataflow id="339" from="StgValue_250" to="inout_frame_addr_1" fromId="250" toId="101">
</dataflow>
<dataflow id="340" from="zext_ln70_1" to="inout_frame_addr_1" fromId="100" toId="101">
</dataflow>
<dataflow id="341" from="inout_frame_addr_1" to="inout_frame_load_1" fromId="101" toId="102">
</dataflow>
<dataflow id="342" from="mul_ln70" to="add_ln70" fromId="39" toId="103">
</dataflow>
<dataflow id="343" from="zext_ln69" to="add_ln70" fromId="95" toId="103">
</dataflow>
<dataflow id="344" from="write_pointer_be_loa" to="add_ln75" fromId="36" toId="104">
</dataflow>
<dataflow id="345" from="StgValue_184" to="add_ln75" fromId="184" toId="104">
</dataflow>
<dataflow id="346" from="add_ln75" to="store_ln75" fromId="104" toId="105">
</dataflow>
<dataflow id="347" from="write_pointer_be" to="store_ln75" fromId="171" toId="105">
</dataflow>
<dataflow id="348" from="available_spaces_be_s" to="add_ln76" fromId="34" toId="106">
</dataflow>
<dataflow id="349" from="StgValue_261" to="add_ln76" fromId="261" toId="106">
</dataflow>
<dataflow id="350" from="add_ln76" to="store_ln76" fromId="106" toId="107">
</dataflow>
<dataflow id="351" from="available_spaces_be" to="store_ln76" fromId="170" toId="107">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecLoopName" to="specloopname_ln69" fromId="265" toId="109">
</dataflow>
<dataflow id="354" from="p_str4" to="specloopname_ln69" fromId="353" toId="109">
</dataflow>
<dataflow id="355" from="inout_frame_addr_1" to="inout_frame_load_1" fromId="101" toId="110">
</dataflow>
<dataflow id="356" from="add_ln70" to="zext_ln70_2" fromId="103" toId="111">
</dataflow>
<dataflow id="357" from="zext_ln70_2" to="add_ln70_1" fromId="111" toId="112">
</dataflow>
<dataflow id="359" from="StgValue_358" to="add_ln70_1" fromId="358" toId="112">
</dataflow>
<dataflow id="360" from="add_ln70_1" to="zext_ln70_3" fromId="112" toId="113">
</dataflow>
<dataflow id="361" from="edca_queues" to="edca_queues_addr_1" fromId="169" toId="114">
</dataflow>
<dataflow id="362" from="StgValue_250" to="edca_queues_addr_1" fromId="250" toId="114">
</dataflow>
<dataflow id="363" from="zext_ln70_3" to="edca_queues_addr_1" fromId="113" toId="114">
</dataflow>
<dataflow id="364" from="inout_frame_load_1" to="store_ln70" fromId="110" toId="115">
</dataflow>
<dataflow id="365" from="edca_queues_addr_1" to="store_ln70" fromId="114" toId="115">
</dataflow>
<dataflow id="366" from="bk" to="bk_0" fromId="121" toId="117">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="367" from="br_ln56" to="bk_0" fromId="137" toId="117">
<BackEdge/>
</dataflow>
<dataflow id="368" from="StgValue_231" to="bk_0" fromId="231" toId="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="369" from="br_ln56" to="bk_0" fromId="47" toId="117">
</dataflow>
<dataflow id="370" from="bk_0" to="zext_ln56" fromId="117" toId="118">
</dataflow>
<dataflow id="371" from="bk_0" to="icmp_ln56" fromId="117" toId="119">
</dataflow>
<dataflow id="372" from="StgValue_236" to="icmp_ln56" fromId="236" toId="119">
</dataflow>
<dataflow id="373" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="238" toId="120">
</dataflow>
<dataflow id="374" from="StgValue_240" to="empty" fromId="240" toId="120">
</dataflow>
<dataflow id="375" from="StgValue_240" to="empty" fromId="240" toId="120">
</dataflow>
<dataflow id="376" from="StgValue_240" to="empty" fromId="240" toId="120">
</dataflow>
<dataflow id="377" from="bk_0" to="bk" fromId="117" toId="121">
</dataflow>
<dataflow id="378" from="StgValue_245" to="bk" fromId="245" toId="121">
</dataflow>
<dataflow id="379" from="icmp_ln56" to="br_ln56" fromId="119" toId="122">
</dataflow>
<dataflow id="380" from="bk_0" to="zext_ln57_1" fromId="117" toId="123">
</dataflow>
<dataflow id="381" from="inout_frame" to="inout_frame_addr" fromId="166" toId="124">
</dataflow>
<dataflow id="382" from="StgValue_250" to="inout_frame_addr" fromId="250" toId="124">
</dataflow>
<dataflow id="383" from="zext_ln57_1" to="inout_frame_addr" fromId="123" toId="124">
</dataflow>
<dataflow id="384" from="inout_frame_addr" to="inout_frame_load" fromId="124" toId="125">
</dataflow>
<dataflow id="385" from="zext_ln56" to="add_ln57" fromId="118" toId="126">
</dataflow>
<dataflow id="386" from="mul_ln57" to="add_ln57" fromId="46" toId="126">
</dataflow>
<dataflow id="387" from="write_pointer_bk_loa" to="add_ln62" fromId="43" toId="127">
</dataflow>
<dataflow id="388" from="StgValue_184" to="add_ln62" fromId="184" toId="127">
</dataflow>
<dataflow id="389" from="add_ln62" to="store_ln62" fromId="127" toId="128">
</dataflow>
<dataflow id="390" from="write_pointer_bk" to="store_ln62" fromId="168" toId="128">
</dataflow>
<dataflow id="391" from="available_spaces_bk_s" to="add_ln63" fromId="41" toId="129">
</dataflow>
<dataflow id="392" from="StgValue_261" to="add_ln63" fromId="261" toId="129">
</dataflow>
<dataflow id="393" from="add_ln63" to="store_ln63" fromId="129" toId="130">
</dataflow>
<dataflow id="394" from="available_spaces_bk" to="store_ln63" fromId="167" toId="130">
</dataflow>
<dataflow id="395" from="_ssdm_op_SpecLoopName" to="specloopname_ln56" fromId="265" toId="132">
</dataflow>
<dataflow id="397" from="p_str3" to="specloopname_ln56" fromId="396" toId="132">
</dataflow>
<dataflow id="398" from="inout_frame_addr" to="inout_frame_load" fromId="124" toId="133">
</dataflow>
<dataflow id="399" from="add_ln57" to="zext_ln57_2" fromId="126" toId="134">
</dataflow>
<dataflow id="400" from="edca_queues" to="edca_queues_addr" fromId="169" toId="135">
</dataflow>
<dataflow id="401" from="StgValue_250" to="edca_queues_addr" fromId="250" toId="135">
</dataflow>
<dataflow id="402" from="zext_ln57_2" to="edca_queues_addr" fromId="134" toId="135">
</dataflow>
<dataflow id="403" from="inout_frame_load" to="store_ln57" fromId="133" toId="136">
</dataflow>
<dataflow id="404" from="edca_queues_addr" to="store_ln57" fromId="135" toId="136">
</dataflow>
<dataflow id="406" from="StgValue_405" to="p_0" fromId="405" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="407" from="br_ln64" to="p_0" fromId="131" toId="138">
</dataflow>
<dataflow id="408" from="StgValue_405" to="p_0" fromId="405" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="409" from="br_ln77" to="p_0" fromId="108" toId="138">
</dataflow>
<dataflow id="410" from="StgValue_405" to="p_0" fromId="405" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="411" from="br_ln90" to="p_0" fromId="85" toId="138">
</dataflow>
<dataflow id="412" from="StgValue_405" to="p_0" fromId="405" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="413" from="br_ln103" to="p_0" fromId="62" toId="138">
</dataflow>
<dataflow id="414" from="StgValue_197" to="p_0" fromId="197" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
<literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="415" from="br_ln53" to="p_0" fromId="44" toId="138">
</dataflow>
<dataflow id="417" from="StgValue_416" to="p_0" fromId="416" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="1"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="418" from="br_ln66" to="p_0" fromId="37" toId="138">
</dataflow>
<dataflow id="420" from="StgValue_419" to="p_0" fromId="419" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="1"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="421" from="br_ln79" to="p_0" fromId="30" toId="138">
</dataflow>
<dataflow id="422" from="StgValue_197" to="p_0" fromId="197" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="423" from="br_ln91" to="p_0" fromId="19" toId="138">
</dataflow>
<dataflow id="425" from="StgValue_424" to="p_0" fromId="424" toId="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln65" val="0"/>
<literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln91" val="1"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="426" from="br_ln92" to="p_0" fromId="23" toId="138">
</dataflow>
<dataflow id="427" from="p_0" to="ret_ln180" fromId="138" toId="139">
</dataflow>
<dataflow id="428" from="icmp_ln52" to="StgValue_1" fromId="12" toId="1">
</dataflow>
<dataflow id="429" from="icmp_ln65" to="StgValue_1" fromId="14" toId="1">
</dataflow>
<dataflow id="430" from="icmp_ln78" to="StgValue_1" fromId="16" toId="1">
</dataflow>
<dataflow id="431" from="icmp_ln91" to="StgValue_1" fromId="18" toId="1">
</dataflow>
<dataflow id="432" from="icmp_ln92" to="StgValue_1" fromId="21" toId="1">
</dataflow>
<dataflow id="433" from="icmp_ln79" to="StgValue_1" fromId="28" toId="1">
</dataflow>
<dataflow id="434" from="icmp_ln66" to="StgValue_1" fromId="35" toId="1">
</dataflow>
<dataflow id="435" from="icmp_ln53" to="StgValue_1" fromId="42" toId="1">
</dataflow>
<dataflow id="436" from="icmp_ln95" to="StgValue_2" fromId="50" toId="2">
</dataflow>
<dataflow id="437" from="icmp_ln82" to="StgValue_4" fromId="73" toId="4">
</dataflow>
<dataflow id="438" from="icmp_ln69" to="StgValue_6" fromId="96" toId="6">
</dataflow>
<dataflow id="439" from="icmp_ln56" to="StgValue_8" fromId="119" toId="8">
</dataflow>
</dataflows>


</stg>
