Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov 28 12:47:50 2018
| Host         : VMware running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file new_demo_timing_summary_routed.rpt -pb new_demo_timing_summary_routed.pb -rpx new_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : new_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Hold (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.586        0.000                      0                  210        0.264        0.000                      0                  210        3.000        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
ip_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHz    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHz    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ip_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_5MHz        192.586        0.000                      0                  210        0.264        0.000                      0                  210       13.360        0.000                       0                   103  
  clkfbout_clk_5MHz                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ip_clock/inst/clk_in1
  To Clock:  ip_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ip_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHz
  To Clock:  clk_out1_clk_5MHz

Setup :            0  Failing Endpoints,  Worst Slack      192.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.586ns  (required time - arrival time)
  Source:                 clock/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 3.055ns (46.480%)  route 3.518ns (53.520%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 199.958 - 200.000 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.296    -1.725    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124    -1.601 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.881    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.638     0.853    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     1.371 r  clock/n_reg[1]/Q
                         net (fo=2, routed)           0.651     2.022    clock/n_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.678 r  clock/n0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.678    clock/n0_carry_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.792 r  clock/n0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.792    clock/n0_carry_i_9_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.906 r  clock/n0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.906    clock/n0_carry__0_i_4_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  clock/n0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.020    clock/n0_carry__0_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.134 r  clock/n0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.134    clock/n0_carry__1_i_10_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  clock/n0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.248    clock/n0_carry__1_i_9_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.582 f  clock/n0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.950     4.532    clock/p_0_in[26]
    SLICE_X31Y96         LUT2 (Prop_lut2_I0_O)        0.303     4.835 r  clock/n0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.835    clock/n0_carry__2_i_7_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.385 r  clock/n0_carry__2/CO[3]
                         net (fo=2, routed)           0.950     6.335    clock/n0_carry__2_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  clock/n[0]_i_1/O
                         net (fo=32, routed)          0.967     7.426    clock/n[0]_i_1_n_0
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.044   197.613    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100   197.713 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   198.351    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   198.442 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.516   199.958    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[0]/C
                         clock pessimism              0.895   200.853    
                         clock uncertainty           -0.318   200.535    
    SLICE_X30Y91         FDRE (Setup_fdre_C_R)       -0.524   200.011    clock/n_reg[0]
  -------------------------------------------------------------------
                         required time                        200.011    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                192.586    

Slack (MET) :             192.586ns  (required time - arrival time)
  Source:                 clock/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 3.055ns (46.480%)  route 3.518ns (53.520%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 199.958 - 200.000 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.296    -1.725    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124    -1.601 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.881    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.638     0.853    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     1.371 r  clock/n_reg[1]/Q
                         net (fo=2, routed)           0.651     2.022    clock/n_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.678 r  clock/n0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.678    clock/n0_carry_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.792 r  clock/n0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.792    clock/n0_carry_i_9_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.906 r  clock/n0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.906    clock/n0_carry__0_i_4_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  clock/n0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.020    clock/n0_carry__0_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.134 r  clock/n0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.134    clock/n0_carry__1_i_10_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  clock/n0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.248    clock/n0_carry__1_i_9_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.582 f  clock/n0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.950     4.532    clock/p_0_in[26]
    SLICE_X31Y96         LUT2 (Prop_lut2_I0_O)        0.303     4.835 r  clock/n0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.835    clock/n0_carry__2_i_7_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.385 r  clock/n0_carry__2/CO[3]
                         net (fo=2, routed)           0.950     6.335    clock/n0_carry__2_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  clock/n[0]_i_1/O
                         net (fo=32, routed)          0.967     7.426    clock/n[0]_i_1_n_0
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.044   197.613    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100   197.713 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   198.351    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   198.442 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.516   199.958    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
                         clock pessimism              0.895   200.853    
                         clock uncertainty           -0.318   200.535    
    SLICE_X30Y91         FDRE (Setup_fdre_C_R)       -0.524   200.011    clock/n_reg[1]
  -------------------------------------------------------------------
                         required time                        200.011    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                192.586    

Slack (MET) :             192.586ns  (required time - arrival time)
  Source:                 clock/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 3.055ns (46.480%)  route 3.518ns (53.520%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 199.958 - 200.000 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.296    -1.725    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124    -1.601 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.881    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.638     0.853    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     1.371 r  clock/n_reg[1]/Q
                         net (fo=2, routed)           0.651     2.022    clock/n_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.678 r  clock/n0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.678    clock/n0_carry_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.792 r  clock/n0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.792    clock/n0_carry_i_9_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.906 r  clock/n0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.906    clock/n0_carry__0_i_4_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  clock/n0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.020    clock/n0_carry__0_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.134 r  clock/n0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.134    clock/n0_carry__1_i_10_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  clock/n0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.248    clock/n0_carry__1_i_9_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.582 f  clock/n0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.950     4.532    clock/p_0_in[26]
    SLICE_X31Y96         LUT2 (Prop_lut2_I0_O)        0.303     4.835 r  clock/n0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.835    clock/n0_carry__2_i_7_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.385 r  clock/n0_carry__2/CO[3]
                         net (fo=2, routed)           0.950     6.335    clock/n0_carry__2_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  clock/n[0]_i_1/O
                         net (fo=32, routed)          0.967     7.426    clock/n[0]_i_1_n_0
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.044   197.613    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100   197.713 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   198.351    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   198.442 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.516   199.958    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[2]/C
                         clock pessimism              0.895   200.853    
                         clock uncertainty           -0.318   200.535    
    SLICE_X30Y91         FDRE (Setup_fdre_C_R)       -0.524   200.011    clock/n_reg[2]
  -------------------------------------------------------------------
                         required time                        200.011    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                192.586    

Slack (MET) :             192.586ns  (required time - arrival time)
  Source:                 clock/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 3.055ns (46.480%)  route 3.518ns (53.520%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 199.958 - 200.000 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.296    -1.725    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124    -1.601 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.881    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.638     0.853    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     1.371 r  clock/n_reg[1]/Q
                         net (fo=2, routed)           0.651     2.022    clock/n_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.678 r  clock/n0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.678    clock/n0_carry_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.792 r  clock/n0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.792    clock/n0_carry_i_9_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.906 r  clock/n0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.906    clock/n0_carry__0_i_4_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  clock/n0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.020    clock/n0_carry__0_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.134 r  clock/n0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.134    clock/n0_carry__1_i_10_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  clock/n0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.248    clock/n0_carry__1_i_9_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.582 f  clock/n0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.950     4.532    clock/p_0_in[26]
    SLICE_X31Y96         LUT2 (Prop_lut2_I0_O)        0.303     4.835 r  clock/n0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.835    clock/n0_carry__2_i_7_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.385 r  clock/n0_carry__2/CO[3]
                         net (fo=2, routed)           0.950     6.335    clock/n0_carry__2_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  clock/n[0]_i_1/O
                         net (fo=32, routed)          0.967     7.426    clock/n[0]_i_1_n_0
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.044   197.613    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100   197.713 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   198.351    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   198.442 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.516   199.958    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[3]/C
                         clock pessimism              0.895   200.853    
                         clock uncertainty           -0.318   200.535    
    SLICE_X30Y91         FDRE (Setup_fdre_C_R)       -0.524   200.011    clock/n_reg[3]
  -------------------------------------------------------------------
                         required time                        200.011    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                192.586    

Slack (MET) :             192.701ns  (required time - arrival time)
  Source:                 clock/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 3.055ns (47.498%)  route 3.377ns (52.502%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 199.958 - 200.000 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.296    -1.725    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124    -1.601 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.881    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.638     0.853    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     1.371 r  clock/n_reg[1]/Q
                         net (fo=2, routed)           0.651     2.022    clock/n_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.678 r  clock/n0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.678    clock/n0_carry_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.792 r  clock/n0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.792    clock/n0_carry_i_9_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.906 r  clock/n0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.906    clock/n0_carry__0_i_4_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  clock/n0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.020    clock/n0_carry__0_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.134 r  clock/n0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.134    clock/n0_carry__1_i_10_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  clock/n0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.248    clock/n0_carry__1_i_9_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.582 f  clock/n0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.950     4.532    clock/p_0_in[26]
    SLICE_X31Y96         LUT2 (Prop_lut2_I0_O)        0.303     4.835 r  clock/n0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.835    clock/n0_carry__2_i_7_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.385 r  clock/n0_carry__2/CO[3]
                         net (fo=2, routed)           0.950     6.335    clock/n0_carry__2_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  clock/n[0]_i_1/O
                         net (fo=32, routed)          0.826     7.285    clock/n[0]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  clock/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.044   197.613    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100   197.713 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   198.351    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   198.442 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.516   199.958    clock/selected_5MHZ_BUFG
    SLICE_X30Y92         FDRE                                         r  clock/n_reg[4]/C
                         clock pessimism              0.870   200.828    
                         clock uncertainty           -0.318   200.510    
    SLICE_X30Y92         FDRE (Setup_fdre_C_R)       -0.524   199.986    clock/n_reg[4]
  -------------------------------------------------------------------
                         required time                        199.986    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                192.701    

Slack (MET) :             192.701ns  (required time - arrival time)
  Source:                 clock/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 3.055ns (47.498%)  route 3.377ns (52.502%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 199.958 - 200.000 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.296    -1.725    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124    -1.601 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.881    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.638     0.853    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     1.371 r  clock/n_reg[1]/Q
                         net (fo=2, routed)           0.651     2.022    clock/n_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.678 r  clock/n0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.678    clock/n0_carry_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.792 r  clock/n0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.792    clock/n0_carry_i_9_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.906 r  clock/n0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.906    clock/n0_carry__0_i_4_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  clock/n0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.020    clock/n0_carry__0_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.134 r  clock/n0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.134    clock/n0_carry__1_i_10_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  clock/n0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.248    clock/n0_carry__1_i_9_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.582 f  clock/n0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.950     4.532    clock/p_0_in[26]
    SLICE_X31Y96         LUT2 (Prop_lut2_I0_O)        0.303     4.835 r  clock/n0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.835    clock/n0_carry__2_i_7_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.385 r  clock/n0_carry__2/CO[3]
                         net (fo=2, routed)           0.950     6.335    clock/n0_carry__2_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  clock/n[0]_i_1/O
                         net (fo=32, routed)          0.826     7.285    clock/n[0]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  clock/n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.044   197.613    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100   197.713 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   198.351    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   198.442 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.516   199.958    clock/selected_5MHZ_BUFG
    SLICE_X30Y92         FDRE                                         r  clock/n_reg[5]/C
                         clock pessimism              0.870   200.828    
                         clock uncertainty           -0.318   200.510    
    SLICE_X30Y92         FDRE (Setup_fdre_C_R)       -0.524   199.986    clock/n_reg[5]
  -------------------------------------------------------------------
                         required time                        199.986    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                192.701    

Slack (MET) :             192.701ns  (required time - arrival time)
  Source:                 clock/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 3.055ns (47.498%)  route 3.377ns (52.502%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 199.958 - 200.000 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.296    -1.725    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124    -1.601 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.881    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.638     0.853    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     1.371 r  clock/n_reg[1]/Q
                         net (fo=2, routed)           0.651     2.022    clock/n_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.678 r  clock/n0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.678    clock/n0_carry_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.792 r  clock/n0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.792    clock/n0_carry_i_9_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.906 r  clock/n0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.906    clock/n0_carry__0_i_4_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  clock/n0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.020    clock/n0_carry__0_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.134 r  clock/n0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.134    clock/n0_carry__1_i_10_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  clock/n0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.248    clock/n0_carry__1_i_9_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.582 f  clock/n0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.950     4.532    clock/p_0_in[26]
    SLICE_X31Y96         LUT2 (Prop_lut2_I0_O)        0.303     4.835 r  clock/n0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.835    clock/n0_carry__2_i_7_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.385 r  clock/n0_carry__2/CO[3]
                         net (fo=2, routed)           0.950     6.335    clock/n0_carry__2_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  clock/n[0]_i_1/O
                         net (fo=32, routed)          0.826     7.285    clock/n[0]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  clock/n_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.044   197.613    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100   197.713 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   198.351    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   198.442 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.516   199.958    clock/selected_5MHZ_BUFG
    SLICE_X30Y92         FDRE                                         r  clock/n_reg[6]/C
                         clock pessimism              0.870   200.828    
                         clock uncertainty           -0.318   200.510    
    SLICE_X30Y92         FDRE (Setup_fdre_C_R)       -0.524   199.986    clock/n_reg[6]
  -------------------------------------------------------------------
                         required time                        199.986    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                192.701    

Slack (MET) :             192.701ns  (required time - arrival time)
  Source:                 clock/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 3.055ns (47.498%)  route 3.377ns (52.502%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.042ns = ( 199.958 - 200.000 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.296    -1.725    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124    -1.601 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.881    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.638     0.853    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     1.371 r  clock/n_reg[1]/Q
                         net (fo=2, routed)           0.651     2.022    clock/n_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.678 r  clock/n0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.678    clock/n0_carry_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.792 r  clock/n0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.792    clock/n0_carry_i_9_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.906 r  clock/n0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.906    clock/n0_carry__0_i_4_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  clock/n0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.020    clock/n0_carry__0_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.134 r  clock/n0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.134    clock/n0_carry__1_i_10_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  clock/n0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.248    clock/n0_carry__1_i_9_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.582 f  clock/n0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.950     4.532    clock/p_0_in[26]
    SLICE_X31Y96         LUT2 (Prop_lut2_I0_O)        0.303     4.835 r  clock/n0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.835    clock/n0_carry__2_i_7_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.385 r  clock/n0_carry__2/CO[3]
                         net (fo=2, routed)           0.950     6.335    clock/n0_carry__2_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  clock/n[0]_i_1/O
                         net (fo=32, routed)          0.826     7.285    clock/n[0]_i_1_n_0
    SLICE_X30Y92         FDRE                                         r  clock/n_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.044   197.613    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100   197.713 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   198.351    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   198.442 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.516   199.958    clock/selected_5MHZ_BUFG
    SLICE_X30Y92         FDRE                                         r  clock/n_reg[7]/C
                         clock pessimism              0.870   200.828    
                         clock uncertainty           -0.318   200.510    
    SLICE_X30Y92         FDRE (Setup_fdre_C_R)       -0.524   199.986    clock/n_reg[7]
  -------------------------------------------------------------------
                         required time                        199.986    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                192.701    

Slack (MET) :             192.837ns  (required time - arrival time)
  Source:                 seg/cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg/select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.897ns (42.752%)  route 3.879ns (57.248%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 197.157 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.316ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.705    -2.316    seg/clk_out1
    SLICE_X1Y75          FDRE                                         r  seg/cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456    -1.860 r  seg/cycle_reg[6]/Q
                         net (fo=2, routed)           0.818    -1.043    seg/cycle_reg[6]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.369 r  seg/cycle0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.369    seg/cycle0_carry_i_9_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.255 r  seg/cycle0_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.255    seg/cycle0_carry__0_i_8_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  seg/cycle0_carry__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.141    seg/cycle0_carry__0_i_2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  seg/cycle0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.027    seg/cycle0_carry__1_i_10_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  seg/cycle0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.087    seg/cycle0_carry__1_i_9_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.421 f  seg/cycle0_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.110     1.531    seg/cycle0_carry__2_i_10_n_6
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.303     1.834 r  seg/cycle0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.834    seg/cycle0_carry__2_i_7_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.384 r  seg/cycle0_carry__2/CO[3]
                         net (fo=35, routed)          1.487     3.871    seg/clear
    SLICE_X5Y75          LUT2 (Prop_lut2_I0_O)        0.124     3.995 r  seg/select[0]_i_1/O
                         net (fo=1, routed)           0.465     4.460    seg/select[0]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  seg/select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.588   197.157    seg/clk_out1
    SLICE_X6Y76          FDRE                                         r  seg/select_reg[0]/C
                         clock pessimism              0.489   197.645    
                         clock uncertainty           -0.318   197.328    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)       -0.031   197.297    seg/select_reg[0]
  -------------------------------------------------------------------
                         required time                        197.297    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                192.837    

Slack (MET) :             192.853ns  (required time - arrival time)
  Source:                 clock/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHz rise@200.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 3.055ns (48.638%)  route 3.226ns (51.362%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 199.959 - 200.000 ) 
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.296    -1.725    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.124    -1.601 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.881    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.785 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.638     0.853    clock/selected_5MHZ_BUFG
    SLICE_X30Y91         FDRE                                         r  clock/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.518     1.371 r  clock/n_reg[1]/Q
                         net (fo=2, routed)           0.651     2.022    clock/n_reg[1]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.678 r  clock/n0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.678    clock/n0_carry_i_10_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.792 r  clock/n0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.792    clock/n0_carry_i_9_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.906 r  clock/n0_carry__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.906    clock/n0_carry__0_i_4_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  clock/n0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.020    clock/n0_carry__0_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.134 r  clock/n0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.134    clock/n0_carry__1_i_10_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.248 r  clock/n0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.248    clock/n0_carry__1_i_9_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.582 f  clock/n0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.950     4.532    clock/p_0_in[26]
    SLICE_X31Y96         LUT2 (Prop_lut2_I0_O)        0.303     4.835 r  clock/n0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.835    clock/n0_carry__2_i_7_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.385 r  clock/n0_carry__2/CO[3]
                         net (fo=2, routed)           0.950     6.335    clock/n0_carry__2_n_0
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.459 r  clock/n[0]_i_1/O
                         net (fo=32, routed)          0.675     7.134    clock/n[0]_i_1_n_0
    SLICE_X30Y93         FDRE                                         r  clock/n_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          2.044   197.613    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.100   197.713 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   198.351    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   198.442 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          1.517   199.959    clock/selected_5MHZ_BUFG
    SLICE_X30Y93         FDRE                                         r  clock/n_reg[10]/C
                         clock pessimism              0.870   200.829    
                         clock uncertainty           -0.318   200.511    
    SLICE_X30Y93         FDRE (Setup_fdre_C_R)       -0.524   199.987    clock/n_reg[10]
  -------------------------------------------------------------------
                         required time                        199.987    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                192.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/cycle_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg/cycle_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.597    -0.817    seg/clk_out1
    SLICE_X1Y81          FDRE                                         r  seg/cycle_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  seg/cycle_reg[31]/Q
                         net (fo=2, routed)           0.120    -0.556    seg/cycle_reg[31]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.448 r  seg/cycle_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.448    seg/cycle_reg[28]_i_1_n_4
    SLICE_X1Y81          FDRE                                         r  seg/cycle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.868    -1.243    seg/clk_out1
    SLICE_X1Y81          FDRE                                         r  seg/cycle_reg[31]/C
                         clock pessimism              0.426    -0.817    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105    -0.712    seg/cycle_reg[31]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/cycle_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg/cycle_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.822    seg/clk_out1
    SLICE_X1Y76          FDRE                                         r  seg/cycle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  seg/cycle_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.561    seg/cycle_reg[11]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.453 r  seg/cycle_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.453    seg/cycle_reg[8]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  seg/cycle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.862    -1.249    seg/clk_out1
    SLICE_X1Y76          FDRE                                         r  seg/cycle_reg[11]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105    -0.717    seg/cycle_reg[11]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/cycle_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg/cycle_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.594    -0.820    seg/clk_out1
    SLICE_X1Y78          FDRE                                         r  seg/cycle_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  seg/cycle_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.559    seg/cycle_reg[19]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.451 r  seg/cycle_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.451    seg/cycle_reg[16]_i_1_n_4
    SLICE_X1Y78          FDRE                                         r  seg/cycle_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.865    -1.246    seg/clk_out1
    SLICE_X1Y78          FDRE                                         r  seg/cycle_reg[19]/C
                         clock pessimism              0.426    -0.820    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105    -0.715    seg/cycle_reg[19]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/cycle_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg/cycle_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.595    -0.819    seg/clk_out1
    SLICE_X1Y79          FDRE                                         r  seg/cycle_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  seg/cycle_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.558    seg/cycle_reg[23]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.450 r  seg/cycle_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.450    seg/cycle_reg[20]_i_1_n_4
    SLICE_X1Y79          FDRE                                         r  seg/cycle_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.866    -1.245    seg/clk_out1
    SLICE_X1Y79          FDRE                                         r  seg/cycle_reg[23]/C
                         clock pessimism              0.426    -0.819    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105    -0.714    seg/cycle_reg[23]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/cycle_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg/cycle_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.596    -0.818    seg/clk_out1
    SLICE_X1Y80          FDRE                                         r  seg/cycle_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  seg/cycle_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.557    seg/cycle_reg[27]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.449 r  seg/cycle_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.449    seg/cycle_reg[24]_i_1_n_4
    SLICE_X1Y80          FDRE                                         r  seg/cycle_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.867    -1.244    seg/clk_out1
    SLICE_X1Y80          FDRE                                         r  seg/cycle_reg[27]/C
                         clock pessimism              0.426    -0.818    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105    -0.713    seg/cycle_reg[27]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg/cycle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.823    seg/clk_out1
    SLICE_X1Y74          FDRE                                         r  seg/cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  seg/cycle_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.562    seg/cycle_reg[3]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.454 r  seg/cycle_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.454    seg/cycle_reg[0]_i_1_n_4
    SLICE_X1Y74          FDRE                                         r  seg/cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -1.250    seg/clk_out1
    SLICE_X1Y74          FDRE                                         r  seg/cycle_reg[3]/C
                         clock pessimism              0.427    -0.823    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105    -0.718    seg/cycle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg/cycle_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.591    -0.823    seg/clk_out1
    SLICE_X1Y75          FDRE                                         r  seg/cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  seg/cycle_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.562    seg/cycle_reg[7]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.454 r  seg/cycle_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.454    seg/cycle_reg[4]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  seg/cycle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -1.250    seg/clk_out1
    SLICE_X1Y75          FDRE                                         r  seg/cycle_reg[7]/C
                         clock pessimism              0.427    -0.823    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105    -0.718    seg/cycle_reg[7]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/cycle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            seg/cycle_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.594    -0.820    seg/clk_out1
    SLICE_X1Y77          FDRE                                         r  seg/cycle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  seg/cycle_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.559    seg/cycle_reg[15]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.451 r  seg/cycle_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.451    seg/cycle_reg[12]_i_1_n_4
    SLICE_X1Y77          FDRE                                         r  seg/cycle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -1.247    seg/clk_out1
    SLICE_X1Y77          FDRE                                         r  seg/cycle_reg[15]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105    -0.715    seg/cycle_reg[15]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.231ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.797    -0.617    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.572 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.306    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          0.569     0.289    clock/selected_5MHZ_BUFG
    SLICE_X33Y96         FDRE                                         r  clock/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     0.430 r  clock/clk_reg/Q
                         net (fo=2, routed)           0.170     0.599    clock/CLK100HZ
    SLICE_X33Y96         LUT3 (Prop_lut3_I2_O)        0.045     0.644 r  clock/clk_i_1/O
                         net (fo=1, routed)           0.000     0.644    clock/clk_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  clock/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.118    -0.993    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056    -0.937 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.638    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          0.840     0.231    clock/selected_5MHZ_BUFG
    SLICE_X33Y96         FDRE                                         r  clock/clk_reg/C
                         clock pessimism              0.058     0.289    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.091     0.380    clock/clk_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock/n_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clock/n_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHz rise@0.000ns - clk_out1_clk_5MHz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.231ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.797    -0.617    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.572 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.306    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.280 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          0.569     0.289    clock/selected_5MHZ_BUFG
    SLICE_X30Y93         FDRE                                         r  clock/n_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     0.453 r  clock/n_reg[10]/Q
                         net (fo=2, routed)           0.127     0.579    clock/n_reg[10]
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.689 r  clock/n_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.689    clock/n_reg[8]_i_1_n_5
    SLICE_X30Y93         FDRE                                         r  clock/n_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    ip_clock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  ip_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    ip_clock/inst/clk_out1_clk_5MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  ip_clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.118    -0.993    CLK5MHZ
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.056    -0.937 r  selected_5MHZ_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.638    selected_5MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.609 r  selected_5MHZ_BUFG_inst/O
                         net (fo=33, routed)          0.840     0.231    clock/selected_5MHZ_BUFG
    SLICE_X30Y93         FDRE                                         r  clock/n_reg[10]/C
                         clock pessimism              0.058     0.289    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.134     0.423    clock/n_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { ip_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    clock/CLK_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   ip_clock/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    selected_5MHZ_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         200.000     197.846    DSP48_X0Y30      n6/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X33Y96     clock/clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y91     clock/n_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y93     clock/n_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y93     clock/n_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X30Y94     clock/n_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y91     clock/n_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y91     clock/n_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y97     clock/n_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y97     clock/n_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y97     clock/n_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y97     clock/n_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y98     clock/n_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y74      seg/cycle_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y98     clock/n_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y91     clock/n_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X33Y96     clock/clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y91     clock/n_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y93     clock/n_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y93     clock/n_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y94     clock/n_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y94     clock/n_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y94     clock/n_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y94     clock/n_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y95     clock/n_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X30Y95     clock/n_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHz
  To Clock:  clkfbout_clk_5MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ip_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   ip_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ip_clock/inst/mmcm_adv_inst/CLKFBOUT



