#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 18 11:30:36 2019
# Process ID: 105947
# Current directory: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1
# Command line: vivado -log ctp7_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ctp7_top.tcl -notrace
# Log file: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top.vdi
# Journal file: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ctp7_top.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
Command: link_design -top ctp7_top -part xc7vx690tffg1927-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/.Xil/Vivado-105947-correlator2.fnal.gov/sync_fifo_gth_40/sync_fifo_gth_40.dcp' for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/.Xil/Vivado-105947-correlator2.fnal.gov/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.dcp' for cell 'GEM_style_source_links[0].i_gbt/gbtRx_param_generic_src_gen.gbtRx_gen[0].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.dcp' for cell 'U_ttc_core/i_ctp7_ttc_clocks'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.dcp' for cell 'i_v7_bd/axi_chip2chip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.dcp' for cell 'i_v7_bd/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.dcp' for cell 'i_v7_bd/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.dcp' for cell 'i_v7_bd/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xbar_0/v7_bd_xbar_0.dcp' for cell 'i_v7_bd/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_auto_pc_0/v7_bd_auto_pc_0.dcp' for cell 'i_v7_bd/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2401 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_board.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:01:00 . Memory (MB): peak = 2972.195 ; gain = 664.043 ; free physical = 92019 ; free virtual = 169950
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0_board.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_proc_sys_reset_0_0/v7_bd_proc_sys_reset_0_0.xdc] for cell 'i_v7_bd/proc_sys_reset_0/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_xadc_wiz_0_0/v7_bd_xadc_wiz_0_0.xdc] for cell 'i_v7_bd/xadc_wiz_0/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_board.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm_board.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc:57]
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/ip/ttc_mmcm/ttc_mmcm.xdc] for cell 'U_ttc_core/i_ctp7_ttc_clocks/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_200_diff_in_clk_p' already exists, overwriting the previous clock with the same name. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'clk_40_ttc_p_i' already exists, overwriting the previous clock with the same name. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:39]
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[0].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[1].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[2].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[3].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[4].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[5].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[6].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[7].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[8].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[9].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[10].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[11].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[12].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[13].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[14].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[15].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[16].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[17].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[18].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[19].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[20].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[21].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[22].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[23].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[24].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[25].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[26].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[27].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[28].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[29].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[30].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[31].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[32].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[33].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[34].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '*/i_gth_wrapper/gen_gth_single[35].gen_gth_*/i_gthe2'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/i_gth_wrapper/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*TXOUTCLK'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:238]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:238]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/i_gth_wrapper/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*TXOUTCLK'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:238]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:238]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/i_gth_wrapper/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*TXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:238]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/i_gth_wrapper/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*TXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:238]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:238]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/i_gth_wrapper/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*RXOUTCLK'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:239]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:239]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/i_gth_wrapper/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*RXOUTCLK'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:239]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:239]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/i_gth_wrapper/gen_gth_single[*].gen_gth_3p2g*/i_gthe2*RXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:239]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/i_gth_wrapper/gen_gth_single[*].gen_gth_4p8g*/i_gthe2*RXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:239]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:239]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/i_gth_wrapper/gen_gth_single[*].*/i_gthe2*RXOUTCLK'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:240]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:240]
CRITICAL WARNING: [Vivado 12-627] No clocks matched '*/i_gth_wrapper/gen_gth_single[*].*/i_gthe2*TXOUTCLK'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:240]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:240]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/i_gth_wrapper/gen_gth_single[*].*/i_gthe2*RXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:240]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks {*/i_gth_wrapper/gen_gth_single[*].*/i_gthe2*TXOUTCLK}]'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:240]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:240]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*/scrambler/*/C}'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:242]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*/txGearbox/*/D}'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:242]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_pins -hier -filter {NAME =~ */*/*/scrambler/*/C}]'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:242]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/DONE*/C}'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:243]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].i_sync_gearbox_align*FDE_INST/D}'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:243]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/DONE*/C}]'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:243]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/GOOD*/C}'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:244]
CRITICAL WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].i_sync_gearbox_align*FDE_INST/D}'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:244]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_pins -hier -filter {NAME =~ */*/*gbtTx_gen[*].gbtTx/txPhaseMon/GOOD*/C}]'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:244]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_ttc120_out'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:503]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc:503]
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/constraints/constraints.xdc]
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/GEM_AMC-3/ctp7/ip/sync_fifo_gth_40/sync_fifo_gth_40_clocks.xdc] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_axi_chip2chip_0_0/v7_bd_axi_chip2chip_0_0_clocks.xdc] for cell 'i_v7_bd/axi_chip2chip_0/inst'
Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/ip/v7_bd_clk_wiz_0_0/v7_bd_clk_wiz_0_0_late.xdc] for cell 'i_v7_bd/clk_wiz_0/inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'GEM_style_source_links[0].i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/local/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 62 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

27 Infos, 38 Warnings, 62 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:37 ; elapsed = 00:04:34 . Memory (MB): peak = 3316.816 ; gain = 1960.949 ; free physical = 92048 ; free virtual = 169980
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3388.852 ; gain = 64.035 ; free physical = 92036 ; free virtual = 169968

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 3e534dfc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91926 ; free virtual = 169858

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f11050499653943c".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "522c1605d9c70ba6".
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91792 ; free virtual = 169748
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17d8723a1

Time (s): cpu = 00:00:46 ; elapsed = 00:02:39 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91793 ; free virtual = 169749

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 40 inverter(s) to 45 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 80dea448

Time (s): cpu = 00:00:56 ; elapsed = 00:02:45 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91899 ; free virtual = 169854
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 9dbf8c57

Time (s): cpu = 00:00:58 ; elapsed = 00:02:48 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91899 ; free virtual = 169855
INFO: [Opt 31-389] Phase Constant propagation created 326 cells and removed 509 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14aa25efd

Time (s): cpu = 00:01:17 ; elapsed = 00:03:06 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91893 ; free virtual = 169848
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 60241 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 14aa25efd

Time (s): cpu = 00:01:18 ; elapsed = 00:03:07 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91892 ; free virtual = 169848
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1ada7cfa6

Time (s): cpu = 00:01:21 ; elapsed = 00:03:10 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91896 ; free virtual = 169852
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1ada7cfa6

Time (s): cpu = 00:01:22 ; elapsed = 00:03:11 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91896 ; free virtual = 169851
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91895 ; free virtual = 169851
Ending Logic Optimization Task | Checksum: 1ada7cfa6

Time (s): cpu = 00:01:22 ; elapsed = 00:03:11 . Memory (MB): peak = 3388.852 ; gain = 0.000 ; free physical = 91895 ; free virtual = 169851

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.262 | TNS=-850.554 |
INFO: [Power 33-23] Power model is not available for DNA_PORT_I
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 83 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 49 newly gated: 0 Total Ports: 166
Ending PowerOpt Patch Enables Task | Checksum: 1652b53ca

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3981.742 ; gain = 0.000 ; free physical = 91731 ; free virtual = 169687
Ending Power Optimization Task | Checksum: 1652b53ca

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 3981.742 ; gain = 592.891 ; free physical = 91806 ; free virtual = 169762

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1652b53ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3981.742 ; gain = 0.000 ; free physical = 91807 ; free virtual = 169762
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 38 Warnings, 62 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:28 ; elapsed = 00:03:43 . Memory (MB): peak = 3981.742 ; gain = 664.922 ; free physical = 91808 ; free virtual = 169763
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3981.742 ; gain = 0.000 ; free physical = 91801 ; free virtual = 169762
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3981.742 ; gain = 0.000 ; free physical = 91798 ; free virtual = 169771
INFO: [runtcl-4] Executing : report_drc -file ctp7_top_drc_opted.rpt -pb ctp7_top_drc_opted.pb -rpx ctp7_top_drc_opted.rpx
Command: report_drc -file ctp7_top_drc_opted.rpt -pb ctp7_top_drc_opted.pb -rpx ctp7_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3981.828 ; gain = 0.086 ; free physical = 91796 ; free virtual = 169769
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3981.828 ; gain = 0.000 ; free physical = 91790 ; free virtual = 169763
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 116535e09

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3981.828 ; gain = 0.000 ; free physical = 91790 ; free virtual = 169763
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3981.828 ; gain = 0.000 ; free physical = 91775 ; free virtual = 169748

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_n_i are not locked:  'refclk_B_0_n_i[0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_p_i are not locked:  'refclk_B_0_p_i[0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_n_i are not locked:  'refclk_B_1_n_i[0]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_p_i are not locked:  'refclk_B_1_p_i[0]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 165809c87

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3981.828 ; gain = 0.000 ; free physical = 91641 ; free virtual = 169614

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f90e797c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 3981.828 ; gain = 0.000 ; free physical = 91531 ; free virtual = 169504

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f90e797c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 3981.828 ; gain = 0.000 ; free physical = 91530 ; free virtual = 169503
Phase 1 Placer Initialization | Checksum: f90e797c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 3981.828 ; gain = 0.000 ; free physical = 91528 ; free virtual = 169502

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f7d6b05c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91476 ; free virtual = 169449

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91388 ; free virtual = 169361

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1548f340e

Time (s): cpu = 00:03:57 ; elapsed = 00:01:40 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91388 ; free virtual = 169361
Phase 2 Global Placement | Checksum: c1bd9127

Time (s): cpu = 00:04:02 ; elapsed = 00:01:41 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91416 ; free virtual = 169389

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 186f81cff

Time (s): cpu = 00:04:02 ; elapsed = 00:01:41 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91416 ; free virtual = 169389

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 208e5c133

Time (s): cpu = 00:04:27 ; elapsed = 00:01:52 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91398 ; free virtual = 169371

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ade1b76a

Time (s): cpu = 00:04:28 ; elapsed = 00:01:52 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91396 ; free virtual = 169369

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e45f8ef4

Time (s): cpu = 00:04:28 ; elapsed = 00:01:52 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91396 ; free virtual = 169369

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e45f8ef4

Time (s): cpu = 00:04:28 ; elapsed = 00:01:52 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91395 ; free virtual = 169368

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 150703db6

Time (s): cpu = 00:04:29 ; elapsed = 00:01:53 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91396 ; free virtual = 169369

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: d2f832fd

Time (s): cpu = 00:04:54 ; elapsed = 00:02:15 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91334 ; free virtual = 169307

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16a4f86a8

Time (s): cpu = 00:04:56 ; elapsed = 00:02:17 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91337 ; free virtual = 169310

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1722a8d4d

Time (s): cpu = 00:04:56 ; elapsed = 00:02:18 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91337 ; free virtual = 169311

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 142baab2b

Time (s): cpu = 00:05:28 ; elapsed = 00:02:29 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91343 ; free virtual = 169316
Phase 3 Detail Placement | Checksum: 142baab2b

Time (s): cpu = 00:05:29 ; elapsed = 00:02:29 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91343 ; free virtual = 169316

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1473d3117

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1473d3117

Time (s): cpu = 00:05:58 ; elapsed = 00:02:39 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91346 ; free virtual = 169319
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.179. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19ea599c5

Time (s): cpu = 00:06:34 ; elapsed = 00:02:53 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91335 ; free virtual = 169308
Phase 4.1 Post Commit Optimization | Checksum: 19ea599c5

Time (s): cpu = 00:06:34 ; elapsed = 00:02:54 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91334 ; free virtual = 169307

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19ea599c5

Time (s): cpu = 00:06:35 ; elapsed = 00:02:54 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91351 ; free virtual = 169324

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19ea599c5

Time (s): cpu = 00:06:36 ; elapsed = 00:02:55 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91352 ; free virtual = 169325

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20262d816

Time (s): cpu = 00:06:36 ; elapsed = 00:02:55 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91351 ; free virtual = 169324
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20262d816

Time (s): cpu = 00:06:36 ; elapsed = 00:02:55 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91350 ; free virtual = 169323
Ending Placer Task | Checksum: 171870c81

Time (s): cpu = 00:06:36 ; elapsed = 00:02:55 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91508 ; free virtual = 169482
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 42 Warnings, 62 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:47 ; elapsed = 00:03:10 . Memory (MB): peak = 4021.844 ; gain = 40.016 ; free physical = 91509 ; free virtual = 169482
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91364 ; free virtual = 169451
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91466 ; free virtual = 169468
INFO: [runtcl-4] Executing : report_io -file ctp7_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91422 ; free virtual = 169425
INFO: [runtcl-4] Executing : report_utilization -file ctp7_top_utilization_placed.rpt -pb ctp7_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91464 ; free virtual = 169467
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ctp7_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91462 ; free virtual = 169466
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91451 ; free virtual = 169455

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.234 | TNS=-810.149 |
Phase 1 Physical Synthesis Initialization | Checksum: 220cccc13

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91399 ; free virtual = 169403
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.234 | TNS=-810.149 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 220cccc13

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91396 ; free virtual = 169400

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][31].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][31]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][10].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][10]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][17].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][17]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][19].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][19]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][30].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][30]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][40].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][40]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][13].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][13]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][15].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][15]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][20].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][20]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][8].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][8]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][18].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][18]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][36].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][36]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][39].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][39]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][12].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][12]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][11].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][11]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][41].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][41]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][25].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][25]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][33].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][33]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][29].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][29]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][42].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][42]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][26].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][26]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][44].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][44]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][9].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][9]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][14].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][14]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][23].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][23]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][7].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][7]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][34].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][34]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][43].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][43]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][16].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][16]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][21].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][21]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][22].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][22]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][35].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][35]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][32].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][32]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][45].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][45]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][37].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][37]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][46].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][46]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][27].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][27]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][24].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][24]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][152].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][152]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][28].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][28]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][38].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][38]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][105].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][105]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][118].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][118]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][89].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][89]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][137].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][137]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][77].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][77]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][87].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][87]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][156].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][156]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][76].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][76]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][81].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][81]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][91].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][91]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][57].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][57]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][62].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][62]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][158].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][158]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][74].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][74]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][104].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][104]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][143].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][143]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][64].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][64]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][53].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][53]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][130].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][130]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][84].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][84]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][103].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][103]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][163].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][163]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][75].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][75]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][134].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][134]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][94].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][94]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][117].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][117]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][142].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][142]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][153].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][153]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][55].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][55]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][67].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][67]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][52].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][52]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][98].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][98]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][159].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][159]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][47].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][47]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][60].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][60]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][111].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][111]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][162].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][162]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][112].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][112]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][101].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][101]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][83].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][83]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][115].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][115]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][141].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][141]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][61].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][61]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][113].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][113]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][51].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][51]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][107].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][107]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][133].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][133]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][93].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][93]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][63].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][63]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][129].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][129]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][136].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][136]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][161].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][161]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][85].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][85]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][86].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][86]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][100].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][100]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][90].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][90]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][95].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][95]
INFO: [Physopt 32-662] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][119].  Did not re-place instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][119]
INFO: [Physopt 32-663] Processed net u_ila_0/inst/PROBE_PIPE.shift_probes[0][145].  Re-placed instance u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][145]
INFO: [Physopt 32-661] Optimized 64 nets.  Re-placed 64 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 64 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 64 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.179 | TNS=-805.604 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91386 ; free virtual = 169390
Phase 3 Placement Based Optimization | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:15 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91386 ; free virtual = 169390

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91387 ; free virtual = 169391
Phase 4 Rewire | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:15 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91387 ; free virtual = 169391

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91387 ; free virtual = 169391

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91388 ; free virtual = 169392

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91388 ; free virtual = 169392

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91387 ; free virtual = 169391

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91388 ; free virtual = 169392

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:16 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91388 ; free virtual = 169392

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91387 ; free virtual = 169391

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1e23d1bbb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91387 ; free virtual = 169391
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91390 ; free virtual = 169394
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.179 | TNS=-805.604 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.055  |          4.545  |            0  |              0  |                    64  |           0  |           1  |  00:00:04  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.055  |          4.545  |            0  |              0  |                    64  |           0  |          11  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 19c633243

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91390 ; free virtual = 169394
INFO: [Common 17-83] Releasing license: Implementation
226 Infos, 42 Warnings, 62 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91451 ; free virtual = 169455
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91325 ; free virtual = 169440
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 4021.844 ; gain = 0.000 ; free physical = 91427 ; free virtual = 169460
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_n_i[3:0] are not locked:  refclk_B_0_n_i[0]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_p_i[3:0] are not locked:  refclk_B_0_p_i[0]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_n_i[3:0] are not locked:  refclk_B_1_n_i[0]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_p_i[3:0] are not locked:  refclk_B_1_p_i[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 74f2cca6 ConstDB: 0 ShapeSum: fa7987f8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aaab3a43

Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 4044.863 ; gain = 23.020 ; free physical = 91020 ; free virtual = 169052
Post Restoration Checksum: NetGraph: 44672bbf NumContArr: 66440e84 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: aaab3a43

Time (s): cpu = 00:01:14 ; elapsed = 00:00:46 . Memory (MB): peak = 4044.863 ; gain = 23.020 ; free physical = 91022 ; free virtual = 169055

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: aaab3a43

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 4072.602 ; gain = 50.758 ; free physical = 90958 ; free virtual = 168990

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: aaab3a43

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 4072.602 ; gain = 50.758 ; free physical = 90958 ; free virtual = 168990
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cac59179

Time (s): cpu = 00:01:52 ; elapsed = 00:01:05 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90919 ; free virtual = 168952
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.257 | TNS=-818.364| WHS=-0.528 | THS=-7833.240|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2066d200d

Time (s): cpu = 00:02:10 ; elapsed = 00:01:10 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90899 ; free virtual = 168931
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.257 | TNS=-818.308| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 20888c395

Time (s): cpu = 00:02:11 ; elapsed = 00:01:11 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90895 ; free virtual = 168928
Phase 2 Router Initialization | Checksum: 189595a86

Time (s): cpu = 00:02:12 ; elapsed = 00:01:11 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90895 ; free virtual = 168928

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18156219b

Time (s): cpu = 00:02:37 ; elapsed = 00:01:15 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90874 ; free virtual = 168907

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6236
 Number of Nodes with overlaps = 348
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.358 | TNS=-822.273| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d11190f4

Time (s): cpu = 00:04:08 ; elapsed = 00:01:35 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90861 ; free virtual = 168894

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.358 | TNS=-821.731| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16e8dd630

Time (s): cpu = 00:04:11 ; elapsed = 00:01:37 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90863 ; free virtual = 168896
Phase 4 Rip-up And Reroute | Checksum: 16e8dd630

Time (s): cpu = 00:04:11 ; elapsed = 00:01:37 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90863 ; free virtual = 168896

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bd9c2252

Time (s): cpu = 00:04:17 ; elapsed = 00:01:38 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90865 ; free virtual = 168898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.358 | TNS=-821.731| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 226818e7d

Time (s): cpu = 00:04:20 ; elapsed = 00:01:39 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90854 ; free virtual = 168886

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 226818e7d

Time (s): cpu = 00:04:20 ; elapsed = 00:01:39 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90854 ; free virtual = 168887
Phase 5 Delay and Skew Optimization | Checksum: 226818e7d

Time (s): cpu = 00:04:20 ; elapsed = 00:01:39 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90855 ; free virtual = 168887

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2447bec6c

Time (s): cpu = 00:04:26 ; elapsed = 00:01:41 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90855 ; free virtual = 168888
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.358 | TNS=-821.572| WHS=-0.049 | THS=-0.159 |

Phase 6.1 Hold Fix Iter | Checksum: 14932a87a

Time (s): cpu = 00:04:27 ; elapsed = 00:01:42 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90854 ; free virtual = 168887
Phase 6 Post Hold Fix | Checksum: 1f8a2d4ae

Time (s): cpu = 00:04:27 ; elapsed = 00:01:42 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90854 ; free virtual = 168886

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.89216 %
  Global Horizontal Routing Utilization  = 1.94536 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 206df1187

Time (s): cpu = 00:04:29 ; elapsed = 00:01:42 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90849 ; free virtual = 168882

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 206df1187

Time (s): cpu = 00:04:29 ; elapsed = 00:01:42 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90848 ; free virtual = 168880

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y1/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y2/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y3/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y0/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y10/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y17/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y16/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y11/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y9/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y18/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y19/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y8/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y21/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y22/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y28/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y23/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y29/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y30/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y31/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y20/GTSOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y36/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y38/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y39/GTNORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin GEM_style_source_links[0].i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y37/GTNORTHREFCLK1
Phase 9 Depositing Routes | Checksum: 1e2d633fe

Time (s): cpu = 00:04:32 ; elapsed = 00:01:46 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90848 ; free virtual = 168881

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a4c78ac8

Time (s): cpu = 00:04:39 ; elapsed = 00:01:48 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90852 ; free virtual = 168885
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.358 | TNS=-821.572| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a4c78ac8

Time (s): cpu = 00:04:39 ; elapsed = 00:01:48 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90852 ; free virtual = 168885
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:39 ; elapsed = 00:01:48 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90985 ; free virtual = 169018

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
266 Infos, 47 Warnings, 62 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:52 ; elapsed = 00:02:04 . Memory (MB): peak = 4320.305 ; gain = 298.461 ; free physical = 90985 ; free virtual = 169018
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4320.309 ; gain = 0.004 ; free physical = 90822 ; free virtual = 168992
INFO: [Common 17-1381] The checkpoint '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 4320.312 ; gain = 0.008 ; free physical = 90944 ; free virtual = 169011
INFO: [runtcl-4] Executing : report_drc -file ctp7_top_drc_routed.rpt -pb ctp7_top_drc_routed.pb -rpx ctp7_top_drc_routed.rpx
Command: report_drc -file ctp7_top_drc_routed.rpt -pb ctp7_top_drc_routed.pb -rpx ctp7_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4408.352 ; gain = 88.039 ; free physical = 90903 ; free virtual = 168970
INFO: [runtcl-4] Executing : report_methodology -file ctp7_top_methodology_drc_routed.rpt -pb ctp7_top_methodology_drc_routed.pb -rpx ctp7_top_methodology_drc_routed.rpx
Command: report_methodology -file ctp7_top_methodology_drc_routed.rpt -pb ctp7_top_methodology_drc_routed.pb -rpx ctp7_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.runs/impl_1/ctp7_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4408.352 ; gain = 0.000 ; free physical = 90613 ; free virtual = 168681
INFO: [runtcl-4] Executing : report_power -file ctp7_top_power_routed.rpt -pb ctp7_top_power_summary_routed.pb -rpx ctp7_top_power_routed.rpx
Command: report_power -file ctp7_top_power_routed.rpt -pb ctp7_top_power_summary_routed.pb -rpx ctp7_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for DNA_PORT_I
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
281 Infos, 47 Warnings, 62 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 4493.105 ; gain = 84.754 ; free physical = 90505 ; free virtual = 168589
INFO: [runtcl-4] Executing : report_route_status -file ctp7_top_route_status.rpt -pb ctp7_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ctp7_top_timing_summary_routed.rpt -pb ctp7_top_timing_summary_routed.pb -rpx ctp7_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ctp7_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ctp7_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 4493.105 ; gain = 0.000 ; free physical = 90456 ; free virtual = 168565
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ctp7_top_bus_skew_routed.rpt -pb ctp7_top_bus_skew_routed.pb -rpx ctp7_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_v7_bd/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force ctp7_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ctp7_top.bit...
Writing bitstream ./ctp7_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
306 Infos, 49 Warnings, 63 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:19 ; elapsed = 00:00:53 . Memory (MB): peak = 5150.074 ; gain = 591.938 ; free physical = 90351 ; free virtual = 168518
INFO: [Common 17-206] Exiting Vivado at Fri Jan 18 11:50:07 2019...
