#include "cpu.hpp"

const CPU::AddressingMode CPU::addressingModes[] = { CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Accumulator, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Absolute, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Accumulator, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Accumulator, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Accumulator, CPU::AddressingMode::Immediate, CPU::AddressingMode::Indirect, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageY, CPU::AddressingMode::ZeroPageY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageY, CPU::AddressingMode::ZeroPageY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX };
const u8 CPU::instructionSizes[] = { 2, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 3, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 1, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 1, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 0, 1, 0, 3, 3, 3, 3, 2, 2, 0, 0, 2, 2, 2, 2, 1, 3, 1, 0, 0, 3, 0, 0, 2, 2, 2, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 2, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3 };
const u8 CPU::instructionCycles[] = { 7, 6, 2, 8, 3, 3, 5, 5, 3, 2, 2, 2, 4, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 6, 6, 2, 8, 3, 3, 5, 5, 4, 2, 2, 2, 4, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 6, 6, 2, 8, 3, 3, 5, 5, 3, 2, 2, 2, 3, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 6, 6, 2, 8, 3, 3, 5, 5, 4, 2, 2, 2, 5, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 2, 6, 2, 6, 3, 3, 3, 3, 2, 2, 2, 2, 4, 4, 4, 4, 2, 6, 2, 6, 4, 4, 4, 4, 2, 5, 2, 5, 5, 5, 5, 5, 2, 6, 2, 6, 3, 3, 3, 3, 2, 2, 2, 2, 4, 4, 4, 4, 2, 5, 2, 5, 4, 4, 4, 4, 2, 4, 2, 4, 4, 4, 4, 4, 2, 6, 2, 8, 3, 3, 5, 5, 2, 2, 2, 2, 4, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 2, 6, 3, 8, 3, 3, 5, 5, 2, 2, 2, 2, 4, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7 };
const u8 CPU::instructionPageCycles[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0 };
const string CPU::instructionNames[] = { "BRK", "ORA", "KIL", "SLO", "NOP", "ORA", "ASL", "SLO", "PHP", "ORA", "ASL", "ANC", "NOP", "ORA", "ASL", "SLO", "BPL", "ORA", "KIL", "SLO", "NOP", "ORA", "ASL", "SLO", "CLC", "ORA", "NOP", "SLO", "NOP", "ORA", "ASL", "SLO", "JSR", "AND", "KIL", "RLA", "BIT", "AND", "ROL", "RLA", "PLP", "AND", "ROL", "ANC", "BIT", "AND", "ROL", "RLA", "BMI", "AND", "KIL", "RLA", "NOP", "AND", "ROL", "RLA", "SEC", "AND", "NOP", "RLA", "NOP", "AND", "ROL", "RLA", "RTI", "EOR", "KIL", "SRE", "NOP", "EOR", "LSR", "SRE", "PHA", "EOR", "LSR", "ALR", "JMP", "EOR", "LSR", "SRE", "BVC", "EOR", "KIL", "SRE", "NOP", "EOR", "LSR", "SRE", "CLI", "EOR", "NOP", "SRE", "NOP", "EOR", "LSR", "SRE", "RTS", "ADC", "KIL", "RRA", "NOP", "ADC", "ROR", "RRA", "PLA", "ADC", "ROR", "ARR", "JMP", "ADC", "ROR", "RRA", "BVS", "ADC", "KIL", "RRA", "NOP", "ADC", "ROR", "RRA", "SEI", "ADC", "NOP", "RRA", "NOP", "ADC", "ROR", "RRA", "NOP", "STA", "NOP", "SAX", "STY", "STA", "STX", "SAX", "DEY", "NOP", "TXA", "XAA", "STY", "STA", "STX", "SAX", "BCC", "STA", "KIL", "AHX", "STY", "STA", "STX", "SAX", "TYA", "STA", "TXS", "TAS", "SHY", "STA", "SHX", "AHX", "LDY", "LDA", "LDX", "LAX", "LDY", "LDA", "LDX", "LAX", "TAY", "LDA", "TAX", "LAX", "LDY", "LDA", "LDX", "LAX", "BCS", "LDA", "KIL", "LAX", "LDY", "LDA", "LDX", "LAX", "CLV", "LDA", "TSX", "LAS", "LDY", "LDA", "LDX", "LAX", "CPY", "CMP", "NOP", "DCP", "CPY", "CMP", "DEC", "DCP", "INY", "CMP", "DEX", "AXS", "CPY", "CMP", "DEC", "DCP", "BNE", "CMP", "KIL", "DCP", "NOP", "CMP", "DEC", "DCP", "CLD", "CMP", "NOP", "DCP", "NOP", "CMP", "DEC", "DCP", "CPX", "SBC", "NOP", "ISB", "CPX", "SBC", "INC", "ISB", "INX", "SBC", "NOP", "SBC", "CPX", "SBC", "INC", "ISB", "BEQ", "SBC", "KIL", "ISB", "NOP", "SBC", "INC", "ISB", "SED", "SBC", "NOP", "ISB", "NOP", "SBC", "INC", "ISB" };