var group___c_s_e___p_r_a_m___peripheral___access___layer =
[
    [ "CSE_PRAM Register Masks", "group___c_s_e___p_r_a_m___register___masks.html", "group___c_s_e___p_r_a_m___register___masks" ],
    [ "CSE_PRAM_Type", "struct_c_s_e___p_r_a_m___type.html", [
      [ "ACCESS8BIT", "struct_c_s_e___p_r_a_m___type.html#ad573f16a61b3bf3b7d40ec83c55bc585", null ],
      [ "DATA_32", "struct_c_s_e___p_r_a_m___type.html#ae7a412d6798eb7827cabb2fdaf688033", null ],
      [ "DATA_8HL", "struct_c_s_e___p_r_a_m___type.html#a0862b2c4d6e317af19b31b5b5299d9a7", null ],
      [ "DATA_8HU", "struct_c_s_e___p_r_a_m___type.html#a99ce66a435438d0e8e39a6697052f593", null ],
      [ "DATA_8LL", "struct_c_s_e___p_r_a_m___type.html#a297946d4a486aa51afa0a5c90150266c", null ],
      [ "DATA_8LU", "struct_c_s_e___p_r_a_m___type.html#af6c1aadbc127af9fd990824c7d9e9753", null ],
      [ "RAMn", "struct_c_s_e___p_r_a_m___type.html#a8a7dbf4457f2f7cda8df961ab921e41e", null ]
    ] ],
    [ "CSE_PRAM", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#gade6e3e1cb84ca0ab4ee23039d179777f", null ],
    [ "CSE_PRAM_BASE", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#gadd4751eec44672a07e6898348daa5d59", null ],
    [ "CSE_PRAM_BASE_ADDRS", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga5ec822b2958431c84f24fc83c8e8e417", null ],
    [ "CSE_PRAM_BASE_PTRS", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga519e6a1a551c1447be70b933bb2a63ff", null ],
    [ "CSE_PRAM_INSTANCE_COUNT", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga6e288975aad52811fe5e23195384c1dc", null ],
    [ "CSE_PRAM_RAMn_COUNT", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931", null ],
    [ "CSE_PRAM_MemMapPtr", "group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga8ffbf8bef235bf0fc733e714e2183ce7", null ]
];
