#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e0d01caac0 .scope module, "agc" "agc" 2 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 16 "ref_pow"
    .port_info 5 /INPUT 16 "error_coef"
    .port_info 6 /OUTPUT 8 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x55e0d01cac40 .param/l "DELAY_LINE" 0 2 17, +C4<00000000000000000000000000100000>;
P_0x55e0d01cac80 .param/l "DIN_POINT" 1 2 37, +C4<000000000000000000000000000000111>;
P_0x55e0d01cacc0 .param/l "DIN_WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
P_0x55e0d01cad00 .param/l "GAIN_LOW_LIM" 0 2 20, C4<000000001100>;
P_0x55e0d01cad40 .param/l "GAIN_POINT" 1 2 36, +C4<000000000000000000000000000001010>;
P_0x55e0d01cad80 .param/l "GAIN_WIDTH" 0 2 19, +C4<00000000000000000000000000001100>;
P_0x55e0d01cadc0 .param/l "REFRESH_CYCLES" 0 2 18, +C4<00000000000000000000010000000000>;
v0x55e0d01ecd30_0 .net "adj_valid", 0 0, L_0x55e0d01feb70;  1 drivers
o0x7f7bc6cdc018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e0d01ecdf0_0 .net "clk", 0 0, o0x7f7bc6cdc018;  0 drivers
v0x55e0d01ece90_0 .var "counter", 9 0;
v0x55e0d01ecf30_0 .var "diff_valid", 0 0;
o0x7f7bc6cdcac8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55e0d01ed000_0 .net/s "din", 7 0, o0x7f7bc6cdcac8;  0 drivers
v0x55e0d01ed0f0_0 .var/s "din_dly", 7 0;
v0x55e0d01ed1d0_0 .net "din_pow", 15 0, L_0x55e0d01992d0;  1 drivers
o0x7f7bc6cdcbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e0d01ed290_0 .net "din_valid", 0 0, o0x7f7bc6cdcbb8;  0 drivers
v0x55e0d01ed330_0 .net "dout", 7 0, L_0x55e0d01fec60;  1 drivers
v0x55e0d01ed480_0 .var/s "dout_r", 19 0;
o0x7f7bc6cdceb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e0d01ed560_0 .net "dout_valid", 0 0, o0x7f7bc6cdceb8;  0 drivers
v0x55e0d01ed620_0 .net "error_adj", 31 0, L_0x55e0d0199610;  1 drivers
o0x7f7bc6cdc0d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55e0d01ed6e0_0 .net "error_coef", 15 0, o0x7f7bc6cdc0d8;  0 drivers
v0x55e0d01ed7b0_0 .var/s "gain", 11 0;
v0x55e0d01ed870_0 .var/s "gain_update", 11 0;
v0x55e0d01ed950_0 .var "gain_update_refused", 0 0;
v0x55e0d01eda10_0 .var "gain_update_valid", 0 0;
v0x55e0d01edad0_0 .net "pow_avg", 15 0, L_0x55e0d01fe870;  1 drivers
v0x55e0d01edbc0_0 .net "pow_avg_valid", 0 0, L_0x55e0d01999f0;  1 drivers
v0x55e0d01edc90_0 .net "pow_valid", 0 0, L_0x55e0d01ee0b0;  1 drivers
v0x55e0d01edd30_0 .var/s "ref_diff", 15 0;
o0x7f7bc6cdcfa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55e0d01ede00_0 .net "ref_pow", 15 0, o0x7f7bc6cdcfa8;  0 drivers
o0x7f7bc6cdcfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e0d01edea0_0 .net "rst", 0 0, o0x7f7bc6cdcfd8;  0 drivers
L_0x55e0d01fec60 .part v0x55e0d01ed480_0, 11, 8;
S_0x55e0d01cae10 .scope module, "diff_adj_mult" "dsp48_mult" 2 99, 3 8 0, S_0x55e0d01caac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55e0d01ba720 .param/l "DIN1_WIDTH" 0 3 9, +C4<00000000000000000000000000010000>;
P_0x55e0d01ba760 .param/l "DIN2_WIDTH" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x55e0d01ba7a0 .param/l "DOUT_WIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
L_0x55e0d0199610 .functor BUFZ 32, v0x55e0d01e9160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55e0d01ba420_0 .net "clk", 0 0, o0x7f7bc6cdc018;  alias, 0 drivers
v0x55e0d01bfd00_0 .net "din1", 15 0, v0x55e0d01edd30_0;  1 drivers
v0x55e0d01c0460_0 .var "din1_reg_0", 15 0;
v0x55e0d01c1460_0 .var "din1_reg_1", 15 0;
v0x55e0d01be0f0_0 .net "din2", 15 0, o0x7f7bc6cdc0d8;  alias, 0 drivers
v0x55e0d01be620_0 .var "din2_reg_0", 15 0;
v0x55e0d01c4930_0 .var "din2_reg_1", 15 0;
v0x55e0d01e8ee0_0 .net "din_valid", 0 0, v0x55e0d01ecf30_0;  1 drivers
v0x55e0d01e8fa0_0 .net "dout", 31 0, L_0x55e0d0199610;  alias, 1 drivers
v0x55e0d01e9080_0 .var "dout_reg_0", 31 0;
v0x55e0d01e9160_0 .var "dout_reg_1", 31 0;
v0x55e0d01e9240_0 .net "dout_valid", 0 0, L_0x55e0d01feb70;  alias, 1 drivers
v0x55e0d01e9300_0 .var "dout_valid_r", 3 0;
L_0x7f7bc6c931c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e0d01e93e0_0 .net "rst", 0 0, L_0x7f7bc6c931c8;  1 drivers
E_0x55e0d019e3a0 .event posedge, v0x55e0d01ba420_0;
L_0x55e0d01feb70 .part v0x55e0d01e9300_0, 3, 1;
S_0x55e0d01e9580 .scope module, "mov_avg" "moving_average_unsign" 2 68, 4 5 0, S_0x55e0d01caac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 16 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x55e0d01ab4b0 .param/str "APPROX" 0 4 10, "nearest";
P_0x55e0d01ab4f0 .param/l "DIN_POINT" 0 4 7, +C4<00000000000000000000000000000000000000000000000000000000000001110>;
P_0x55e0d01ab530 .param/l "DIN_WIDTH" 0 4 6, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x55e0d01ab570 .param/l "DOUT_WIDTH" 0 4 9, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x55e0d01ab5b0 .param/l "WINDOW_LEN" 0 4 8, +C4<00000000000000000000000000100000>;
L_0x55e0d01999f0 .functor BUFZ 1, v0x55e0d01eb710_0, C4<0>, C4<0>, C4<0>;
v0x55e0d01eb0f0_0 .net "clk", 0 0, o0x7f7bc6cdc018;  alias, 0 drivers
v0x55e0d01eb1b0_0 .var "comb_reg", 15 0;
v0x55e0d01eb290_0 .net "diff_dly_out", 15 0, v0x55e0d01ea5a0_0;  1 drivers
v0x55e0d01eb330_0 .net "din", 15 0, L_0x55e0d01992d0;  alias, 1 drivers
v0x55e0d01eb400_0 .net "din_valid", 0 0, L_0x55e0d01ee0b0;  alias, 1 drivers
v0x55e0d01eb4f0_0 .var "din_valid_dly", 0 0;
v0x55e0d01eb590_0 .net "dout", 15 0, L_0x55e0d01fe870;  alias, 1 drivers
v0x55e0d01eb650_0 .net "dout_valid", 0 0, L_0x55e0d01999f0;  alias, 1 drivers
v0x55e0d01eb710_0 .var "dout_valid_r", 0 0;
v0x55e0d01eb7d0_0 .var "integ", 20 0;
v0x55e0d01eb8b0_0 .var "r_addr", 4 0;
L_0x7f7bc6c93180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e0d01eb9a0_0 .net "rst", 0 0, L_0x7f7bc6c93180;  1 drivers
v0x55e0d01eba40_0 .var "w_addr", 4 0;
L_0x55e0d01ee240 .part v0x55e0d01eb7d0_0, 0, 5;
L_0x55e0d01fe5a0 .part v0x55e0d01eb7d0_0, 5, 16;
L_0x55e0d01fe7d0 .part v0x55e0d01eb7d0_0, 5, 16;
S_0x55e0d01e9a40 .scope module, "diff_dly" "bram_infer" 4 43, 5 6 0, S_0x55e0d01e9580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 5 "wadd"
    .port_info 4 /INPUT 5 "radd"
    .port_info 5 /INPUT 16 "win"
    .port_info 6 /OUTPUT 16 "wout"
P_0x55e0d01e9c30 .param/l "DATA_WIDTH" 0 5 8, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x55e0d01e9c70 .param/str "INIT_VALS" 0 5 9, "w_1_15.mif";
P_0x55e0d01e9cb0 .param/l "N_ADDR" 0 5 7, +C4<00000000000000000000000000100000>;
v0x55e0d01e9f10_0 .net "clk", 0 0, o0x7f7bc6cdc018;  alias, 0 drivers
v0x55e0d01e9fd0_0 .var/i "i", 31 0;
v0x55e0d01ea090 .array "mem", 0 31, 15 0;
v0x55e0d01ea130_0 .net "radd", 4 0, v0x55e0d01eb8b0_0;  1 drivers
L_0x7f7bc6c93138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e0d01ea210_0 .net "ren", 0 0, L_0x7f7bc6c93138;  1 drivers
v0x55e0d01ea320_0 .net "wadd", 4 0, v0x55e0d01eba40_0;  1 drivers
v0x55e0d01ea400_0 .net "wen", 0 0, L_0x55e0d01ee0b0;  alias, 1 drivers
v0x55e0d01ea4c0_0 .net "win", 15 0, L_0x55e0d01992d0;  alias, 1 drivers
v0x55e0d01ea5a0_0 .var "wout", 15 0;
S_0x55e0d01ea760 .scope generate, "genblk3" "genblk3" 4 87, 4 87 0, S_0x55e0d01e9580;
 .timescale -9 -12;
v0x55e0d01ea900_0 .net *"_s0", 4 0, L_0x55e0d01ee240;  1 drivers
v0x55e0d01ea9e0_0 .net *"_s1", 31 0, L_0x55e0d01ee340;  1 drivers
L_0x7f7bc6c930f0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e0d01eaac0_0 .net/2u *"_s10", 15 0, L_0x7f7bc6c930f0;  1 drivers
v0x55e0d01eab80_0 .net *"_s12", 15 0, L_0x55e0d01fe690;  1 drivers
v0x55e0d01eac60_0 .net *"_s14", 15 0, L_0x55e0d01fe7d0;  1 drivers
L_0x7f7bc6c93060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e0d01ead90_0 .net *"_s4", 26 0, L_0x7f7bc6c93060;  1 drivers
L_0x7f7bc6c930a8 .functor BUFT 1, C4<01111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55e0d01eae70_0 .net/2u *"_s5", 31 0, L_0x7f7bc6c930a8;  1 drivers
v0x55e0d01eaf50_0 .net *"_s7", 0 0, L_0x55e0d01fe480;  1 drivers
v0x55e0d01eb010_0 .net *"_s9", 15 0, L_0x55e0d01fe5a0;  1 drivers
L_0x55e0d01ee340 .concat [ 5 27 0 0], L_0x55e0d01ee240, L_0x7f7bc6c93060;
L_0x55e0d01fe480 .cmp/gt 32, L_0x55e0d01ee340, L_0x7f7bc6c930a8;
L_0x55e0d01fe690 .arith/sum 16, L_0x55e0d01fe5a0, L_0x7f7bc6c930f0;
L_0x55e0d01fe870 .functor MUXZ 16, L_0x55e0d01fe7d0, L_0x55e0d01fe690, L_0x55e0d01fe480, C4<>;
S_0x55e0d01ebbd0 .scope module, "pow_mult" "dsp48_mult" 2 48, 3 8 0, S_0x55e0d01caac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din1"
    .port_info 3 /INPUT 8 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 16 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x55e0d01ebd80 .param/l "DIN1_WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x55e0d01ebdc0 .param/l "DIN2_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x55e0d01ebe00 .param/l "DOUT_WIDTH" 0 3 11, +C4<00000000000000000000000000010000>;
L_0x55e0d01992d0 .functor BUFZ 16, v0x55e0d01ec8e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55e0d01ec080_0 .net "clk", 0 0, o0x7f7bc6cdc018;  alias, 0 drivers
v0x55e0d01ec120_0 .net "din1", 7 0, o0x7f7bc6cdcac8;  alias, 0 drivers
v0x55e0d01ec200_0 .var "din1_reg_0", 7 0;
v0x55e0d01ec2f0_0 .var "din1_reg_1", 7 0;
v0x55e0d01ec3d0_0 .net "din2", 7 0, o0x7f7bc6cdcac8;  alias, 0 drivers
v0x55e0d01ec4e0_0 .var "din2_reg_0", 7 0;
v0x55e0d01ec5a0_0 .var "din2_reg_1", 7 0;
v0x55e0d01ec680_0 .net "din_valid", 0 0, o0x7f7bc6cdcbb8;  alias, 0 drivers
v0x55e0d01ec740_0 .net "dout", 15 0, L_0x55e0d01992d0;  alias, 1 drivers
v0x55e0d01ec800_0 .var "dout_reg_0", 15 0;
v0x55e0d01ec8e0_0 .var "dout_reg_1", 15 0;
v0x55e0d01ec9c0_0 .net "dout_valid", 0 0, L_0x55e0d01ee0b0;  alias, 1 drivers
v0x55e0d01ecab0_0 .var "dout_valid_r", 3 0;
L_0x7f7bc6c93018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e0d01ecb90_0 .net "rst", 0 0, L_0x7f7bc6c93018;  1 drivers
L_0x55e0d01ee0b0 .part v0x55e0d01ecab0_0, 3, 1;
    .scope S_0x55e0d01ebbd0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e0d01ec200_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x55e0d01ebbd0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e0d01ec2f0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x55e0d01ebbd0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e0d01ec4e0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55e0d01ebbd0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e0d01ec5a0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55e0d01ebbd0;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e0d01ec800_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x55e0d01ebbd0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e0d01ec8e0_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x55e0d01ebbd0;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e0d01ecab0_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x55e0d01ebbd0;
T_7 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01ecb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e0d01ec200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e0d01ec4e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55e0d01ecab0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01ecab0_0, 4, 5;
    %load/vec4 v0x55e0d01ecab0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01ecab0_0, 4, 5;
    %load/vec4 v0x55e0d01ecab0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01ecab0_0, 4, 5;
    %load/vec4 v0x55e0d01ec680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55e0d01ec120_0;
    %assign/vec4 v0x55e0d01ec200_0, 0;
    %load/vec4 v0x55e0d01ec3d0_0;
    %assign/vec4 v0x55e0d01ec4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01ecab0_0, 4, 5;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01ecab0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e0d01ec200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e0d01ec4e0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e0d01ebbd0;
T_8 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01ecb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e0d01ec2f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e0d01ec5a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e0d01ec800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e0d01ec8e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e0d01ec200_0;
    %assign/vec4 v0x55e0d01ec2f0_0, 0;
    %load/vec4 v0x55e0d01ec4e0_0;
    %assign/vec4 v0x55e0d01ec5a0_0, 0;
    %load/vec4 v0x55e0d01ec2f0_0;
    %pad/s 16;
    %load/vec4 v0x55e0d01ec5a0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x55e0d01ec800_0, 0;
    %load/vec4 v0x55e0d01ec800_0;
    %assign/vec4 v0x55e0d01ec8e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e0d01e9a40;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e0d01e9fd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55e0d01e9fd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55e0d01e9fd0_0;
    %store/vec4a v0x55e0d01ea090, 4, 0;
    %load/vec4 v0x55e0d01e9fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e0d01e9fd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x55e0d01e9a40;
T_10 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01ea400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55e0d01ea4c0_0;
    %load/vec4 v0x55e0d01ea320_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e0d01ea090, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55e0d01e9a40;
T_11 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01ea210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55e0d01ea130_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e0d01ea090, 4;
    %assign/vec4 v0x55e0d01ea5a0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55e0d01e9580;
T_12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e0d01eba40_0, 0, 5;
    %end;
    .thread T_12;
    .scope S_0x55e0d01e9580;
T_13 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55e0d01eb8b0_0, 0, 5;
    %end;
    .thread T_13;
    .scope S_0x55e0d01e9580;
T_14 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01eb9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e0d01eba40_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55e0d01eb8b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55e0d01eb400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55e0d01eba40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e0d01eba40_0, 0;
    %load/vec4 v0x55e0d01eb8b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e0d01eb8b0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55e0d01eba40_0;
    %assign/vec4 v0x55e0d01eba40_0, 0;
    %load/vec4 v0x55e0d01eb8b0_0;
    %assign/vec4 v0x55e0d01eb8b0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e0d01e9580;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e0d01eb1b0_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x55e0d01e9580;
T_16 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01eb400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55e0d01eb330_0;
    %load/vec4 v0x55e0d01eb290_0;
    %sub;
    %assign/vec4 v0x55e0d01eb1b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55e0d01eb1b0_0;
    %assign/vec4 v0x55e0d01eb1b0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55e0d01e9580;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e0d01eb4f0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x55e0d01e9580;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e0d01eb710_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55e0d01e9580;
T_19 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x55e0d01eb7d0_0, 0, 21;
    %end;
    .thread T_19;
    .scope S_0x55e0d01e9580;
T_20 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01eb400_0;
    %assign/vec4 v0x55e0d01eb4f0_0, 0;
    %load/vec4 v0x55e0d01eb9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x55e0d01eb7d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55e0d01eb4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e0d01eb710_0, 0;
    %load/vec4 v0x55e0d01eb1b0_0;
    %pad/u 21;
    %load/vec4 v0x55e0d01eb7d0_0;
    %add;
    %assign/vec4 v0x55e0d01eb7d0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e0d01eb710_0, 0;
    %load/vec4 v0x55e0d01eb7d0_0;
    %assign/vec4 v0x55e0d01eb7d0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55e0d01cae10;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e0d01c0460_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x55e0d01cae10;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e0d01c1460_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x55e0d01cae10;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e0d01be620_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x55e0d01cae10;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e0d01c4930_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x55e0d01cae10;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e0d01e9080_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x55e0d01cae10;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e0d01e9160_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x55e0d01cae10;
T_27 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e0d01e9300_0, 0, 4;
    %end;
    .thread T_27;
    .scope S_0x55e0d01cae10;
T_28 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01e93e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e0d01c0460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e0d01be620_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55e0d01e9300_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01e9300_0, 4, 5;
    %load/vec4 v0x55e0d01e9300_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01e9300_0, 4, 5;
    %load/vec4 v0x55e0d01e9300_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01e9300_0, 4, 5;
    %load/vec4 v0x55e0d01e8ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x55e0d01bfd00_0;
    %assign/vec4 v0x55e0d01c0460_0, 0;
    %load/vec4 v0x55e0d01be0f0_0;
    %assign/vec4 v0x55e0d01be620_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01e9300_0, 4, 5;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55e0d01e9300_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e0d01c0460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e0d01be620_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55e0d01cae10;
T_29 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01e93e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e0d01c1460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e0d01c4930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e0d01e9080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e0d01e9160_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55e0d01c0460_0;
    %assign/vec4 v0x55e0d01c1460_0, 0;
    %load/vec4 v0x55e0d01be620_0;
    %assign/vec4 v0x55e0d01c4930_0, 0;
    %load/vec4 v0x55e0d01c1460_0;
    %pad/s 32;
    %load/vec4 v0x55e0d01c4930_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x55e0d01e9080_0, 0;
    %load/vec4 v0x55e0d01e9080_0;
    %assign/vec4 v0x55e0d01e9160_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55e0d01caac0;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e0d01edd30_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x55e0d01caac0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e0d01ecf30_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x55e0d01caac0;
T_32 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01edbc0_0;
    %assign/vec4 v0x55e0d01ecf30_0, 0;
    %load/vec4 v0x55e0d01edbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x55e0d01ede00_0;
    %load/vec4 v0x55e0d01edad0_0;
    %sub;
    %assign/vec4 v0x55e0d01edd30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55e0d01edd30_0;
    %assign/vec4 v0x55e0d01edd30_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55e0d01caac0;
T_33 ;
    %pushi/vec4 1024, 0, 12;
    %store/vec4 v0x55e0d01ed870_0, 0, 12;
    %end;
    .thread T_33;
    .scope S_0x55e0d01caac0;
T_34 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55e0d01ece90_0, 0, 10;
    %end;
    .thread T_34;
    .scope S_0x55e0d01caac0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e0d01eda10_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x55e0d01caac0;
T_36 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01edea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 1024, 0, 12;
    %assign/vec4 v0x55e0d01ed870_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e0d01ece90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e0d01eda10_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55e0d01ece90_0;
    %and/r;
    %load/vec4 v0x55e0d01ecd30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x55e0d01ece90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55e0d01ece90_0, 0;
    %load/vec4 v0x55e0d01ed870_0;
    %pad/s 32;
    %load/vec4 v0x55e0d01ed620_0;
    %add;
    %pad/s 12;
    %assign/vec4 v0x55e0d01ed870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e0d01eda10_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x55e0d01ed950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x55e0d01ed7b0_0;
    %assign/vec4 v0x55e0d01ed870_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x55e0d01ed7b0_0;
    %assign/vec4 v0x55e0d01ed7b0_0, 0;
    %load/vec4 v0x55e0d01ece90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55e0d01ece90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e0d01eda10_0, 0;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55e0d01caac0;
T_37 ;
    %pushi/vec4 1024, 0, 12;
    %store/vec4 v0x55e0d01ed7b0_0, 0, 12;
    %end;
    .thread T_37;
    .scope S_0x55e0d01caac0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e0d01ed950_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x55e0d01caac0;
T_39 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01edea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 1024, 0, 12;
    %assign/vec4 v0x55e0d01ed7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e0d01ed950_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55e0d01eda10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x55e0d01ed870_0;
    %cmpi/u 12, 0, 12;
    %jmp/0xz  T_39.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e0d01ed950_0, 0;
    %load/vec4 v0x55e0d01ed7b0_0;
    %assign/vec4 v0x55e0d01ed7b0_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x55e0d01ed870_0;
    %assign/vec4 v0x55e0d01ed7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e0d01ed950_0, 0;
T_39.5 ;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x55e0d01ed7b0_0;
    %assign/vec4 v0x55e0d01ed7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e0d01ed950_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55e0d01caac0;
T_40 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55e0d01ed480_0, 0, 20;
    %end;
    .thread T_40;
    .scope S_0x55e0d01caac0;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e0d01ed0f0_0, 0, 8;
    %end;
    .thread T_41;
    .scope S_0x55e0d01caac0;
T_42 ;
    %wait E_0x55e0d019e3a0;
    %load/vec4 v0x55e0d01ed000_0;
    %assign/vec4 v0x55e0d01ed0f0_0, 0;
    %load/vec4 v0x55e0d01ed7b0_0;
    %pad/s 20;
    %load/vec4 v0x55e0d01ed0f0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0x55e0d01ed480_0, 0;
    %jmp T_42;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "agc.v";
    "./dsp48_mult.v";
    "./moving_average_unsign.v";
    "./bram_infer.v";
