Classic Timing Analyzer report for Dlatchtest
Mon Feb 28 14:41:01 2011
Quartus II Version 7.1 Build 156 04/30/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.814 ns    ; D      ; inst~8 ; --         ; W        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.251 ns    ; inst~8 ; Q      ; W          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.146 ns   ; D      ; inst~8 ; --         ; W        ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+--------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; W               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 0.814 ns   ; D    ; inst~8 ; W        ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 5.251 ns   ; inst~8 ; Q  ; W          ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -0.146 ns ; D    ; inst~8 ; W        ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition
    Info: Processing started: Mon Feb 28 14:41:00 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dlatchtest -c Dlatchtest --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst~8" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "W" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: tsu for register "inst~8" (data pin = "D", clock pin = "W") is 0.814 ns
    Info: + Longest pin to register delay is 2.033 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(0.646 ns) + CELL(0.408 ns) = 2.033 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'
        Info: Total cell delay = 1.387 ns ( 68.22 % )
        Info: Total interconnect delay = 0.646 ns ( 31.78 % )
    Info: + Micro setup delay of destination is 0.668 ns
    Info: - Shortest clock path from clock "W" to destination register is 1.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'W'
        Info: 2: + IC(0.633 ns) + CELL(0.275 ns) = 1.887 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'
        Info: Total cell delay = 1.254 ns ( 66.45 % )
        Info: Total interconnect delay = 0.633 ns ( 33.55 % )
Info: tco from clock "W" to destination pin "Q" through register "inst~8" is 5.251 ns
    Info: + Longest clock path from clock "W" to source register is 1.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'W'
        Info: 2: + IC(0.633 ns) + CELL(0.275 ns) = 1.887 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'
        Info: Total cell delay = 1.254 ns ( 66.45 % )
        Info: Total interconnect delay = 0.633 ns ( 33.55 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.364 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'
        Info: 2: + IC(0.576 ns) + CELL(2.788 ns) = 3.364 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.788 ns ( 82.88 % )
        Info: Total interconnect delay = 0.576 ns ( 17.12 % )
Info: th for register "inst~8" (data pin = "D", clock pin = "W") is -0.146 ns
    Info: + Longest clock path from clock "W" to destination register is 1.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'W'
        Info: 2: + IC(0.633 ns) + CELL(0.275 ns) = 1.887 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'
        Info: Total cell delay = 1.254 ns ( 66.45 % )
        Info: Total interconnect delay = 0.633 ns ( 33.55 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.033 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(0.646 ns) + CELL(0.408 ns) = 2.033 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'inst~8'
        Info: Total cell delay = 1.387 ns ( 68.22 % )
        Info: Total interconnect delay = 0.646 ns ( 31.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 153 megabytes of memory during processing
    Info: Processing ended: Mon Feb 28 14:41:03 2011
    Info: Elapsed time: 00:00:03


