INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_workspace/Seven_Segment_part_2/Seven_Segment_part_2.srcs/sources_1/new/Seven_Segment_II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_II
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_workspace/Seven_Segment_part_2/Seven_Segment_part_2.srcs/sim_1/new/seven_segment_bcd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_bcd_tb
