$comment
	File created using the following command:
		vcd file atv1aula1.msim.vcd -direction
$end
$date
	Thu Sep 22 09:15:45 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FLAG_EQUAL $end
$var wire 1 # KEY [3] $end
$var wire 1 $ KEY [2] $end
$var wire 1 % KEY [1] $end
$var wire 1 & KEY [0] $end
$var wire 1 ' LEDR [9] $end
$var wire 1 ( LEDR [8] $end
$var wire 1 ) LEDR [7] $end
$var wire 1 * LEDR [6] $end
$var wire 1 + LEDR [5] $end
$var wire 1 , LEDR [4] $end
$var wire 1 - LEDR [3] $end
$var wire 1 . LEDR [2] $end
$var wire 1 / LEDR [1] $end
$var wire 1 0 LEDR [0] $end
$var wire 1 1 PC_OUT [8] $end
$var wire 1 2 PC_OUT [7] $end
$var wire 1 3 PC_OUT [6] $end
$var wire 1 4 PC_OUT [5] $end
$var wire 1 5 PC_OUT [4] $end
$var wire 1 6 PC_OUT [3] $end
$var wire 1 7 PC_OUT [2] $end
$var wire 1 8 PC_OUT [1] $end
$var wire 1 9 PC_OUT [0] $end
$var wire 1 : REG_E $end
$var wire 1 ; SELEC_MUX_PROX_PC [1] $end
$var wire 1 < SELEC_MUX_PROX_PC [0] $end
$var wire 1 = SW [9] $end
$var wire 1 > SW [8] $end
$var wire 1 ? SW [7] $end
$var wire 1 @ SW [6] $end
$var wire 1 A SW [5] $end
$var wire 1 B SW [4] $end
$var wire 1 C SW [3] $end
$var wire 1 D SW [2] $end
$var wire 1 E SW [1] $end
$var wire 1 F SW [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK_50 $end
$var wire 1 Q ww_KEY [3] $end
$var wire 1 R ww_KEY [2] $end
$var wire 1 S ww_KEY [1] $end
$var wire 1 T ww_KEY [0] $end
$var wire 1 U ww_SW [9] $end
$var wire 1 V ww_SW [8] $end
$var wire 1 W ww_SW [7] $end
$var wire 1 X ww_SW [6] $end
$var wire 1 Y ww_SW [5] $end
$var wire 1 Z ww_SW [4] $end
$var wire 1 [ ww_SW [3] $end
$var wire 1 \ ww_SW [2] $end
$var wire 1 ] ww_SW [1] $end
$var wire 1 ^ ww_SW [0] $end
$var wire 1 _ ww_PC_OUT [8] $end
$var wire 1 ` ww_PC_OUT [7] $end
$var wire 1 a ww_PC_OUT [6] $end
$var wire 1 b ww_PC_OUT [5] $end
$var wire 1 c ww_PC_OUT [4] $end
$var wire 1 d ww_PC_OUT [3] $end
$var wire 1 e ww_PC_OUT [2] $end
$var wire 1 f ww_PC_OUT [1] $end
$var wire 1 g ww_PC_OUT [0] $end
$var wire 1 h ww_SELEC_MUX_PROX_PC [1] $end
$var wire 1 i ww_SELEC_MUX_PROX_PC [0] $end
$var wire 1 j ww_LEDR [9] $end
$var wire 1 k ww_LEDR [8] $end
$var wire 1 l ww_LEDR [7] $end
$var wire 1 m ww_LEDR [6] $end
$var wire 1 n ww_LEDR [5] $end
$var wire 1 o ww_LEDR [4] $end
$var wire 1 p ww_LEDR [3] $end
$var wire 1 q ww_LEDR [2] $end
$var wire 1 r ww_LEDR [1] $end
$var wire 1 s ww_LEDR [0] $end
$var wire 1 t ww_FLAG_EQUAL $end
$var wire 1 u ww_REG_E $end
$var wire 1 v \CLOCK_50~input_o\ $end
$var wire 1 w \KEY[1]~input_o\ $end
$var wire 1 x \KEY[2]~input_o\ $end
$var wire 1 y \KEY[3]~input_o\ $end
$var wire 1 z \SW[0]~input_o\ $end
$var wire 1 { \SW[1]~input_o\ $end
$var wire 1 | \SW[2]~input_o\ $end
$var wire 1 } \SW[3]~input_o\ $end
$var wire 1 ~ \SW[4]~input_o\ $end
$var wire 1 !! \SW[5]~input_o\ $end
$var wire 1 "! \SW[6]~input_o\ $end
$var wire 1 #! \SW[7]~input_o\ $end
$var wire 1 $! \SW[8]~input_o\ $end
$var wire 1 %! \SW[9]~input_o\ $end
$var wire 1 &! \PC_OUT[0]~output_o\ $end
$var wire 1 '! \PC_OUT[1]~output_o\ $end
$var wire 1 (! \PC_OUT[2]~output_o\ $end
$var wire 1 )! \PC_OUT[3]~output_o\ $end
$var wire 1 *! \PC_OUT[4]~output_o\ $end
$var wire 1 +! \PC_OUT[5]~output_o\ $end
$var wire 1 ,! \PC_OUT[6]~output_o\ $end
$var wire 1 -! \PC_OUT[7]~output_o\ $end
$var wire 1 .! \PC_OUT[8]~output_o\ $end
$var wire 1 /! \SELEC_MUX_PROX_PC[0]~output_o\ $end
$var wire 1 0! \SELEC_MUX_PROX_PC[1]~output_o\ $end
$var wire 1 1! \LEDR[0]~output_o\ $end
$var wire 1 2! \LEDR[1]~output_o\ $end
$var wire 1 3! \LEDR[2]~output_o\ $end
$var wire 1 4! \LEDR[3]~output_o\ $end
$var wire 1 5! \LEDR[4]~output_o\ $end
$var wire 1 6! \LEDR[5]~output_o\ $end
$var wire 1 7! \LEDR[6]~output_o\ $end
$var wire 1 8! \LEDR[7]~output_o\ $end
$var wire 1 9! \LEDR[8]~output_o\ $end
$var wire 1 :! \LEDR[9]~output_o\ $end
$var wire 1 ;! \FLAG_EQUAL~output_o\ $end
$var wire 1 <! \REG_E~output_o\ $end
$var wire 1 =! \KEY[0]~input_o\ $end
$var wire 1 >! \ROM1|memROM~16_combout\ $end
$var wire 1 ?! \ROM1|memROM~17_combout\ $end
$var wire 1 @! \incrementaPC|Add0~2\ $end
$var wire 1 A! \incrementaPC|Add0~6\ $end
$var wire 1 B! \incrementaPC|Add0~10\ $end
$var wire 1 C! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 D! \ROM1|memROM~5_combout\ $end
$var wire 1 E! \ROM1|memROM~7_combout\ $end
$var wire 1 F! \DECODER|Equal3~4_combout\ $end
$var wire 1 G! \MUX2|saida_MUX[3]~4_combout\ $end
$var wire 1 H! \ROM1|memROM~14_combout\ $end
$var wire 1 I! \ROM1|memROM~15_combout\ $end
$var wire 1 J! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 K! \MUX2|saida_MUX[2]~3_combout\ $end
$var wire 1 L! \ROM1|memROM~3_combout\ $end
$var wire 1 M! \DECODER|Equal3~1_combout\ $end
$var wire 1 N! \ROM1|memROM~19_combout\ $end
$var wire 1 O! \ROM1|memROM~22_combout\ $end
$var wire 1 P! \ROM1|memROM~12_combout\ $end
$var wire 1 Q! \ROM1|memROM~21_combout\ $end
$var wire 1 R! \ROM1|memROM~10_combout\ $end
$var wire 1 S! \ROM1|memROM~20_combout\ $end
$var wire 1 T! \ULA1|Add0~1_sumout\ $end
$var wire 1 U! \ULA1|Add1~34_cout\ $end
$var wire 1 V! \ULA1|Add1~21_sumout\ $end
$var wire 1 W! \ROM1|memROM~4_combout\ $end
$var wire 1 X! \ROM1|memROM~6_combout\ $end
$var wire 1 Y! \ROM1|memROM~8_combout\ $end
$var wire 1 Z! \DECODER|Equal3~2_combout\ $end
$var wire 1 [! \ULA1|saida[0]~0_combout\ $end
$var wire 1 \! \DECODER|Equal3~3_combout\ $end
$var wire 1 ]! \DECODER|Habilita~0_combout\ $end
$var wire 1 ^! \RAM1|ram~161_combout\ $end
$var wire 1 _! \RAM1|ram~17_q\ $end
$var wire 1 `! \RAM1|ram~145_combout\ $end
$var wire 1 a! \RAM1|ram~146_combout\ $end
$var wire 1 b! \ULA1|Add0~2\ $end
$var wire 1 c! \ULA1|Add0~5_sumout\ $end
$var wire 1 d! \ULA1|Add1~22\ $end
$var wire 1 e! \ULA1|Add1~25_sumout\ $end
$var wire 1 f! \ULA1|saida[1]~1_combout\ $end
$var wire 1 g! \RAM1|ram~18_q\ $end
$var wire 1 h! \RAM1|ram~147_combout\ $end
$var wire 1 i! \RAM1|ram~148_combout\ $end
$var wire 1 j! \ULA1|Add0~6\ $end
$var wire 1 k! \ULA1|Add0~9_sumout\ $end
$var wire 1 l! \ULA1|Add1~26\ $end
$var wire 1 m! \ULA1|Add1~29_sumout\ $end
$var wire 1 n! \ULA1|saida[2]~2_combout\ $end
$var wire 1 o! \RAM1|ram~19_q\ $end
$var wire 1 p! \RAM1|ram~149_combout\ $end
$var wire 1 q! \RAM1|ram~150_combout\ $end
$var wire 1 r! \ULA1|Add0~10\ $end
$var wire 1 s! \ULA1|Add0~13_sumout\ $end
$var wire 1 t! \ULA1|Add1~30\ $end
$var wire 1 u! \ULA1|Add1~1_sumout\ $end
$var wire 1 v! \ULA1|saida[3]~3_combout\ $end
$var wire 1 w! \RAM1|ram~20_q\ $end
$var wire 1 x! \RAM1|ram~151_combout\ $end
$var wire 1 y! \RAM1|ram~152_combout\ $end
$var wire 1 z! \ULA1|Add0~14\ $end
$var wire 1 {! \ULA1|Add0~17_sumout\ $end
$var wire 1 |! \ULA1|Add1~2\ $end
$var wire 1 }! \ULA1|Add1~5_sumout\ $end
$var wire 1 ~! \ULA1|saida[4]~4_combout\ $end
$var wire 1 !" \RAM1|ram~21_q\ $end
$var wire 1 "" \RAM1|ram~153_combout\ $end
$var wire 1 #" \RAM1|ram~154_combout\ $end
$var wire 1 $" \ULA1|Add0~18\ $end
$var wire 1 %" \ULA1|Add0~21_sumout\ $end
$var wire 1 &" \ULA1|saida[5]~5_combout\ $end
$var wire 1 '" \RAM1|ram~22_q\ $end
$var wire 1 (" \RAM1|ram~155_combout\ $end
$var wire 1 )" \RAM1|ram~156_combout\ $end
$var wire 1 *" \ULA1|Add1~6\ $end
$var wire 1 +" \ULA1|Add1~9_sumout\ $end
$var wire 1 ," \ULA1|Add0~22\ $end
$var wire 1 -" \ULA1|Add0~25_sumout\ $end
$var wire 1 ." \ULA1|saida[6]~6_combout\ $end
$var wire 1 /" \RAM1|ram~23_q\ $end
$var wire 1 0" \RAM1|ram~157_combout\ $end
$var wire 1 1" \RAM1|ram~158_combout\ $end
$var wire 1 2" \ULA1|Add1~10\ $end
$var wire 1 3" \ULA1|Add1~13_sumout\ $end
$var wire 1 4" \ULA1|Add0~26\ $end
$var wire 1 5" \ULA1|Add0~29_sumout\ $end
$var wire 1 6" \ULA1|saida[7]~7_combout\ $end
$var wire 1 7" \RAM1|ram~24_q\ $end
$var wire 1 8" \RAM1|ram~159_combout\ $end
$var wire 1 9" \RAM1|ram~160_combout\ $end
$var wire 1 :" \ULA1|Add1~14\ $end
$var wire 1 ;" \ULA1|Add1~17_sumout\ $end
$var wire 1 <" \REGE|DOUT~0_combout\ $end
$var wire 1 =" \ULA1|Equal2~2_combout\ $end
$var wire 1 >" \REGE|DOUT~1_combout\ $end
$var wire 1 ?" \REGE|DOUT~q\ $end
$var wire 1 @" \MUX2|saida_MUX[4]~0_combout\ $end
$var wire 1 A" \incrementaPC|Add0~14\ $end
$var wire 1 B" \incrementaPC|Add0~18\ $end
$var wire 1 C" \incrementaPC|Add0~21_sumout\ $end
$var wire 1 D" \MUX2|saida_MUX[5]~6_combout\ $end
$var wire 1 E" \incrementaPC|Add0~22\ $end
$var wire 1 F" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 G" \MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 H" \incrementaPC|Add0~26\ $end
$var wire 1 I" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 J" \MUX2|saida_MUX[7]~8_combout\ $end
$var wire 1 K" \ROM1|memROM~9_combout\ $end
$var wire 1 L" \ROM1|memROM~13_combout\ $end
$var wire 1 M" \incrementaPC|Add0~5_sumout\ $end
$var wire 1 N" \MUX2|saida_MUX[1]~2_combout\ $end
$var wire 1 O" \ROM1|memROM~0_combout\ $end
$var wire 1 P" \ROM1|memROM~2_combout\ $end
$var wire 1 Q" \DECODER|Equal3~0_combout\ $end
$var wire 1 R" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 S" \MUX2|saida_MUX[4]~5_combout\ $end
$var wire 1 T" \ROM1|memROM~1_combout\ $end
$var wire 1 U" \incrementaPC|Add0~30\ $end
$var wire 1 V" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 W" \ROM1|memROM~18_combout\ $end
$var wire 1 X" \MUX2|saida_MUX[8]~9_combout\ $end
$var wire 1 Y" \ROM1|memROM~11_combout\ $end
$var wire 1 Z" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 [" \MUX2|saida_MUX[0]~1_combout\ $end
$var wire 1 \" \ULA1|Equal2~0_combout\ $end
$var wire 1 ]" \ULA1|Equal2~1_combout\ $end
$var wire 1 ^" \REGA|DOUT\ [7] $end
$var wire 1 _" \REGA|DOUT\ [6] $end
$var wire 1 `" \REGA|DOUT\ [5] $end
$var wire 1 a" \REGA|DOUT\ [4] $end
$var wire 1 b" \REGA|DOUT\ [3] $end
$var wire 1 c" \REGA|DOUT\ [2] $end
$var wire 1 d" \REGA|DOUT\ [1] $end
$var wire 1 e" \REGA|DOUT\ [0] $end
$var wire 1 f" \PC|DOUT\ [8] $end
$var wire 1 g" \PC|DOUT\ [7] $end
$var wire 1 h" \PC|DOUT\ [6] $end
$var wire 1 i" \PC|DOUT\ [5] $end
$var wire 1 j" \PC|DOUT\ [4] $end
$var wire 1 k" \PC|DOUT\ [3] $end
$var wire 1 l" \PC|DOUT\ [2] $end
$var wire 1 m" \PC|DOUT\ [1] $end
$var wire 1 n" \PC|DOUT\ [0] $end
$var wire 1 o" \END_RETORNO|DOUT\ [8] $end
$var wire 1 p" \END_RETORNO|DOUT\ [7] $end
$var wire 1 q" \END_RETORNO|DOUT\ [6] $end
$var wire 1 r" \END_RETORNO|DOUT\ [5] $end
$var wire 1 s" \END_RETORNO|DOUT\ [4] $end
$var wire 1 t" \END_RETORNO|DOUT\ [3] $end
$var wire 1 u" \END_RETORNO|DOUT\ [2] $end
$var wire 1 v" \END_RETORNO|DOUT\ [1] $end
$var wire 1 w" \END_RETORNO|DOUT\ [0] $end
$var wire 1 x" \ROM1|ALT_INV_memROM~22_combout\ $end
$var wire 1 y" \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 z" \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 {" \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 3# \DECODER|ALT_INV_Equal3~2_combout\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 7# \ULA1|ALT_INV_Equal2~2_combout\ $end
$var wire 1 8# \REGE|ALT_INV_DOUT~0_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 :# \END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 ;# \END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 <# \END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 =# \END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 ># \END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 ?# \END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 @# \END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 A# \END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 B# \END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 C# \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 D# \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 E# \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 F# \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 G# \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 H# \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 I# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 J# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 K# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 L# \ULA1|ALT_INV_Equal2~0_combout\ $end
$var wire 1 M# \DECODER|ALT_INV_Equal3~1_combout\ $end
$var wire 1 N# \DECODER|ALT_INV_Equal3~0_combout\ $end
$var wire 1 O# \MUX2|ALT_INV_saida_MUX[4]~0_combout\ $end
$var wire 1 P# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 Q# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 R# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 S# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 T# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 U# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 V# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 W# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 X# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 Y# \REGE|ALT_INV_DOUT~q\ $end
$var wire 1 Z# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 [# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 \# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ]# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ^# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 _# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 `# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 a# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 b# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 c# \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 d# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 e# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 f# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 g# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 h# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 i# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 j# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 k# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 l# \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 m# \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 n# \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 o# \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 p# \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 q# \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 r# \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 s# \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 t# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 u# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 v# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 w# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 x# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 y# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 z# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 {# \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0:
0G
1H
xI
1J
1K
1L
1M
1N
1O
0P
1t
0u
0v
xw
xx
xy
xz
x{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
19!
0:!
1;!
0<!
1=!
1>!
1?!
0@!
0A!
0B!
0C!
1D!
1E!
1F!
1G!
1H!
1I!
0J!
1K!
0L!
0M!
1N!
1O!
1P!
1Q!
0R!
0S!
0T!
1U!
0V!
0W!
1X!
1Y!
0Z!
0[!
1\!
1]!
0^!
0_!
0`!
0a!
0b!
0c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
09"
1:"
0;"
0<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1K"
1L"
0M"
1N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
1\"
1]"
0x"
0y"
1z"
0{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
07#
18#
19#
0C#
0D#
0E#
0F#
0G#
0H#
1I#
1J#
0K#
0L#
1M#
1N#
1O#
0P#
0Q#
0R#
0S#
1T#
1U#
1V#
0W#
1X#
1Y#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
0k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
x#
x$
x%
1&
xQ
xR
xS
1T
xU
xV
xW
xX
xY
xZ
x[
x\
x]
x^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
1i
0j
1k
0l
0m
0n
0o
0p
0q
0r
0s
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
0'
1(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0;
1<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
$end
#10000
0&
0T
0=!
#20000
1&
1T
1=!
1k"
1l"
1m"
1w"
0B#
0a#
0`#
0_#
1C!
1J!
0>!
1M"
0D!
0E!
0H!
0P!
1H#
1F#
1Q#
1S#
0j#
1D#
0i#
0h#
1'!
1(!
1)!
0?!
0N!
0X!
0F!
0Y!
0I!
0O!
0Q!
0L"
1f
1e
1d
1G#
1y"
1x"
1E#
1P#
1R#
1{"
1C#
18
17
16
0G!
0]!
1@"
0K!
0N"
0O#
1G!
1K!
1N"
1["
09!
0/!
0k
0i
0(
0<
#30000
0&
0T
0=!
#40000
1&
1T
1=!
1n"
0b#
0Z"
1@!
1E!
1L!
0U#
0Q#
1k#
1&!
0M"
1A!
0["
1Y!
1W!
1j#
1g
0J!
1B!
0T#
0P#
19
0N"
1i#
1]!
1Q"
0C!
1A"
0K!
1h#
0N#
1R"
1["
0G!
0g#
10!
19!
1h
1k
1;
1(
#50000
0&
0T
0=!
#60000
1&
1T
1=!
0k"
0l"
0m"
1a#
1`#
1_#
1C!
0A"
1J!
0B!
1M"
0A!
1D!
0E!
1H!
0L!
1R!
1O"
0X#
0J#
1U#
0F#
1Q#
0S#
0j#
0i#
0h#
0'!
0(!
0)!
0J!
0C!
0R"
1X!
0Y!
1I!
1O!
0W!
1S!
1Y"
1P"
1g#
1h#
1i#
0f
0e
0d
0V#
0I#
0z"
1T#
0x"
0E#
1P#
0R#
08
07
06
0@"
0Q"
1N#
1O#
1K!
00!
1/!
0h
1i
0;
1<
#70000
0&
0T
0=!
#80000
1&
1T
1=!
1l"
0`#
1J!
0D!
1S#
0i#
1(!
1M!
0X!
1e
1R#
0M#
17
1T!
1V!
0d!
1[!
1k!
1m!
0t!
1n!
1@"
0O#
0l#
0n#
1:!
1u!
0|!
1e!
0l!
0="
0\"
1N"
0["
0m#
0s#
1j
0m!
1}!
0*"
1L#
17#
1'
0]"
0r#
1l#
0/!
1+"
02"
0q#
0i
13"
0:"
0<
0p#
0;!
1;"
0o#
0t
0"
#90000
0&
0T
0=!
#100000
1&
1T
1=!
1e"
1c"
1m"
0n"
1b#
0a#
0y#
0{#
0T!
1b!
0V!
1d!
0k!
1r!
1m!
0M"
1A!
1Z"
0@!
0H!
1L!
0R!
1^!
1W"
09#
1J#
0U#
1F#
0k#
1j#
0l#
1n#
0&!
1'!
13!
11!
1M"
0A!
0J!
1B!
1s!
0e!
1l!
1c!
0N"
1["
0I!
0O!
0M!
1W!
0S!
0Y"
1m#
1i#
0j#
0g
1f
1q
1s
0m!
1t!
1C!
1J!
0B!
1I#
1z"
0T#
1M#
1x"
1E#
09
18
10
1.
1N"
0K!
0i#
0h#
1l#
1k!
0r!
1m!
0n!
0]!
1T!
0b!
1V!
0[!
0C!
0u!
1|!
1\"
1G!
1K!
1s#
1h#
0n#
0l#
0:!
0}!
1*"
0c!
0s!
0L#
0\"
0G!
1r#
0j
0+"
12"
1L#
0'
09!
1q#
03"
1:"
0k
1p#
0(
0;"
1o#
#110000
0&
0T
0=!
#120000
1&
1T
1=!
1_!
1o!
1n"
0b#
0/#
06#
1`!
1p!
0Z"
1@!
1E!
0L!
0^!
0O"
1X#
1U#
0Q#
1k#
0.#
05#
1&!
0M"
1A!
1a!
1q!
0["
1Y!
0W!
0P"
1j#
1g
0J!
1B!
1V#
1T#
0P#
0-#
04#
19
0N"
1i#
0T!
1b!
0V!
1[!
0k!
1r!
0m!
1n!
1]!
1<"
1C!
0K!
0h#
08#
1l#
1n#
1s!
1c!
1="
1\"
1G!
0L#
07#
19!
1>"
1]"
1k
1(
1;!
1t
1"
#130000
0&
0T
0=!
#140000
1&
1T
1=!
1k"
0l"
1?"
0m"
0n"
1b#
1a#
0Y#
1`#
0_#
0C!
1A"
1J!
0B!
1M"
0A!
1Z"
0@!
1D!
0E!
1P!
1O"
0W"
19#
0X#
0H#
1Q#
0S#
0k#
0j#
0i#
1h#
0&!
0'!
1<!
0(!
1)!
0M"
0J!
1C!
0A"
1R"
0G!
1K!
1N"
1["
1X!
0Y!
1Q!
1L"
1P"
0g#
0h#
1i#
1j#
0g
0f
1u
0e
1d
0R"
0V#
0G#
0y"
1P#
0R#
09
08
07
16
1:
0N"
0K!
1G!
1S"
1g#
0a!
0q!
0<"
0@"
0S"
1O#
18#
1-#
14#
1T!
0b!
1V!
0[!
1k!
0r!
1m!
0n!
0G!
1N"
0["
0l#
0n#
0s!
0c!
1/!
0="
0\"
1L#
17#
1i
1<
0]"
0;!
0t
0"
#150000
0&
0T
0=!
#160000
1&
1T
1=!
0k"
0e"
0c"
1m"
0a#
1y#
1{#
1_#
0C!
0T!
0V!
0k!
0m!
1>!
1M"
1L!
0P!
1R!
0J#
1H#
0U#
0j#
0D#
1l#
1n#
1h#
1'!
03!
01!
0)!
1="
1\"
1?!
1N!
1W!
0Q!
0L"
1S!
1Y"
1f
0q
0s
0d
0I#
0z"
1G#
1y"
0T#
0{"
0C#
0L#
07#
18
06
00
0.
1]"
1G!
0`!
0p!
0N"
1["
1.#
15#
1;!
1t
1"
#170000
0&
0T
0=!
#180000
1&
1T
1=!
1k"
0m"
1n"
0b#
1a#
0_#
1C!
0M"
0>!
0Z"
1@!
0D!
0L!
0R!
0O"
1X#
1J#
1U#
1S#
1k#
1D#
1j#
0h#
1&!
0'!
1)!
1M"
0?!
0N!
0X!
0W!
0S!
0Y"
0P"
0j#
1g
0f
1d
1V#
1I#
1z"
1T#
1R#
1{"
1C#
19
08
16
0G!
1`!
1p!
0["
0]!
1@"
0O#
0.#
05#
1a!
1q!
1G!
1N"
0-#
04#
09!
0/!
1T!
1V!
0d!
1[!
1k!
1m!
0t!
1n!
0k
0l#
0n#
0i
0(
1u!
0|!
1e!
0l!
0<
0="
0\"
0m#
0s#
0m!
1}!
0*"
1L#
17#
0]"
0r#
1l#
1+"
02"
0q#
13"
0:"
0p#
0;!
1;"
0o#
0t
0"
#190000
0&
0T
0=!
#200000
1&
1T
1=!
1m"
0n"
1b#
0a#
0M"
1A!
1Z"
0@!
1H!
1O"
0X#
0F#
0k#
1j#
0&!
1'!
1M"
0A!
1J!
0N"
1["
1I!
1O!
1M!
1P"
0i#
0j#
0g
1f
0J!
0V#
0M#
0x"
0E#
09
18
1N"
1K!
1i#
0`!
0p!
0T!
0V!
1d!
0[!
1]!
0K!
1n#
1.#
15#
1:!
0e!
1l!
0a!
0q!
1m#
1j
1m!
1-#
14#
1'
19!
1\"
0l#
0L#
1k
0\"
1(
1L#
#210000
0&
0T
0=!
#220000
1&
1T
1=!
1c"
1n"
0b#
0y#
0k!
1r!
0m!
1t!
0Z"
1@!
1E!
0H!
0O"
1W"
09#
1X#
1F#
0Q#
1k#
1l#
1&!
13!
0M"
1A!
0u!
1|!
1s!
1\"
0["
1Y!
0I!
0O!
0M!
0P"
1s#
1j#
1g
1q
0}!
1*"
1J!
1V#
1M#
1x"
1E#
0P#
0L#
19
1.
0N"
0i#
1r#
1`!
1p!
1k!
0r!
1m!
0n!
1<"
0+"
12"
1="
1K!
1q#
08#
0l#
0.#
05#
0:!
03"
1:"
0s!
07#
1a!
1q!
0="
0\"
0>"
1p#
0j
0;"
1L#
17#
0-#
04#
0'
1o#
1T!
1V!
0d!
1[!
0k!
1r!
0m!
1n!
1l#
0n#
1s!
1e!
0l!
0m#
1m!
0t!
0l#
1u!
0|!
0s#
1}!
0*"
0r#
1+"
02"
0q#
13"
0:"
0p#
1;"
0o#
#230000
0&
0T
0=!
#240000
1&
1T
1=!
1l"
1e"
0?"
0m"
0n"
1b#
1a#
1Y#
0{#
0`#
0J!
1B!
0T!
1b!
0V!
1d!
1M"
0A!
1Z"
0@!
1D!
0E!
1L!
1P!
1R!
1O"
0W"
19#
0X#
0J#
0H#
0U#
1Q#
0S#
0k#
0j#
1n#
1i#
0&!
0'!
0<!
11!
1(!
0M"
1J!
0B!
0e!
1l!
1c!
0C!
1A"
0K!
1N"
1["
1X!
0Y!
1W!
1Q!
1L"
1S!
1Y"
1P"
1h#
1m#
0i#
1j#
0g
0f
0u
1s
1e
1R"
0m!
1t!
1C!
0A"
0V#
0I#
0z"
0G#
0y"
0T#
1P#
0R#
09
08
17
0:
10
0N"
1K!
0G!
0h#
1l#
0g#
0a!
0q!
0<"
0R"
0u!
1|!
1S"
1\"
1G!
1s#
1g#
18#
1-#
14#
0}!
1*"
0L#
1T!
0b!
1V!
0[!
1k!
0r!
1m!
0n!
0S"
1r#
0+"
12"
0l#
0n#
1="
0s!
0c!
1q#
0="
0\"
03"
1:"
07#
1p#
1L#
17#
0;"
1o#
#250000
0&
0T
0=!
#260000
1&
1T
1=!
0e"
0c"
1n"
0b#
1y#
1{#
0T!
0V!
0k!
0m!
1>!
0Z"
1@!
1H!
0L!
0P!
1H#
1U#
0F#
1k#
0D#
1l#
1n#
1&!
03!
01!
1M"
1="
1\"
1?!
1N!
0["
1I!
1O!
0W!
0Q!
0L"
0j#
1g
0q
0s
1G#
1y"
1T#
0x"
0E#
0{"
0C#
0L#
07#
19
00
0.
1N"
1]"
0`!
0p!
0@"
1O#
1.#
15#
0N"
1["
1;!
1/!
1t
1i
1"
1<
#270000
0&
0T
0=!
#280000
1&
1T
1=!
#290000
0&
0T
0=!
#300000
1&
1T
1=!
#310000
0&
0T
0=!
#320000
1&
1T
1=!
#330000
0&
0T
0=!
#340000
1&
1T
1=!
#350000
0&
0T
0=!
#360000
1&
1T
1=!
#370000
0&
0T
0=!
#380000
1&
1T
1=!
#390000
0&
0T
0=!
#400000
