
*** Running vivado
    with args -log swerling_model_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerling_model_rom.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source swerling_model_rom.tcl -notrace
Command: synth_design -top swerling_model_rom -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 323.895 ; gain = 113.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'swerling_model_rom' [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/new/swerling_model_rom.vhd:20]
	Parameter td bound to: 32'b00000000000011110100001001000000 
INFO: [Synth 8-3491] module 'log_fun_65536x16' declared at 'C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.runs/synth_1/.Xil/Vivado-11660-Vlad-PC/realtime/log_fun_65536x16_stub.vhdl:5' bound to instance 'logn' of component 'log_fun_65536x16' [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/new/swerling_model_rom.vhd:102]
INFO: [Synth 8-638] synthesizing module 'log_fun_65536x16' [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.runs/synth_1/.Xil/Vivado-11660-Vlad-PC/realtime/log_fun_65536x16_stub.vhdl:15]
INFO: [Synth 8-3491] module 'square_root' declared at 'C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.runs/synth_1/.Xil/Vivado-11660-Vlad-PC/realtime/square_root_stub.vhdl:5' bound to instance 'sq_root' of component 'square_root' [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/new/swerling_model_rom.vhd:130]
INFO: [Synth 8-638] synthesizing module 'square_root' [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.runs/synth_1/.Xil/Vivado-11660-Vlad-PC/realtime/square_root_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'swerling_model_rom' (1#1) [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/new/swerling_model_rom.vhd:20]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[7]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[6]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[5]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[4]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[3]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[2]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[1]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 361.199 ; gain = 150.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 361.199 ; gain = 150.871
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'log_fun_65536x16' instantiated as 'logn' [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/new/swerling_model_rom.vhd:102]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'square_root' instantiated as 'sq_root' [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/new/swerling_model_rom.vhd:130]
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.runs/synth_1/.Xil/Vivado-11660-Vlad-PC/dcp/log_fun_65536x16_in_context.xdc] for cell 'logn'
Finished Parsing XDC File [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.runs/synth_1/.Xil/Vivado-11660-Vlad-PC/dcp/log_fun_65536x16_in_context.xdc] for cell 'logn'
Parsing XDC File [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.runs/synth_1/.Xil/Vivado-11660-Vlad-PC/dcp_2/square_root_in_context.xdc] for cell 'sq_root'
Finished Parsing XDC File [C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.runs/synth_1/.Xil/Vivado-11660-Vlad-PC/dcp_2/square_root_in_context.xdc] for cell 'sq_root'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 647.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 647.320 ; gain = 436.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 647.320 ; gain = 436.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 647.320 ; gain = 436.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 647.320 ; gain = 436.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module swerling_model_rom 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP word_log_mult_reg, operation Mode is: (A2*B)'.
DSP Report: register word_log_div_reg is absorbed into DSP word_log_mult_reg.
DSP Report: register word_log_mult_reg is absorbed into DSP word_log_mult_reg.
DSP Report: operator multOp is absorbed into DSP word_log_mult_reg.
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[7]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[6]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[5]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[4]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[3]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[2]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[1]
WARNING: [Synth 8-3331] design swerling_model_rom has unconnected port mu2[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 647.320 ; gain = 436.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|swerling_model_rom | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 647.320 ; gain = 436.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 647.320 ; gain = 436.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 668.621 ; gain = 458.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 668.621 ; gain = 458.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 668.621 ; gain = 458.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 668.621 ; gain = 458.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 668.621 ; gain = 458.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 668.621 ; gain = 458.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 668.621 ; gain = 458.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|swerling_model_rom | lfsr_2_reg[8] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |log_fun_65536x16 |         1|
|2     |square_root      |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |log_fun_65536x16_bbox |     1|
|2     |square_root_bbox      |     1|
|3     |BUFG                  |     1|
|4     |CARRY4                |    10|
|5     |DSP48E1               |     1|
|6     |LUT1                  |     1|
|7     |LUT2                  |    34|
|8     |LUT3                  |    27|
|9     |LUT4                  |    21|
|10    |LUT5                  |     3|
|11    |LUT6                  |    39|
|12    |SRL16E                |     1|
|13    |FDCE                  |    37|
|14    |FDPE                  |    27|
|15    |FDRE                  |    17|
|16    |IBUF                  |    19|
|17    |OBUF                  |    32|
+------+----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   303|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 668.621 ; gain = 458.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 668.621 ; gain = 132.191
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 668.621 ; gain = 458.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 668.621 ; gain = 422.473
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.runs/synth_1/swerling_model_rom.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 668.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 06 21:49:08 2019...
