-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Wed Apr  3 15:54:11 2024
-- Host        : WFXB07B250A366D running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_20/guitar_effects_design_guitar_effects_0_20_sim_netlist.vhdl
-- Design      : guitar_effects_design_guitar_effects_0_20
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_compression_buffer_RAM_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    compression_buffer_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sub_ln131_fu_663_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_compression_buffer_RAM_AUTO_1R1W : entity is "guitar_effects_compression_buffer_RAM_AUTO_1R1W";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_compression_buffer_RAM_AUTO_1R1W;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_compression_buffer_RAM_AUTO_1R1W is
  signal compression_buffer_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal compression_buffer_q0 : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \^q0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ram_reg_i_10_n_2 : STD_LOGIC;
  signal ram_reg_i_11_n_2 : STD_LOGIC;
  signal ram_reg_i_12_n_2 : STD_LOGIC;
  signal ram_reg_i_13_n_2 : STD_LOGIC;
  signal ram_reg_i_14_n_2 : STD_LOGIC;
  signal ram_reg_i_15_n_2 : STD_LOGIC;
  signal ram_reg_i_16_n_2 : STD_LOGIC;
  signal ram_reg_i_17_n_2 : STD_LOGIC;
  signal ram_reg_i_18_n_2 : STD_LOGIC;
  signal ram_reg_i_19_n_2 : STD_LOGIC;
  signal ram_reg_i_20_n_2 : STD_LOGIC;
  signal ram_reg_i_21_n_2 : STD_LOGIC;
  signal ram_reg_i_22_n_2 : STD_LOGIC;
  signal ram_reg_i_23_n_2 : STD_LOGIC;
  signal ram_reg_i_24_n_2 : STD_LOGIC;
  signal ram_reg_i_27_n_2 : STD_LOGIC;
  signal ram_reg_i_28_n_2 : STD_LOGIC;
  signal ram_reg_i_29_n_2 : STD_LOGIC;
  signal ram_reg_i_30_n_2 : STD_LOGIC;
  signal ram_reg_i_31_n_2 : STD_LOGIC;
  signal ram_reg_i_32_n_2 : STD_LOGIC;
  signal ram_reg_i_33_n_2 : STD_LOGIC;
  signal ram_reg_i_34_n_2 : STD_LOGIC;
  signal ram_reg_i_35_n_2 : STD_LOGIC;
  signal ram_reg_i_36_n_2 : STD_LOGIC;
  signal ram_reg_i_37_n_2 : STD_LOGIC;
  signal ram_reg_i_38_n_2 : STD_LOGIC;
  signal ram_reg_i_39_n_2 : STD_LOGIC;
  signal ram_reg_i_40_n_2 : STD_LOGIC;
  signal ram_reg_i_41_n_2 : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/compression_buffer_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 199;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
  q0(30 downto 0) <= \^q0\(30 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15) => ram_reg_i_10_n_2,
      DIADI(14) => ram_reg_i_11_n_2,
      DIADI(13) => ram_reg_i_12_n_2,
      DIADI(12) => ram_reg_i_13_n_2,
      DIADI(11) => ram_reg_i_14_n_2,
      DIADI(10) => ram_reg_i_15_n_2,
      DIADI(9) => ram_reg_i_16_n_2,
      DIADI(8) => ram_reg_i_17_n_2,
      DIADI(7) => ram_reg_i_18_n_2,
      DIADI(6) => ram_reg_i_19_n_2,
      DIADI(5) => ram_reg_i_20_n_2,
      DIADI(4) => ram_reg_i_21_n_2,
      DIADI(3) => ram_reg_i_22_n_2,
      DIADI(2) => ram_reg_i_23_n_2,
      DIADI(1) => ram_reg_i_24_n_2,
      DIADI(0) => compression_buffer_d0(0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13) => compression_buffer_d0(31),
      DIBDI(12) => ram_reg_i_27_n_2,
      DIBDI(11) => ram_reg_i_28_n_2,
      DIBDI(10) => ram_reg_i_29_n_2,
      DIBDI(9) => ram_reg_i_30_n_2,
      DIBDI(8) => ram_reg_i_31_n_2,
      DIBDI(7) => ram_reg_i_32_n_2,
      DIBDI(6) => ram_reg_i_33_n_2,
      DIBDI(5) => ram_reg_i_34_n_2,
      DIBDI(4) => ram_reg_i_35_n_2,
      DIBDI(3) => ram_reg_i_36_n_2,
      DIBDI(2) => ram_reg_i_37_n_2,
      DIBDI(1) => ram_reg_i_38_n_2,
      DIBDI(0) => ram_reg_i_39_n_2,
      DIPADIP(1) => ram_reg_i_40_n_2,
      DIPADIP(0) => ram_reg_i_41_n_2,
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0\(15 downto 0),
      DOBDO(15 downto 14) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13) => \^q0\(30),
      DOBDO(12) => compression_buffer_q0(30),
      DOBDO(11 downto 0) => \^q0\(29 downto 18),
      DOPADOP(1 downto 0) => \^q0\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => compression_buffer_ce0,
      ENBWREN => compression_buffer_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(15),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(14),
      I3 => ram_reg_8(0),
      O => ram_reg_i_10_n_2
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(14),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(13),
      I3 => ram_reg_8(0),
      O => ram_reg_i_11_n_2
    );
ram_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(13),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(12),
      I3 => ram_reg_8(0),
      O => ram_reg_i_12_n_2
    );
ram_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(12),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(11),
      I3 => ram_reg_8(0),
      O => ram_reg_i_13_n_2
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(11),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(10),
      I3 => ram_reg_8(0),
      O => ram_reg_i_14_n_2
    );
ram_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(10),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(9),
      I3 => ram_reg_8(0),
      O => ram_reg_i_15_n_2
    );
ram_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(9),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(8),
      I3 => ram_reg_8(0),
      O => ram_reg_i_16_n_2
    );
ram_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(8),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(7),
      I3 => ram_reg_8(0),
      O => ram_reg_i_17_n_2
    );
ram_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(7),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(6),
      I3 => ram_reg_8(0),
      O => ram_reg_i_18_n_2
    );
ram_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(6),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(5),
      I3 => ram_reg_8(0),
      O => ram_reg_i_19_n_2
    );
ram_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(5),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(4),
      I3 => ram_reg_8(0),
      O => ram_reg_i_20_n_2
    );
ram_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(4),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(3),
      I3 => ram_reg_8(0),
      O => ram_reg_i_21_n_2
    );
ram_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(3),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(2),
      I3 => ram_reg_8(0),
      O => ram_reg_i_22_n_2
    );
ram_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(2),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(1),
      I3 => ram_reg_8(0),
      O => ram_reg_i_23_n_2
    );
ram_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(1),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(0),
      I3 => ram_reg_8(0),
      O => ram_reg_i_24_n_2
    );
ram_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => Q(0),
      O => compression_buffer_d0(0)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sub_ln131_fu_663_p2(30),
      I1 => Q(31),
      I2 => ram_reg_8(0),
      O => compression_buffer_d0(31)
    );
ram_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(30),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(29),
      I3 => ram_reg_8(0),
      O => ram_reg_i_27_n_2
    );
ram_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(29),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(28),
      I3 => ram_reg_8(0),
      O => ram_reg_i_28_n_2
    );
ram_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(28),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(27),
      I3 => ram_reg_8(0),
      O => ram_reg_i_29_n_2
    );
ram_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(27),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(26),
      I3 => ram_reg_8(0),
      O => ram_reg_i_30_n_2
    );
ram_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(26),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(25),
      I3 => ram_reg_8(0),
      O => ram_reg_i_31_n_2
    );
ram_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(25),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(24),
      I3 => ram_reg_8(0),
      O => ram_reg_i_32_n_2
    );
ram_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(24),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(23),
      I3 => ram_reg_8(0),
      O => ram_reg_i_33_n_2
    );
ram_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(23),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(22),
      I3 => ram_reg_8(0),
      O => ram_reg_i_34_n_2
    );
ram_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(22),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(21),
      I3 => ram_reg_8(0),
      O => ram_reg_i_35_n_2
    );
ram_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(21),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(20),
      I3 => ram_reg_8(0),
      O => ram_reg_i_36_n_2
    );
ram_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(20),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(19),
      I3 => ram_reg_8(0),
      O => ram_reg_i_37_n_2
    );
ram_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(19),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(18),
      I3 => ram_reg_8(0),
      O => ram_reg_i_38_n_2
    );
ram_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(18),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(17),
      I3 => ram_reg_8(0),
      O => ram_reg_i_39_n_2
    );
ram_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(17),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(16),
      I3 => ram_reg_8(0),
      O => ram_reg_i_40_n_2
    );
ram_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(16),
      I1 => Q(31),
      I2 => sub_ln131_fu_663_p2(15),
      I3 => ram_reg_8(0),
      O => ram_reg_i_41_n_2
    );
\sub_ln1319_fu_164_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \^q0\(8),
      O => ram_reg_1(3)
    );
\sub_ln1319_fu_164_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(7),
      O => ram_reg_1(2)
    );
\sub_ln1319_fu_164_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(4),
      I1 => \^q0\(6),
      O => ram_reg_1(1)
    );
\sub_ln1319_fu_164_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \^q0\(5),
      O => ram_reg_1(0)
    );
\sub_ln1319_fu_164_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(10),
      I1 => \^q0\(12),
      O => ram_reg_2(3)
    );
\sub_ln1319_fu_164_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \^q0\(11),
      O => ram_reg_2(2)
    );
\sub_ln1319_fu_164_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(8),
      I1 => \^q0\(10),
      O => ram_reg_2(1)
    );
\sub_ln1319_fu_164_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \^q0\(9),
      O => ram_reg_2(0)
    );
\sub_ln1319_fu_164_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(14),
      I1 => \^q0\(16),
      O => ram_reg_3(3)
    );
\sub_ln1319_fu_164_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \^q0\(15),
      O => ram_reg_3(2)
    );
\sub_ln1319_fu_164_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(12),
      I1 => \^q0\(14),
      O => ram_reg_3(1)
    );
\sub_ln1319_fu_164_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \^q0\(13),
      O => ram_reg_3(0)
    );
\sub_ln1319_fu_164_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(18),
      I1 => \^q0\(20),
      O => ram_reg_4(3)
    );
\sub_ln1319_fu_164_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(17),
      I1 => \^q0\(19),
      O => ram_reg_4(2)
    );
\sub_ln1319_fu_164_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(16),
      I1 => \^q0\(18),
      O => ram_reg_4(1)
    );
\sub_ln1319_fu_164_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \^q0\(17),
      O => ram_reg_4(0)
    );
\sub_ln1319_fu_164_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(22),
      I1 => \^q0\(24),
      O => ram_reg_5(3)
    );
\sub_ln1319_fu_164_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(21),
      I1 => \^q0\(23),
      O => ram_reg_5(2)
    );
\sub_ln1319_fu_164_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(20),
      I1 => \^q0\(22),
      O => ram_reg_5(1)
    );
\sub_ln1319_fu_164_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(19),
      I1 => \^q0\(21),
      O => ram_reg_5(0)
    );
\sub_ln1319_fu_164_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(26),
      I1 => \^q0\(28),
      O => ram_reg_6(3)
    );
\sub_ln1319_fu_164_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(25),
      I1 => \^q0\(27),
      O => ram_reg_6(2)
    );
\sub_ln1319_fu_164_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(24),
      I1 => \^q0\(26),
      O => ram_reg_6(1)
    );
\sub_ln1319_fu_164_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(23),
      I1 => \^q0\(25),
      O => ram_reg_6(0)
    );
\sub_ln1319_fu_164_p2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(30),
      I1 => compression_buffer_q0(30),
      O => S(3)
    );
\sub_ln1319_fu_164_p2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(30),
      I1 => \^q0\(29),
      O => S(2)
    );
\sub_ln1319_fu_164_p2_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(28),
      I1 => compression_buffer_q0(30),
      O => S(1)
    );
\sub_ln1319_fu_164_p2_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(27),
      I1 => \^q0\(29),
      O => S(0)
    );
\sub_ln1319_fu_164_p2_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(30),
      I1 => \^q0\(30),
      O => ram_reg_7(0)
    );
sub_ln1319_fu_164_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \^q0\(4),
      O => ram_reg_0(2)
    );
sub_ln1319_fu_164_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \^q0\(3),
      O => ram_reg_0(1)
    );
sub_ln1319_fu_164_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \^q0\(2),
      O => ram_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_control_r_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_r_RVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_control_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_distortion_threshold_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_delay_mult_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_delay_samples_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    trunc_ln19_reg_825 : in STD_LOGIC;
    empty_35_reg_318 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_axilite_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_2_reg_841 : in STD_LOGIC;
    \int_axilite_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_control_r_s_axi : entity is "guitar_effects_control_r_s_axi";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_control_r_s_axi;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_control_r_s_axi is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \int_axilite_out_ap_vld__0\ : STD_LOGIC;
  signal int_axilite_out_ap_vld_i_1_n_2 : STD_LOGIC;
  signal int_axilite_out_ap_vld_i_2_n_2 : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[10]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[11]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[12]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[13]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[14]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[15]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[16]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[17]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[18]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[19]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[1]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[20]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[21]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[22]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[23]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[24]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[25]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[26]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[27]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[28]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[29]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[2]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[30]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[31]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[3]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[4]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[5]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[6]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[7]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[8]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[9]\ : STD_LOGIC;
  signal int_compression_max_threshold0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_compression_max_threshold[31]_i_1_n_2\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[10]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[11]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[12]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[13]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[14]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[15]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[16]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[17]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[18]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[19]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[1]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[20]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[21]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[22]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[23]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[24]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[25]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[26]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[27]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[28]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[29]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[2]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[30]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[31]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[3]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[4]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[5]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[6]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[7]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[8]\ : STD_LOGIC;
  signal \int_compression_max_threshold_reg_n_2_[9]\ : STD_LOGIC;
  signal int_compression_min_threshold0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_compression_min_threshold[31]_i_1_n_2\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[10]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[11]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[12]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[13]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[14]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[15]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[16]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[17]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[18]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[19]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[1]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[20]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[21]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[22]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[23]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[24]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[25]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[26]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[27]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[28]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[29]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[2]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[30]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[31]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[3]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[4]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[5]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[6]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[7]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[8]\ : STD_LOGIC;
  signal \int_compression_min_threshold_reg_n_2_[9]\ : STD_LOGIC;
  signal int_compression_zero_threshold0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_compression_zero_threshold[31]_i_1_n_2\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[10]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[11]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[12]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[13]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[14]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[15]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[16]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[17]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[18]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[19]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[1]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[20]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[21]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[22]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[23]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[24]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[25]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[26]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[27]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[28]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[29]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[2]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[30]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[31]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[3]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[4]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[5]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[6]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[7]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[8]\ : STD_LOGIC;
  signal \int_compression_zero_threshold_reg_n_2_[9]\ : STD_LOGIC;
  signal \int_control[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[2]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[3]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[4]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[5]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[6]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[7]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[7]_i_2_n_2\ : STD_LOGIC;
  signal \int_control[7]_i_3_n_2\ : STD_LOGIC;
  signal \^int_control_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \int_control_reg_n_2_[4]\ : STD_LOGIC;
  signal \int_control_reg_n_2_[5]\ : STD_LOGIC;
  signal \int_control_reg_n_2_[6]\ : STD_LOGIC;
  signal \int_control_reg_n_2_[7]\ : STD_LOGIC;
  signal int_delay_mult0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_delay_mult[9]_i_1_n_2\ : STD_LOGIC;
  signal \^int_delay_mult_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal int_delay_samples0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_delay_samples[31]_i_1_n_2\ : STD_LOGIC;
  signal \^int_delay_samples_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_distortion_clip_factor0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_distortion_clip_factor[9]_i_1_n_2\ : STD_LOGIC;
  signal int_distortion_threshold0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^int_distortion_threshold_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_2\ : STD_LOGIC;
  signal \rdata_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \^s_axi_control_r_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_r_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_r_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair4";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_axilite_out[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_axilite_out[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_axilite_out_ap_vld_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[10]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[11]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[12]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[15]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[16]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[17]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[18]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[19]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[20]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[21]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[22]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[23]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[24]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[25]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[26]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[27]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[28]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[29]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[30]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[31]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[6]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[9]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[11]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[13]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[15]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[16]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[19]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[21]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[22]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[23]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[24]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[25]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[27]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[29]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[30]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[31]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[11]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[12]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[13]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[14]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[15]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[16]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[17]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[19]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[20]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[21]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[22]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[23]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[24]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[26]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[27]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[28]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[29]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[30]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[31]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[9]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_control[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_control[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_control[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_control[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_control[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_control[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_control[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_control[7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_delay_mult[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_delay_mult[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_delay_mult[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_delay_mult[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_delay_mult[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_delay_mult[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_delay_mult[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_delay_mult[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_delay_mult[8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_delay_mult[9]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_delay_samples[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_delay_samples[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_delay_samples[11]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_delay_samples[12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_delay_samples[13]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_delay_samples[14]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_delay_samples[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_delay_samples[16]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_delay_samples[17]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_delay_samples[18]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_delay_samples[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_delay_samples[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_delay_samples[20]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_delay_samples[21]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_delay_samples[22]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_delay_samples[23]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_delay_samples[24]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_delay_samples[25]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_delay_samples[26]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_delay_samples[27]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_delay_samples[28]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_delay_samples[29]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_delay_samples[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_delay_samples[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_delay_samples[31]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_delay_samples[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_delay_samples[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_delay_samples[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_delay_samples[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_delay_samples[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_delay_samples[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_delay_samples[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[9]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_distortion_threshold[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_distortion_threshold[10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_distortion_threshold[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_distortion_threshold[12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_distortion_threshold[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_distortion_threshold[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_distortion_threshold[15]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_distortion_threshold[16]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_distortion_threshold[17]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_distortion_threshold[18]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_distortion_threshold[19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_distortion_threshold[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_distortion_threshold[20]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_distortion_threshold[21]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_distortion_threshold[22]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_distortion_threshold[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_distortion_threshold[24]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_distortion_threshold[25]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_distortion_threshold[26]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_distortion_threshold[27]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_distortion_threshold[28]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_distortion_threshold[29]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_distortion_threshold[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_distortion_threshold[30]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_distortion_threshold[31]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_distortion_threshold[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_distortion_threshold[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_distortion_threshold[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_distortion_threshold[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_distortion_threshold[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_distortion_threshold[8]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_distortion_threshold[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rdata[24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rdata[25]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rdata[26]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rdata[27]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rdata[29]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rdata[4]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[5]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata[6]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[9]_i_2\ : label is "soft_lutpair3";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(9 downto 0) <= \^q\(9 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \int_control_reg[3]_0\(3 downto 0) <= \^int_control_reg[3]_0\(3 downto 0);
  \int_delay_mult_reg[9]_0\(9 downto 0) <= \^int_delay_mult_reg[9]_0\(9 downto 0);
  \int_delay_samples_reg[31]_0\(31 downto 0) <= \^int_delay_samples_reg[31]_0\(31 downto 0);
  \int_distortion_threshold_reg[31]_0\(31 downto 0) <= \^int_distortion_threshold_reg[31]_0\(31 downto 0);
  s_axi_control_r_BVALID <= \^s_axi_control_r_bvalid\;
  s_axi_control_r_RDATA(31 downto 0) <= \^s_axi_control_r_rdata\(31 downto 0);
  s_axi_control_r_RVALID <= \^s_axi_control_r_rvalid\;
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_control_r_RREADY,
      I1 => \^s_axi_control_r_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_r_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_2\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_r_RREADY,
      I3 => \^s_axi_control_r_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_2\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_2\,
      Q => \^s_axi_control_r_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_r_BREADY,
      I1 => \^s_axi_control_r_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_r_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_2\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_2\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_r_BREADY,
      I3 => \^s_axi_control_r_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_2\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_2\,
      Q => \^s_axi_control_r_bvalid\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEAEEE"
    )
        port map (
      I0 => trunc_ln19_reg_825,
      I1 => empty_35_reg_318(0),
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => tmp_2_reg_841,
      I4 => \int_axilite_out_reg[31]_0\(0),
      O => \^d\(0)
    );
\int_axilite_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(9),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(10),
      O => \^d\(10)
    );
\int_axilite_out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(10),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(11),
      O => \^d\(11)
    );
\int_axilite_out[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(11),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(12),
      O => \^d\(12)
    );
\int_axilite_out[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(12),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(13),
      O => \^d\(13)
    );
\int_axilite_out[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(13),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(14),
      O => \^d\(14)
    );
\int_axilite_out[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(14),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(15),
      O => \^d\(15)
    );
\int_axilite_out[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(15),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(16),
      O => \^d\(16)
    );
\int_axilite_out[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(16),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(17),
      O => \^d\(17)
    );
\int_axilite_out[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(17),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(18),
      O => \^d\(18)
    );
\int_axilite_out[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(18),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(19),
      O => \^d\(19)
    );
\int_axilite_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => empty_35_reg_318(1),
      I1 => \int_axilite_out_reg[0]_0\(0),
      I2 => tmp_2_reg_841,
      O => \^d\(1)
    );
\int_axilite_out[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(19),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(20),
      O => \^d\(20)
    );
\int_axilite_out[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(20),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(21),
      O => \^d\(21)
    );
\int_axilite_out[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(21),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(22),
      O => \^d\(22)
    );
\int_axilite_out[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(22),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(23),
      O => \^d\(23)
    );
\int_axilite_out[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(23),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(24),
      O => \^d\(24)
    );
\int_axilite_out[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(24),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(25),
      O => \^d\(25)
    );
\int_axilite_out[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(25),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(26),
      O => \^d\(26)
    );
\int_axilite_out[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(26),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(27),
      O => \^d\(27)
    );
\int_axilite_out[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(27),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(28),
      O => \^d\(28)
    );
\int_axilite_out[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(28),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(29),
      O => \^d\(29)
    );
\int_axilite_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(1),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(2),
      O => \^d\(2)
    );
\int_axilite_out[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(29),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(30),
      O => \^d\(30)
    );
\int_axilite_out[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(30),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(31),
      O => \^d\(31)
    );
\int_axilite_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(2),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(3),
      O => \^d\(3)
    );
\int_axilite_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(3),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(4),
      O => \^d\(4)
    );
\int_axilite_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(4),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(5),
      O => \^d\(5)
    );
\int_axilite_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(5),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(6),
      O => \^d\(6)
    );
\int_axilite_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(6),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(7),
      O => \^d\(7)
    );
\int_axilite_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(7),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(8),
      O => \^d\(8)
    );
\int_axilite_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \int_axilite_out_reg[31]_0\(8),
      I1 => tmp_2_reg_841,
      I2 => \int_axilite_out_reg[0]_0\(0),
      I3 => empty_35_reg_318(9),
      O => \^d\(9)
    );
int_axilite_out_ap_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFAAAAAAAA"
    )
        port map (
      I0 => E(0),
      I1 => s_axi_control_r_ARADDR(0),
      I2 => s_axi_control_r_ARADDR(1),
      I3 => ar_hs,
      I4 => int_axilite_out_ap_vld_i_2_n_2,
      I5 => \int_axilite_out_ap_vld__0\,
      O => int_axilite_out_ap_vld_i_1_n_2
    );
int_axilite_out_ap_vld_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => s_axi_control_r_ARADDR(2),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => s_axi_control_r_ARADDR(6),
      O => int_axilite_out_ap_vld_i_2_n_2
    );
int_axilite_out_ap_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_axilite_out_ap_vld_i_1_n_2,
      Q => \int_axilite_out_ap_vld__0\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(0),
      Q => \int_axilite_out_reg_n_2_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(10),
      Q => \int_axilite_out_reg_n_2_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(11),
      Q => \int_axilite_out_reg_n_2_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(12),
      Q => \int_axilite_out_reg_n_2_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(13),
      Q => \int_axilite_out_reg_n_2_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(14),
      Q => \int_axilite_out_reg_n_2_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(15),
      Q => \int_axilite_out_reg_n_2_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(16),
      Q => \int_axilite_out_reg_n_2_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(17),
      Q => \int_axilite_out_reg_n_2_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(18),
      Q => \int_axilite_out_reg_n_2_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(19),
      Q => \int_axilite_out_reg_n_2_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(1),
      Q => \int_axilite_out_reg_n_2_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(20),
      Q => \int_axilite_out_reg_n_2_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(21),
      Q => \int_axilite_out_reg_n_2_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(22),
      Q => \int_axilite_out_reg_n_2_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(23),
      Q => \int_axilite_out_reg_n_2_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(24),
      Q => \int_axilite_out_reg_n_2_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(25),
      Q => \int_axilite_out_reg_n_2_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(26),
      Q => \int_axilite_out_reg_n_2_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(27),
      Q => \int_axilite_out_reg_n_2_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(28),
      Q => \int_axilite_out_reg_n_2_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(29),
      Q => \int_axilite_out_reg_n_2_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(2),
      Q => \int_axilite_out_reg_n_2_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(30),
      Q => \int_axilite_out_reg_n_2_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(31),
      Q => \int_axilite_out_reg_n_2_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(3),
      Q => \int_axilite_out_reg_n_2_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(4),
      Q => \int_axilite_out_reg_n_2_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(5),
      Q => \int_axilite_out_reg_n_2_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(6),
      Q => \int_axilite_out_reg_n_2_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(7),
      Q => \int_axilite_out_reg_n_2_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(8),
      Q => \int_axilite_out_reg_n_2_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(9),
      Q => \int_axilite_out_reg_n_2_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_max_threshold_reg_n_2_[0]\,
      O => int_compression_max_threshold0(0)
    );
\int_compression_max_threshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_max_threshold_reg_n_2_[10]\,
      O => int_compression_max_threshold0(10)
    );
\int_compression_max_threshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_max_threshold_reg_n_2_[11]\,
      O => int_compression_max_threshold0(11)
    );
\int_compression_max_threshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_max_threshold_reg_n_2_[12]\,
      O => int_compression_max_threshold0(12)
    );
\int_compression_max_threshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_max_threshold_reg_n_2_[13]\,
      O => int_compression_max_threshold0(13)
    );
\int_compression_max_threshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_max_threshold_reg_n_2_[14]\,
      O => int_compression_max_threshold0(14)
    );
\int_compression_max_threshold[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_max_threshold_reg_n_2_[15]\,
      O => int_compression_max_threshold0(15)
    );
\int_compression_max_threshold[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_max_threshold_reg_n_2_[16]\,
      O => int_compression_max_threshold0(16)
    );
\int_compression_max_threshold[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_max_threshold_reg_n_2_[17]\,
      O => int_compression_max_threshold0(17)
    );
\int_compression_max_threshold[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_max_threshold_reg_n_2_[18]\,
      O => int_compression_max_threshold0(18)
    );
\int_compression_max_threshold[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_max_threshold_reg_n_2_[19]\,
      O => int_compression_max_threshold0(19)
    );
\int_compression_max_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_max_threshold_reg_n_2_[1]\,
      O => int_compression_max_threshold0(1)
    );
\int_compression_max_threshold[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_max_threshold_reg_n_2_[20]\,
      O => int_compression_max_threshold0(20)
    );
\int_compression_max_threshold[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_max_threshold_reg_n_2_[21]\,
      O => int_compression_max_threshold0(21)
    );
\int_compression_max_threshold[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_max_threshold_reg_n_2_[22]\,
      O => int_compression_max_threshold0(22)
    );
\int_compression_max_threshold[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_max_threshold_reg_n_2_[23]\,
      O => int_compression_max_threshold0(23)
    );
\int_compression_max_threshold[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_max_threshold_reg_n_2_[24]\,
      O => int_compression_max_threshold0(24)
    );
\int_compression_max_threshold[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_max_threshold_reg_n_2_[25]\,
      O => int_compression_max_threshold0(25)
    );
\int_compression_max_threshold[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_max_threshold_reg_n_2_[26]\,
      O => int_compression_max_threshold0(26)
    );
\int_compression_max_threshold[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_max_threshold_reg_n_2_[27]\,
      O => int_compression_max_threshold0(27)
    );
\int_compression_max_threshold[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_max_threshold_reg_n_2_[28]\,
      O => int_compression_max_threshold0(28)
    );
\int_compression_max_threshold[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_max_threshold_reg_n_2_[29]\,
      O => int_compression_max_threshold0(29)
    );
\int_compression_max_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_max_threshold_reg_n_2_[2]\,
      O => int_compression_max_threshold0(2)
    );
\int_compression_max_threshold[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_max_threshold_reg_n_2_[30]\,
      O => int_compression_max_threshold0(30)
    );
\int_compression_max_threshold[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_2_[4]\,
      I1 => \int_control[7]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[3]\,
      O => \int_compression_max_threshold[31]_i_1_n_2\
    );
\int_compression_max_threshold[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_max_threshold_reg_n_2_[31]\,
      O => int_compression_max_threshold0(31)
    );
\int_compression_max_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_max_threshold_reg_n_2_[3]\,
      O => int_compression_max_threshold0(3)
    );
\int_compression_max_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_max_threshold_reg_n_2_[4]\,
      O => int_compression_max_threshold0(4)
    );
\int_compression_max_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_max_threshold_reg_n_2_[5]\,
      O => int_compression_max_threshold0(5)
    );
\int_compression_max_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_max_threshold_reg_n_2_[6]\,
      O => int_compression_max_threshold0(6)
    );
\int_compression_max_threshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_max_threshold_reg_n_2_[7]\,
      O => int_compression_max_threshold0(7)
    );
\int_compression_max_threshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_max_threshold_reg_n_2_[8]\,
      O => int_compression_max_threshold0(8)
    );
\int_compression_max_threshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_max_threshold_reg_n_2_[9]\,
      O => int_compression_max_threshold0(9)
    );
\int_compression_max_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(0),
      Q => \int_compression_max_threshold_reg_n_2_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(10),
      Q => \int_compression_max_threshold_reg_n_2_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(11),
      Q => \int_compression_max_threshold_reg_n_2_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(12),
      Q => \int_compression_max_threshold_reg_n_2_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(13),
      Q => \int_compression_max_threshold_reg_n_2_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(14),
      Q => \int_compression_max_threshold_reg_n_2_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(15),
      Q => \int_compression_max_threshold_reg_n_2_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(16),
      Q => \int_compression_max_threshold_reg_n_2_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(17),
      Q => \int_compression_max_threshold_reg_n_2_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(18),
      Q => \int_compression_max_threshold_reg_n_2_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(19),
      Q => \int_compression_max_threshold_reg_n_2_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(1),
      Q => \int_compression_max_threshold_reg_n_2_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(20),
      Q => \int_compression_max_threshold_reg_n_2_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(21),
      Q => \int_compression_max_threshold_reg_n_2_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(22),
      Q => \int_compression_max_threshold_reg_n_2_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(23),
      Q => \int_compression_max_threshold_reg_n_2_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(24),
      Q => \int_compression_max_threshold_reg_n_2_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(25),
      Q => \int_compression_max_threshold_reg_n_2_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(26),
      Q => \int_compression_max_threshold_reg_n_2_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(27),
      Q => \int_compression_max_threshold_reg_n_2_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(28),
      Q => \int_compression_max_threshold_reg_n_2_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(29),
      Q => \int_compression_max_threshold_reg_n_2_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(2),
      Q => \int_compression_max_threshold_reg_n_2_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(30),
      Q => \int_compression_max_threshold_reg_n_2_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(31),
      Q => \int_compression_max_threshold_reg_n_2_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(3),
      Q => \int_compression_max_threshold_reg_n_2_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(4),
      Q => \int_compression_max_threshold_reg_n_2_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(5),
      Q => \int_compression_max_threshold_reg_n_2_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(6),
      Q => \int_compression_max_threshold_reg_n_2_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(7),
      Q => \int_compression_max_threshold_reg_n_2_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(8),
      Q => \int_compression_max_threshold_reg_n_2_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(9),
      Q => \int_compression_max_threshold_reg_n_2_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_min_threshold_reg_n_2_[0]\,
      O => int_compression_min_threshold0(0)
    );
\int_compression_min_threshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_min_threshold_reg_n_2_[10]\,
      O => int_compression_min_threshold0(10)
    );
\int_compression_min_threshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_min_threshold_reg_n_2_[11]\,
      O => int_compression_min_threshold0(11)
    );
\int_compression_min_threshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_min_threshold_reg_n_2_[12]\,
      O => int_compression_min_threshold0(12)
    );
\int_compression_min_threshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_min_threshold_reg_n_2_[13]\,
      O => int_compression_min_threshold0(13)
    );
\int_compression_min_threshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_min_threshold_reg_n_2_[14]\,
      O => int_compression_min_threshold0(14)
    );
\int_compression_min_threshold[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_min_threshold_reg_n_2_[15]\,
      O => int_compression_min_threshold0(15)
    );
\int_compression_min_threshold[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_min_threshold_reg_n_2_[16]\,
      O => int_compression_min_threshold0(16)
    );
\int_compression_min_threshold[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_min_threshold_reg_n_2_[17]\,
      O => int_compression_min_threshold0(17)
    );
\int_compression_min_threshold[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_min_threshold_reg_n_2_[18]\,
      O => int_compression_min_threshold0(18)
    );
\int_compression_min_threshold[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_min_threshold_reg_n_2_[19]\,
      O => int_compression_min_threshold0(19)
    );
\int_compression_min_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_min_threshold_reg_n_2_[1]\,
      O => int_compression_min_threshold0(1)
    );
\int_compression_min_threshold[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_min_threshold_reg_n_2_[20]\,
      O => int_compression_min_threshold0(20)
    );
\int_compression_min_threshold[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_min_threshold_reg_n_2_[21]\,
      O => int_compression_min_threshold0(21)
    );
\int_compression_min_threshold[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_min_threshold_reg_n_2_[22]\,
      O => int_compression_min_threshold0(22)
    );
\int_compression_min_threshold[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_min_threshold_reg_n_2_[23]\,
      O => int_compression_min_threshold0(23)
    );
\int_compression_min_threshold[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_min_threshold_reg_n_2_[24]\,
      O => int_compression_min_threshold0(24)
    );
\int_compression_min_threshold[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_min_threshold_reg_n_2_[25]\,
      O => int_compression_min_threshold0(25)
    );
\int_compression_min_threshold[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_min_threshold_reg_n_2_[26]\,
      O => int_compression_min_threshold0(26)
    );
\int_compression_min_threshold[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_min_threshold_reg_n_2_[27]\,
      O => int_compression_min_threshold0(27)
    );
\int_compression_min_threshold[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_min_threshold_reg_n_2_[28]\,
      O => int_compression_min_threshold0(28)
    );
\int_compression_min_threshold[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_min_threshold_reg_n_2_[29]\,
      O => int_compression_min_threshold0(29)
    );
\int_compression_min_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_min_threshold_reg_n_2_[2]\,
      O => int_compression_min_threshold0(2)
    );
\int_compression_min_threshold[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_min_threshold_reg_n_2_[30]\,
      O => int_compression_min_threshold0(30)
    );
\int_compression_min_threshold[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_control[7]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[4]\,
      O => \int_compression_min_threshold[31]_i_1_n_2\
    );
\int_compression_min_threshold[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_min_threshold_reg_n_2_[31]\,
      O => int_compression_min_threshold0(31)
    );
\int_compression_min_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_min_threshold_reg_n_2_[3]\,
      O => int_compression_min_threshold0(3)
    );
\int_compression_min_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_min_threshold_reg_n_2_[4]\,
      O => int_compression_min_threshold0(4)
    );
\int_compression_min_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_min_threshold_reg_n_2_[5]\,
      O => int_compression_min_threshold0(5)
    );
\int_compression_min_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_min_threshold_reg_n_2_[6]\,
      O => int_compression_min_threshold0(6)
    );
\int_compression_min_threshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_min_threshold_reg_n_2_[7]\,
      O => int_compression_min_threshold0(7)
    );
\int_compression_min_threshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_min_threshold_reg_n_2_[8]\,
      O => int_compression_min_threshold0(8)
    );
\int_compression_min_threshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_min_threshold_reg_n_2_[9]\,
      O => int_compression_min_threshold0(9)
    );
\int_compression_min_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(0),
      Q => \int_compression_min_threshold_reg_n_2_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(10),
      Q => \int_compression_min_threshold_reg_n_2_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(11),
      Q => \int_compression_min_threshold_reg_n_2_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(12),
      Q => \int_compression_min_threshold_reg_n_2_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(13),
      Q => \int_compression_min_threshold_reg_n_2_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(14),
      Q => \int_compression_min_threshold_reg_n_2_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(15),
      Q => \int_compression_min_threshold_reg_n_2_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(16),
      Q => \int_compression_min_threshold_reg_n_2_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(17),
      Q => \int_compression_min_threshold_reg_n_2_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(18),
      Q => \int_compression_min_threshold_reg_n_2_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(19),
      Q => \int_compression_min_threshold_reg_n_2_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(1),
      Q => \int_compression_min_threshold_reg_n_2_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(20),
      Q => \int_compression_min_threshold_reg_n_2_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(21),
      Q => \int_compression_min_threshold_reg_n_2_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(22),
      Q => \int_compression_min_threshold_reg_n_2_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(23),
      Q => \int_compression_min_threshold_reg_n_2_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(24),
      Q => \int_compression_min_threshold_reg_n_2_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(25),
      Q => \int_compression_min_threshold_reg_n_2_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(26),
      Q => \int_compression_min_threshold_reg_n_2_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(27),
      Q => \int_compression_min_threshold_reg_n_2_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(28),
      Q => \int_compression_min_threshold_reg_n_2_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(29),
      Q => \int_compression_min_threshold_reg_n_2_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(2),
      Q => \int_compression_min_threshold_reg_n_2_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(30),
      Q => \int_compression_min_threshold_reg_n_2_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(31),
      Q => \int_compression_min_threshold_reg_n_2_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(3),
      Q => \int_compression_min_threshold_reg_n_2_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(4),
      Q => \int_compression_min_threshold_reg_n_2_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(5),
      Q => \int_compression_min_threshold_reg_n_2_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(6),
      Q => \int_compression_min_threshold_reg_n_2_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(7),
      Q => \int_compression_min_threshold_reg_n_2_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(8),
      Q => \int_compression_min_threshold_reg_n_2_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(9),
      Q => \int_compression_min_threshold_reg_n_2_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_zero_threshold_reg_n_2_[0]\,
      O => int_compression_zero_threshold0(0)
    );
\int_compression_zero_threshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_zero_threshold_reg_n_2_[10]\,
      O => int_compression_zero_threshold0(10)
    );
\int_compression_zero_threshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_zero_threshold_reg_n_2_[11]\,
      O => int_compression_zero_threshold0(11)
    );
\int_compression_zero_threshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_zero_threshold_reg_n_2_[12]\,
      O => int_compression_zero_threshold0(12)
    );
\int_compression_zero_threshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_zero_threshold_reg_n_2_[13]\,
      O => int_compression_zero_threshold0(13)
    );
\int_compression_zero_threshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_zero_threshold_reg_n_2_[14]\,
      O => int_compression_zero_threshold0(14)
    );
\int_compression_zero_threshold[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_zero_threshold_reg_n_2_[15]\,
      O => int_compression_zero_threshold0(15)
    );
\int_compression_zero_threshold[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_zero_threshold_reg_n_2_[16]\,
      O => int_compression_zero_threshold0(16)
    );
\int_compression_zero_threshold[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_zero_threshold_reg_n_2_[17]\,
      O => int_compression_zero_threshold0(17)
    );
\int_compression_zero_threshold[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_zero_threshold_reg_n_2_[18]\,
      O => int_compression_zero_threshold0(18)
    );
\int_compression_zero_threshold[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_zero_threshold_reg_n_2_[19]\,
      O => int_compression_zero_threshold0(19)
    );
\int_compression_zero_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_zero_threshold_reg_n_2_[1]\,
      O => int_compression_zero_threshold0(1)
    );
\int_compression_zero_threshold[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_zero_threshold_reg_n_2_[20]\,
      O => int_compression_zero_threshold0(20)
    );
\int_compression_zero_threshold[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_zero_threshold_reg_n_2_[21]\,
      O => int_compression_zero_threshold0(21)
    );
\int_compression_zero_threshold[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_zero_threshold_reg_n_2_[22]\,
      O => int_compression_zero_threshold0(22)
    );
\int_compression_zero_threshold[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \int_compression_zero_threshold_reg_n_2_[23]\,
      O => int_compression_zero_threshold0(23)
    );
\int_compression_zero_threshold[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_zero_threshold_reg_n_2_[24]\,
      O => int_compression_zero_threshold0(24)
    );
\int_compression_zero_threshold[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_zero_threshold_reg_n_2_[25]\,
      O => int_compression_zero_threshold0(25)
    );
\int_compression_zero_threshold[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_zero_threshold_reg_n_2_[26]\,
      O => int_compression_zero_threshold0(26)
    );
\int_compression_zero_threshold[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_zero_threshold_reg_n_2_[27]\,
      O => int_compression_zero_threshold0(27)
    );
\int_compression_zero_threshold[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_zero_threshold_reg_n_2_[28]\,
      O => int_compression_zero_threshold0(28)
    );
\int_compression_zero_threshold[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_zero_threshold_reg_n_2_[29]\,
      O => int_compression_zero_threshold0(29)
    );
\int_compression_zero_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_zero_threshold_reg_n_2_[2]\,
      O => int_compression_zero_threshold0(2)
    );
\int_compression_zero_threshold[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_zero_threshold_reg_n_2_[30]\,
      O => int_compression_zero_threshold0(30)
    );
\int_compression_zero_threshold[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \int_control[7]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[5]\,
      O => \int_compression_zero_threshold[31]_i_1_n_2\
    );
\int_compression_zero_threshold[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \int_compression_zero_threshold_reg_n_2_[31]\,
      O => int_compression_zero_threshold0(31)
    );
\int_compression_zero_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_zero_threshold_reg_n_2_[3]\,
      O => int_compression_zero_threshold0(3)
    );
\int_compression_zero_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_zero_threshold_reg_n_2_[4]\,
      O => int_compression_zero_threshold0(4)
    );
\int_compression_zero_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_zero_threshold_reg_n_2_[5]\,
      O => int_compression_zero_threshold0(5)
    );
\int_compression_zero_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_zero_threshold_reg_n_2_[6]\,
      O => int_compression_zero_threshold0(6)
    );
\int_compression_zero_threshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_compression_zero_threshold_reg_n_2_[7]\,
      O => int_compression_zero_threshold0(7)
    );
\int_compression_zero_threshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_zero_threshold_reg_n_2_[8]\,
      O => int_compression_zero_threshold0(8)
    );
\int_compression_zero_threshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \int_compression_zero_threshold_reg_n_2_[9]\,
      O => int_compression_zero_threshold0(9)
    );
\int_compression_zero_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(0),
      Q => \int_compression_zero_threshold_reg_n_2_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(10),
      Q => \int_compression_zero_threshold_reg_n_2_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(11),
      Q => \int_compression_zero_threshold_reg_n_2_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(12),
      Q => \int_compression_zero_threshold_reg_n_2_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(13),
      Q => \int_compression_zero_threshold_reg_n_2_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(14),
      Q => \int_compression_zero_threshold_reg_n_2_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(15),
      Q => \int_compression_zero_threshold_reg_n_2_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(16),
      Q => \int_compression_zero_threshold_reg_n_2_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(17),
      Q => \int_compression_zero_threshold_reg_n_2_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(18),
      Q => \int_compression_zero_threshold_reg_n_2_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(19),
      Q => \int_compression_zero_threshold_reg_n_2_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(1),
      Q => \int_compression_zero_threshold_reg_n_2_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(20),
      Q => \int_compression_zero_threshold_reg_n_2_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(21),
      Q => \int_compression_zero_threshold_reg_n_2_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(22),
      Q => \int_compression_zero_threshold_reg_n_2_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(23),
      Q => \int_compression_zero_threshold_reg_n_2_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(24),
      Q => \int_compression_zero_threshold_reg_n_2_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(25),
      Q => \int_compression_zero_threshold_reg_n_2_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(26),
      Q => \int_compression_zero_threshold_reg_n_2_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(27),
      Q => \int_compression_zero_threshold_reg_n_2_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(28),
      Q => \int_compression_zero_threshold_reg_n_2_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(29),
      Q => \int_compression_zero_threshold_reg_n_2_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(2),
      Q => \int_compression_zero_threshold_reg_n_2_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(30),
      Q => \int_compression_zero_threshold_reg_n_2_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(31),
      Q => \int_compression_zero_threshold_reg_n_2_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(3),
      Q => \int_compression_zero_threshold_reg_n_2_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(4),
      Q => \int_compression_zero_threshold_reg_n_2_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(5),
      Q => \int_compression_zero_threshold_reg_n_2_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(6),
      Q => \int_compression_zero_threshold_reg_n_2_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(7),
      Q => \int_compression_zero_threshold_reg_n_2_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(8),
      Q => \int_compression_zero_threshold_reg_n_2_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(9),
      Q => \int_compression_zero_threshold_reg_n_2_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_control[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_control_reg[3]_0\(0),
      O => \int_control[0]_i_1_n_2\
    );
\int_control[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_control_reg[3]_0\(1),
      O => \int_control[1]_i_1_n_2\
    );
\int_control[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_control_reg[3]_0\(2),
      O => \int_control[2]_i_1_n_2\
    );
\int_control[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_control_reg[3]_0\(3),
      O => \int_control[3]_i_1_n_2\
    );
\int_control[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_control_reg_n_2_[4]\,
      O => \int_control[4]_i_1_n_2\
    );
\int_control[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_control_reg_n_2_[5]\,
      O => \int_control[5]_i_1_n_2\
    );
\int_control[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_control_reg_n_2_[6]\,
      O => \int_control[6]_i_1_n_2\
    );
\int_control[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \int_control[7]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[3]\,
      O => \int_control[7]_i_1_n_2\
    );
\int_control[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_control_reg_n_2_[7]\,
      O => \int_control[7]_i_2_n_2\
    );
\int_control[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => \waddr_reg_n_2_[1]\,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_2_[0]\,
      O => \int_control[7]_i_3_n_2\
    );
\int_control_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[0]_i_1_n_2\,
      Q => \^int_control_reg[3]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_control_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[1]_i_1_n_2\,
      Q => \^int_control_reg[3]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_control_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[2]_i_1_n_2\,
      Q => \^int_control_reg[3]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_control_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[3]_i_1_n_2\,
      Q => \^int_control_reg[3]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_control_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[4]_i_1_n_2\,
      Q => \int_control_reg_n_2_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_control_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[5]_i_1_n_2\,
      Q => \int_control_reg_n_2_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_control_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[6]_i_1_n_2\,
      Q => \int_control_reg_n_2_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_control_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[7]_i_2_n_2\,
      Q => \int_control_reg_n_2_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_delay_mult[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_mult_reg[9]_0\(0),
      O => int_delay_mult0(0)
    );
\int_delay_mult[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_mult_reg[9]_0\(1),
      O => int_delay_mult0(1)
    );
\int_delay_mult[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_mult_reg[9]_0\(2),
      O => int_delay_mult0(2)
    );
\int_delay_mult[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_mult_reg[9]_0\(3),
      O => int_delay_mult0(3)
    );
\int_delay_mult[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_mult_reg[9]_0\(4),
      O => int_delay_mult0(4)
    );
\int_delay_mult[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_mult_reg[9]_0\(5),
      O => int_delay_mult0(5)
    );
\int_delay_mult[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_mult_reg[9]_0\(6),
      O => int_delay_mult0(6)
    );
\int_delay_mult[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_mult_reg[9]_0\(7),
      O => int_delay_mult0(7)
    );
\int_delay_mult[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_mult_reg[9]_0\(8),
      O => int_delay_mult0(8)
    );
\int_delay_mult[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_2_[5]\,
      I1 => \waddr_reg_n_2_[6]\,
      I2 => \int_control[7]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[3]\,
      O => \int_delay_mult[9]_i_1_n_2\
    );
\int_delay_mult[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_mult_reg[9]_0\(9),
      O => int_delay_mult0(9)
    );
\int_delay_mult_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(0),
      Q => \^int_delay_mult_reg[9]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(1),
      Q => \^int_delay_mult_reg[9]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(2),
      Q => \^int_delay_mult_reg[9]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(3),
      Q => \^int_delay_mult_reg[9]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(4),
      Q => \^int_delay_mult_reg[9]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(5),
      Q => \^int_delay_mult_reg[9]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(6),
      Q => \^int_delay_mult_reg[9]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(7),
      Q => \^int_delay_mult_reg[9]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(8),
      Q => \^int_delay_mult_reg[9]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(9),
      Q => \^int_delay_mult_reg[9]_0\(9),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_samples_reg[31]_0\(0),
      O => int_delay_samples0(0)
    );
\int_delay_samples[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_samples_reg[31]_0\(10),
      O => int_delay_samples0(10)
    );
\int_delay_samples[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_samples_reg[31]_0\(11),
      O => int_delay_samples0(11)
    );
\int_delay_samples[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_samples_reg[31]_0\(12),
      O => int_delay_samples0(12)
    );
\int_delay_samples[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_samples_reg[31]_0\(13),
      O => int_delay_samples0(13)
    );
\int_delay_samples[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_samples_reg[31]_0\(14),
      O => int_delay_samples0(14)
    );
\int_delay_samples[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_samples_reg[31]_0\(15),
      O => int_delay_samples0(15)
    );
\int_delay_samples[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_delay_samples_reg[31]_0\(16),
      O => int_delay_samples0(16)
    );
\int_delay_samples[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_delay_samples_reg[31]_0\(17),
      O => int_delay_samples0(17)
    );
\int_delay_samples[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_delay_samples_reg[31]_0\(18),
      O => int_delay_samples0(18)
    );
\int_delay_samples[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_delay_samples_reg[31]_0\(19),
      O => int_delay_samples0(19)
    );
\int_delay_samples[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_samples_reg[31]_0\(1),
      O => int_delay_samples0(1)
    );
\int_delay_samples[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_delay_samples_reg[31]_0\(20),
      O => int_delay_samples0(20)
    );
\int_delay_samples[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_delay_samples_reg[31]_0\(21),
      O => int_delay_samples0(21)
    );
\int_delay_samples[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_delay_samples_reg[31]_0\(22),
      O => int_delay_samples0(22)
    );
\int_delay_samples[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_delay_samples_reg[31]_0\(23),
      O => int_delay_samples0(23)
    );
\int_delay_samples[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_delay_samples_reg[31]_0\(24),
      O => int_delay_samples0(24)
    );
\int_delay_samples[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_delay_samples_reg[31]_0\(25),
      O => int_delay_samples0(25)
    );
\int_delay_samples[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_delay_samples_reg[31]_0\(26),
      O => int_delay_samples0(26)
    );
\int_delay_samples[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_delay_samples_reg[31]_0\(27),
      O => int_delay_samples0(27)
    );
\int_delay_samples[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_delay_samples_reg[31]_0\(28),
      O => int_delay_samples0(28)
    );
\int_delay_samples[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_delay_samples_reg[31]_0\(29),
      O => int_delay_samples0(29)
    );
\int_delay_samples[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_samples_reg[31]_0\(2),
      O => int_delay_samples0(2)
    );
\int_delay_samples[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_delay_samples_reg[31]_0\(30),
      O => int_delay_samples0(30)
    );
\int_delay_samples[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_control[7]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[4]\,
      O => \int_delay_samples[31]_i_1_n_2\
    );
\int_delay_samples[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_delay_samples_reg[31]_0\(31),
      O => int_delay_samples0(31)
    );
\int_delay_samples[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_samples_reg[31]_0\(3),
      O => int_delay_samples0(3)
    );
\int_delay_samples[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_samples_reg[31]_0\(4),
      O => int_delay_samples0(4)
    );
\int_delay_samples[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_samples_reg[31]_0\(5),
      O => int_delay_samples0(5)
    );
\int_delay_samples[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_samples_reg[31]_0\(6),
      O => int_delay_samples0(6)
    );
\int_delay_samples[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_delay_samples_reg[31]_0\(7),
      O => int_delay_samples0(7)
    );
\int_delay_samples[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_samples_reg[31]_0\(8),
      O => int_delay_samples0(8)
    );
\int_delay_samples[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_delay_samples_reg[31]_0\(9),
      O => int_delay_samples0(9)
    );
\int_delay_samples_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(0),
      Q => \^int_delay_samples_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(10),
      Q => \^int_delay_samples_reg[31]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(11),
      Q => \^int_delay_samples_reg[31]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(12),
      Q => \^int_delay_samples_reg[31]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(13),
      Q => \^int_delay_samples_reg[31]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(14),
      Q => \^int_delay_samples_reg[31]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(15),
      Q => \^int_delay_samples_reg[31]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(16),
      Q => \^int_delay_samples_reg[31]_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(17),
      Q => \^int_delay_samples_reg[31]_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(18),
      Q => \^int_delay_samples_reg[31]_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(19),
      Q => \^int_delay_samples_reg[31]_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(1),
      Q => \^int_delay_samples_reg[31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(20),
      Q => \^int_delay_samples_reg[31]_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(21),
      Q => \^int_delay_samples_reg[31]_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(22),
      Q => \^int_delay_samples_reg[31]_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(23),
      Q => \^int_delay_samples_reg[31]_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(24),
      Q => \^int_delay_samples_reg[31]_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(25),
      Q => \^int_delay_samples_reg[31]_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(26),
      Q => \^int_delay_samples_reg[31]_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(27),
      Q => \^int_delay_samples_reg[31]_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(28),
      Q => \^int_delay_samples_reg[31]_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(29),
      Q => \^int_delay_samples_reg[31]_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(2),
      Q => \^int_delay_samples_reg[31]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(30),
      Q => \^int_delay_samples_reg[31]_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(31),
      Q => \^int_delay_samples_reg[31]_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(3),
      Q => \^int_delay_samples_reg[31]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(4),
      Q => \^int_delay_samples_reg[31]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(5),
      Q => \^int_delay_samples_reg[31]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(6),
      Q => \^int_delay_samples_reg[31]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(7),
      Q => \^int_delay_samples_reg[31]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(8),
      Q => \^int_delay_samples_reg[31]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(9),
      Q => \^int_delay_samples_reg[31]_0\(9),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^q\(0),
      O => int_distortion_clip_factor0(0)
    );
\int_distortion_clip_factor[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^q\(1),
      O => int_distortion_clip_factor0(1)
    );
\int_distortion_clip_factor[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^q\(2),
      O => int_distortion_clip_factor0(2)
    );
\int_distortion_clip_factor[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^q\(3),
      O => int_distortion_clip_factor0(3)
    );
\int_distortion_clip_factor[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^q\(4),
      O => int_distortion_clip_factor0(4)
    );
\int_distortion_clip_factor[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^q\(5),
      O => int_distortion_clip_factor0(5)
    );
\int_distortion_clip_factor[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^q\(6),
      O => int_distortion_clip_factor0(6)
    );
\int_distortion_clip_factor[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^q\(7),
      O => int_distortion_clip_factor0(7)
    );
\int_distortion_clip_factor[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^q\(8),
      O => int_distortion_clip_factor0(8)
    );
\int_distortion_clip_factor[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_2_[6]\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \int_control[7]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[3]\,
      O => \int_distortion_clip_factor[9]_i_1_n_2\
    );
\int_distortion_clip_factor[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^q\(9),
      O => int_distortion_clip_factor0(9)
    );
\int_distortion_clip_factor_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(0),
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(1),
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(2),
      Q => \^q\(2),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(3),
      Q => \^q\(3),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(4),
      Q => \^q\(4),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(5),
      Q => \^q\(5),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(6),
      Q => \^q\(6),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(7),
      Q => \^q\(7),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(8),
      Q => \^q\(8),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(9),
      Q => \^q\(9),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_distortion_threshold_reg[31]_0\(0),
      O => int_distortion_threshold0(0)
    );
\int_distortion_threshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_distortion_threshold_reg[31]_0\(10),
      O => int_distortion_threshold0(10)
    );
\int_distortion_threshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_distortion_threshold_reg[31]_0\(11),
      O => int_distortion_threshold0(11)
    );
\int_distortion_threshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_distortion_threshold_reg[31]_0\(12),
      O => int_distortion_threshold0(12)
    );
\int_distortion_threshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_distortion_threshold_reg[31]_0\(13),
      O => int_distortion_threshold0(13)
    );
\int_distortion_threshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_distortion_threshold_reg[31]_0\(14),
      O => int_distortion_threshold0(14)
    );
\int_distortion_threshold[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_distortion_threshold_reg[31]_0\(15),
      O => int_distortion_threshold0(15)
    );
\int_distortion_threshold[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_distortion_threshold_reg[31]_0\(16),
      O => int_distortion_threshold0(16)
    );
\int_distortion_threshold[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_distortion_threshold_reg[31]_0\(17),
      O => int_distortion_threshold0(17)
    );
\int_distortion_threshold[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_distortion_threshold_reg[31]_0\(18),
      O => int_distortion_threshold0(18)
    );
\int_distortion_threshold[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_distortion_threshold_reg[31]_0\(19),
      O => int_distortion_threshold0(19)
    );
\int_distortion_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_distortion_threshold_reg[31]_0\(1),
      O => int_distortion_threshold0(1)
    );
\int_distortion_threshold[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_distortion_threshold_reg[31]_0\(20),
      O => int_distortion_threshold0(20)
    );
\int_distortion_threshold[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_distortion_threshold_reg[31]_0\(21),
      O => int_distortion_threshold0(21)
    );
\int_distortion_threshold[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_distortion_threshold_reg[31]_0\(22),
      O => int_distortion_threshold0(22)
    );
\int_distortion_threshold[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^int_distortion_threshold_reg[31]_0\(23),
      O => int_distortion_threshold0(23)
    );
\int_distortion_threshold[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_distortion_threshold_reg[31]_0\(24),
      O => int_distortion_threshold0(24)
    );
\int_distortion_threshold[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_distortion_threshold_reg[31]_0\(25),
      O => int_distortion_threshold0(25)
    );
\int_distortion_threshold[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_distortion_threshold_reg[31]_0\(26),
      O => int_distortion_threshold0(26)
    );
\int_distortion_threshold[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_distortion_threshold_reg[31]_0\(27),
      O => int_distortion_threshold0(27)
    );
\int_distortion_threshold[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_distortion_threshold_reg[31]_0\(28),
      O => int_distortion_threshold0(28)
    );
\int_distortion_threshold[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_distortion_threshold_reg[31]_0\(29),
      O => int_distortion_threshold0(29)
    );
\int_distortion_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_distortion_threshold_reg[31]_0\(2),
      O => int_distortion_threshold0(2)
    );
\int_distortion_threshold[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_distortion_threshold_reg[31]_0\(30),
      O => int_distortion_threshold0(30)
    );
\int_distortion_threshold[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_control[7]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[4]\,
      O => p_0_in
    );
\int_distortion_threshold[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^int_distortion_threshold_reg[31]_0\(31),
      O => int_distortion_threshold0(31)
    );
\int_distortion_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_distortion_threshold_reg[31]_0\(3),
      O => int_distortion_threshold0(3)
    );
\int_distortion_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_distortion_threshold_reg[31]_0\(4),
      O => int_distortion_threshold0(4)
    );
\int_distortion_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_distortion_threshold_reg[31]_0\(5),
      O => int_distortion_threshold0(5)
    );
\int_distortion_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_distortion_threshold_reg[31]_0\(6),
      O => int_distortion_threshold0(6)
    );
\int_distortion_threshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^int_distortion_threshold_reg[31]_0\(7),
      O => int_distortion_threshold0(7)
    );
\int_distortion_threshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_distortion_threshold_reg[31]_0\(8),
      O => int_distortion_threshold0(8)
    );
\int_distortion_threshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^int_distortion_threshold_reg[31]_0\(9),
      O => int_distortion_threshold0(9)
    );
\int_distortion_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(0),
      Q => \^int_distortion_threshold_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(10),
      Q => \^int_distortion_threshold_reg[31]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(11),
      Q => \^int_distortion_threshold_reg[31]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(12),
      Q => \^int_distortion_threshold_reg[31]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(13),
      Q => \^int_distortion_threshold_reg[31]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(14),
      Q => \^int_distortion_threshold_reg[31]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(15),
      Q => \^int_distortion_threshold_reg[31]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(16),
      Q => \^int_distortion_threshold_reg[31]_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(17),
      Q => \^int_distortion_threshold_reg[31]_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(18),
      Q => \^int_distortion_threshold_reg[31]_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(19),
      Q => \^int_distortion_threshold_reg[31]_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(1),
      Q => \^int_distortion_threshold_reg[31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(20),
      Q => \^int_distortion_threshold_reg[31]_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(21),
      Q => \^int_distortion_threshold_reg[31]_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(22),
      Q => \^int_distortion_threshold_reg[31]_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(23),
      Q => \^int_distortion_threshold_reg[31]_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(24),
      Q => \^int_distortion_threshold_reg[31]_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(25),
      Q => \^int_distortion_threshold_reg[31]_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(26),
      Q => \^int_distortion_threshold_reg[31]_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(27),
      Q => \^int_distortion_threshold_reg[31]_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(28),
      Q => \^int_distortion_threshold_reg[31]_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(29),
      Q => \^int_distortion_threshold_reg[31]_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(2),
      Q => \^int_distortion_threshold_reg[31]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(30),
      Q => \^int_distortion_threshold_reg[31]_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(31),
      Q => \^int_distortion_threshold_reg[31]_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(3),
      Q => \^int_distortion_threshold_reg[31]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(4),
      Q => \^int_distortion_threshold_reg[31]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(5),
      Q => \^int_distortion_threshold_reg[31]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(6),
      Q => \^int_distortion_threshold_reg[31]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(7),
      Q => \^int_distortion_threshold_reg[31]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(8),
      Q => \^int_distortion_threshold_reg[31]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => int_distortion_threshold0(9),
      Q => \^int_distortion_threshold_reg[31]_0\(9),
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FFFFFF010000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(2),
      I2 => \rdata[0]_i_3_n_2\,
      I3 => \rdata[0]_i_4_n_2\,
      I4 => ar_hs,
      I5 => \^s_axi_control_r_rdata\(0),
      O => \rdata[0]_i_1_n_2\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D300D3D3DFCCDFDF"
    )
        port map (
      I0 => \rdata[0]_i_5_n_2\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[0]_i_6_n_2\,
      I4 => \int_axilite_out_reg_n_2_[0]\,
      I5 => \rdata[0]_i_7_n_2\,
      O => \rdata[0]_i_2_n_2\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(1),
      I1 => s_axi_control_r_ARADDR(0),
      O => \rdata[0]_i_3_n_2\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \rdata[0]_i_6_n_2\,
      I1 => s_axi_control_r_ARADDR(2),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => \int_axilite_out_ap_vld__0\,
      I4 => s_axi_control_r_ARADDR(1),
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[0]_i_4_n_2\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(0),
      I1 => \^int_delay_mult_reg[9]_0\(0),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[0]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[0]\,
      O => \rdata[0]_i_5_n_2\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(6),
      I1 => s_axi_control_r_ARADDR(4),
      I2 => s_axi_control_r_ARADDR(3),
      O => \rdata[0]_i_6_n_2\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[0]\,
      I1 => \^q\(0),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^int_distortion_threshold_reg[31]_0\(0),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^int_control_reg[3]_0\(0),
      O => \rdata[0]_i_7_n_2\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[10]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[10]_i_3_n_2\,
      O => \rdata[10]_i_1_n_2\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[10]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(10),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[10]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[10]_i_2_n_2\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[10]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[10]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(10),
      O => \rdata[10]_i_3_n_2\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[11]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[11]_i_3_n_2\,
      O => \rdata[11]_i_1_n_2\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[11]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(11),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[11]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[11]_i_2_n_2\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[11]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[11]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(11),
      O => \rdata[11]_i_3_n_2\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[12]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[12]_i_3_n_2\,
      O => \rdata[12]_i_1_n_2\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[12]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(12),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[12]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[12]_i_2_n_2\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[12]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[12]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(12),
      O => \rdata[12]_i_3_n_2\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[13]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[13]_i_3_n_2\,
      O => \rdata[13]_i_1_n_2\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[13]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(13),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[13]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[13]_i_2_n_2\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[13]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[13]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(13),
      O => \rdata[13]_i_3_n_2\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[14]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[14]_i_3_n_2\,
      O => \rdata[14]_i_1_n_2\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[14]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(14),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[14]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[14]_i_2_n_2\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[14]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[14]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(14),
      O => \rdata[14]_i_3_n_2\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[15]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[15]_i_3_n_2\,
      O => \rdata[15]_i_1_n_2\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[15]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(15),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[15]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[15]_i_2_n_2\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[15]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[15]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(15),
      O => \rdata[15]_i_3_n_2\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[16]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[16]_i_3_n_2\,
      O => \rdata[16]_i_1_n_2\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[16]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(16),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[16]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[16]_i_2_n_2\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[16]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[16]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(16),
      O => \rdata[16]_i_3_n_2\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[17]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[17]_i_3_n_2\,
      O => \rdata[17]_i_1_n_2\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[17]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(17),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[17]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[17]_i_2_n_2\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[17]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[17]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(17),
      O => \rdata[17]_i_3_n_2\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[18]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[18]_i_3_n_2\,
      O => \rdata[18]_i_1_n_2\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[18]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(18),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[18]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[18]_i_2_n_2\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[18]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[18]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(18),
      O => \rdata[18]_i_3_n_2\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[19]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[19]_i_3_n_2\,
      O => \rdata[19]_i_1_n_2\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[19]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(19),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[19]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[19]_i_2_n_2\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[19]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[19]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(19),
      O => \rdata[19]_i_3_n_2\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33EA00EA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[1]_i_3_n_2\,
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[1]_i_4_n_2\,
      O => \rdata[1]_i_1_n_2\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(3),
      I1 => \int_axilite_out_reg_n_2_[1]\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(4),
      O => \rdata[1]_i_2_n_2\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[1]\,
      I1 => \^q\(1),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^int_distortion_threshold_reg[31]_0\(1),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^int_control_reg[3]_0\(1),
      O => \rdata[1]_i_3_n_2\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(1),
      I1 => \^int_delay_mult_reg[9]_0\(1),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[1]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[1]\,
      O => \rdata[1]_i_4_n_2\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[20]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[20]_i_3_n_2\,
      O => \rdata[20]_i_1_n_2\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[20]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(20),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[20]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[20]_i_2_n_2\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[20]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[20]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(20),
      O => \rdata[20]_i_3_n_2\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[21]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[21]_i_3_n_2\,
      O => \rdata[21]_i_1_n_2\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[21]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(21),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[21]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[21]_i_2_n_2\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[21]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[21]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(21),
      O => \rdata[21]_i_3_n_2\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[22]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[22]_i_3_n_2\,
      O => \rdata[22]_i_1_n_2\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[22]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(22),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[22]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[22]_i_2_n_2\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[22]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[22]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(22),
      O => \rdata[22]_i_3_n_2\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[23]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[23]_i_3_n_2\,
      O => \rdata[23]_i_1_n_2\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[23]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(23),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[23]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[23]_i_2_n_2\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[23]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[23]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(23),
      O => \rdata[23]_i_3_n_2\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[24]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[24]_i_3_n_2\,
      O => \rdata[24]_i_1_n_2\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[24]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(24),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[24]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[24]_i_2_n_2\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[24]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[24]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(24),
      O => \rdata[24]_i_3_n_2\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[25]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[25]_i_3_n_2\,
      O => \rdata[25]_i_1_n_2\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[25]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(25),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[25]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[25]_i_2_n_2\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[25]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[25]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(25),
      O => \rdata[25]_i_3_n_2\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[26]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[26]_i_3_n_2\,
      O => \rdata[26]_i_1_n_2\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[26]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(26),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[26]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[26]_i_2_n_2\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[26]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[26]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(26),
      O => \rdata[26]_i_3_n_2\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[27]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[27]_i_3_n_2\,
      O => \rdata[27]_i_1_n_2\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[27]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(27),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[27]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[27]_i_2_n_2\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[27]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[27]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(27),
      O => \rdata[27]_i_3_n_2\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[28]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[28]_i_3_n_2\,
      O => \rdata[28]_i_1_n_2\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[28]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(28),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[28]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[28]_i_2_n_2\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[28]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[28]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(28),
      O => \rdata[28]_i_3_n_2\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[29]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[29]_i_3_n_2\,
      O => \rdata[29]_i_1_n_2\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[29]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(29),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[29]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[29]_i_2_n_2\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[29]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[29]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(29),
      O => \rdata[29]_i_3_n_2\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00F0F04444"
    )
        port map (
      I0 => \rdata[3]_i_2_n_2\,
      I1 => \int_axilite_out_reg_n_2_[2]\,
      I2 => \rdata[2]_i_2_n_2\,
      I3 => \rdata[2]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(6),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[2]_i_1_n_2\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(2),
      I1 => \^int_delay_mult_reg[9]_0\(2),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[2]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[2]\,
      O => \rdata[2]_i_2_n_2\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[2]\,
      I1 => \^q\(2),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^int_distortion_threshold_reg[31]_0\(2),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^int_control_reg[3]_0\(2),
      O => \rdata[2]_i_3_n_2\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \rdata[30]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[30]_i_3_n_2\,
      O => \rdata[30]_i_1_n_2\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF53FFFF0FFFFF"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[30]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(30),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[30]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[30]_i_2_n_2\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFABFBFFFFABFB"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \int_compression_max_threshold_reg_n_2_[30]\,
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \int_compression_zero_threshold_reg_n_2_[30]\,
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \^int_delay_samples_reg[31]_0\(30),
      O => \rdata[30]_i_3_n_2\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => s_axi_control_r_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_r_ARADDR(1),
      I3 => s_axi_control_r_ARADDR(0),
      I4 => s_axi_control_r_ARADDR(2),
      O => \rdata[31]_i_1_n_2\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_r_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00AC0000F00000"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[31]\,
      I1 => \^int_distortion_threshold_reg[31]_0\(31),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(5),
      I4 => \int_axilite_out_reg_n_2_[31]\,
      I5 => s_axi_control_r_ARADDR(3),
      O => \rdata[31]_i_4_n_2\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \int_compression_max_threshold_reg_n_2_[31]\,
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_compression_zero_threshold_reg_n_2_[31]\,
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^int_delay_samples_reg[31]_0\(31),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[31]_i_5_n_2\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00F0F04444"
    )
        port map (
      I0 => \rdata[3]_i_2_n_2\,
      I1 => \int_axilite_out_reg_n_2_[3]\,
      I2 => \rdata[3]_i_3_n_2\,
      I3 => \rdata[3]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(6),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[3]_i_1_n_2\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(3),
      I1 => s_axi_control_r_ARADDR(4),
      O => \rdata[3]_i_2_n_2\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(3),
      I1 => \^int_delay_mult_reg[9]_0\(3),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[3]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[3]\,
      O => \rdata[3]_i_3_n_2\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[3]\,
      I1 => \^q\(3),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^int_distortion_threshold_reg[31]_0\(3),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^int_control_reg[3]_0\(3),
      O => \rdata[3]_i_4_n_2\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33EA00EA"
    )
        port map (
      I0 => \rdata[4]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[4]_i_3_n_2\,
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[4]_i_4_n_2\,
      O => \rdata[4]_i_1_n_2\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(3),
      I1 => \int_axilite_out_reg_n_2_[4]\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(4),
      O => \rdata[4]_i_2_n_2\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[4]\,
      I1 => \^q\(4),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^int_distortion_threshold_reg[31]_0\(4),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_control_reg_n_2_[4]\,
      O => \rdata[4]_i_3_n_2\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(4),
      I1 => \^int_delay_mult_reg[9]_0\(4),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[4]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[4]\,
      O => \rdata[4]_i_4_n_2\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33EA00EA"
    )
        port map (
      I0 => \rdata[5]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[5]_i_3_n_2\,
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[5]_i_4_n_2\,
      O => \rdata[5]_i_1_n_2\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(3),
      I1 => \int_axilite_out_reg_n_2_[5]\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(4),
      O => \rdata[5]_i_2_n_2\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[5]\,
      I1 => \^q\(5),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^int_distortion_threshold_reg[31]_0\(5),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_control_reg_n_2_[5]\,
      O => \rdata[5]_i_3_n_2\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(5),
      I1 => \^int_delay_mult_reg[9]_0\(5),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[5]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[5]\,
      O => \rdata[5]_i_4_n_2\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33EA00EA"
    )
        port map (
      I0 => \rdata[6]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[6]_i_3_n_2\,
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[6]_i_4_n_2\,
      O => \rdata[6]_i_1_n_2\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(3),
      I1 => \int_axilite_out_reg_n_2_[6]\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(4),
      O => \rdata[6]_i_2_n_2\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[6]\,
      I1 => \^q\(6),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^int_distortion_threshold_reg[31]_0\(6),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_control_reg_n_2_[6]\,
      O => \rdata[6]_i_3_n_2\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(6),
      I1 => \^int_delay_mult_reg[9]_0\(6),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[6]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[6]\,
      O => \rdata[6]_i_4_n_2\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33EA00EA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \rdata[7]_i_3_n_2\,
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[7]_i_4_n_2\,
      O => \rdata[7]_i_1_n_2\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(3),
      I1 => \int_axilite_out_reg_n_2_[7]\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(4),
      O => \rdata[7]_i_2_n_2\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[7]\,
      I1 => \^q\(7),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^int_distortion_threshold_reg[31]_0\(7),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_control_reg_n_2_[7]\,
      O => \rdata[7]_i_3_n_2\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(7),
      I1 => \^int_delay_mult_reg[9]_0\(7),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[7]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[7]\,
      O => \rdata[7]_i_4_n_2\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => \rdata[8]_i_2_n_2\,
      I1 => \rdata[8]_i_3_n_2\,
      I2 => \rdata[8]_i_4_n_2\,
      I3 => s_axi_control_r_ARADDR(6),
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[8]_i_1_n_2\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0800000"
    )
        port map (
      I0 => \int_compression_min_threshold_reg_n_2_[8]\,
      I1 => s_axi_control_r_ARADDR(4),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => \^int_distortion_threshold_reg[31]_0\(8),
      I4 => s_axi_control_r_ARADDR(5),
      I5 => s_axi_control_r_ARADDR(6),
      O => \rdata[8]_i_2_n_2\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \int_axilite_out_reg_n_2_[8]\,
      I1 => s_axi_control_r_ARADDR(5),
      I2 => \^q\(8),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => s_axi_control_r_ARADDR(6),
      O => \rdata[8]_i_3_n_2\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(8),
      I1 => \^int_delay_mult_reg[9]_0\(8),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[8]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[8]\,
      O => \rdata[8]_i_4_n_2\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0BFB0B"
    )
        port map (
      I0 => \rdata[9]_i_2_n_2\,
      I1 => \rdata[9]_i_3_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[9]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[9]_i_1_n_2\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(3),
      I1 => \int_axilite_out_reg_n_2_[9]\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(4),
      O => \rdata[9]_i_2_n_2\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F5F7FF57FFF7F"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => \^int_distortion_threshold_reg[31]_0\(9),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^q\(9),
      I5 => \int_compression_min_threshold_reg_n_2_[9]\,
      O => \rdata[9]_i_3_n_2\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_delay_samples_reg[31]_0\(9),
      I1 => \^int_delay_mult_reg[9]_0\(9),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \int_compression_zero_threshold_reg_n_2_[9]\,
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_compression_max_threshold_reg_n_2_[9]\,
      O => \rdata[9]_i_4_n_2\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(10),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(11),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(12),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(13),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(14),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(15),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(16),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(17),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(18),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(19),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(1),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(20),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(21),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(22),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(23),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(24),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(25),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(26),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(27),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(28),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(29),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(2),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(30),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[31]_i_3_n_2\,
      Q => \^s_axi_control_r_rdata\(31),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[31]_i_4_n_2\,
      I1 => \rdata[31]_i_5_n_2\,
      O => \rdata_reg[31]_i_3_n_2\,
      S => s_axi_control_r_ARADDR(6)
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(3),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(4),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(5),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(6),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(7),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(8),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_2\,
      Q => \^s_axi_control_r_rdata\(9),
      R => \rdata[31]_i_1_n_2\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_r_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(5),
      Q => \waddr_reg_n_2_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(6),
      Q => \waddr_reg_n_2_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_delay_buffer_RAM_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_31_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1_8_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_16_0 : in STD_LOGIC;
    ram_reg_0_16_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_8_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_8_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_9_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_9_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_10_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_10_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_11_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_11_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_12_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_12_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_13_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_13_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_14_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_14_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_15_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_15_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_16_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_16_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    delay_buffer_ce0 : in STD_LOGIC;
    ram_reg_1_31_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_17_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_17_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_18_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_18_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_19_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_19_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_20_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_20_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_21_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_21_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_22_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_22_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_23_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_23_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_24_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_24_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_25_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_25_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_26_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_26_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_27_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_27_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_28_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_28_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_29_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_29_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_30_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_30_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_31_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_31_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_delay_buffer_RAM_AUTO_1R1W : entity is "guitar_effects_delay_buffer_RAM_AUTO_1R1W";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_delay_buffer_RAM_AUTO_1R1W;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_delay_buffer_RAM_AUTO_1R1W is
  signal delay_buffer_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_reg_0_0_n_2 : STD_LOGIC;
  signal ram_reg_0_10_n_2 : STD_LOGIC;
  signal ram_reg_0_11_n_2 : STD_LOGIC;
  signal ram_reg_0_12_n_2 : STD_LOGIC;
  signal ram_reg_0_13_n_2 : STD_LOGIC;
  signal ram_reg_0_14_n_2 : STD_LOGIC;
  signal ram_reg_0_15_n_2 : STD_LOGIC;
  signal ram_reg_0_16_n_2 : STD_LOGIC;
  signal ram_reg_0_17_n_2 : STD_LOGIC;
  signal ram_reg_0_18_n_2 : STD_LOGIC;
  signal ram_reg_0_19_n_2 : STD_LOGIC;
  signal ram_reg_0_1_n_2 : STD_LOGIC;
  signal ram_reg_0_20_n_2 : STD_LOGIC;
  signal ram_reg_0_21_n_2 : STD_LOGIC;
  signal ram_reg_0_22_n_2 : STD_LOGIC;
  signal ram_reg_0_23_n_2 : STD_LOGIC;
  signal ram_reg_0_24_n_2 : STD_LOGIC;
  signal ram_reg_0_25_n_2 : STD_LOGIC;
  signal ram_reg_0_26_n_2 : STD_LOGIC;
  signal ram_reg_0_27_n_2 : STD_LOGIC;
  signal ram_reg_0_28_n_2 : STD_LOGIC;
  signal ram_reg_0_29_n_2 : STD_LOGIC;
  signal ram_reg_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_30_n_2 : STD_LOGIC;
  signal ram_reg_0_31_n_2 : STD_LOGIC;
  signal ram_reg_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_4_n_2 : STD_LOGIC;
  signal ram_reg_0_5_n_2 : STD_LOGIC;
  signal ram_reg_0_6_n_2 : STD_LOGIC;
  signal ram_reg_0_7_n_2 : STD_LOGIC;
  signal ram_reg_0_8_n_2 : STD_LOGIC;
  signal ram_reg_0_9_n_2 : STD_LOGIC;
  signal NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_19_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_20_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_21_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_22_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_23_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_24_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_25_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_26_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_27_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_28_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_29_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_30_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_31_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_0 : label is 1411200;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_0 : label is "inst/delay_buffer_U/ram_reg_0_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_1 : label is "inst/delay_buffer_U/ram_reg_0_1";
  attribute RTL_RAM_TYPE of ram_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_1 : label is 32767;
  attribute ram_offset of ram_reg_0_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_10 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_10 : label is "inst/delay_buffer_U/ram_reg_0_10";
  attribute RTL_RAM_TYPE of ram_reg_0_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_10 : label is 32767;
  attribute ram_offset of ram_reg_0_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_11 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_11 : label is "inst/delay_buffer_U/ram_reg_0_11";
  attribute RTL_RAM_TYPE of ram_reg_0_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_11 : label is 32767;
  attribute ram_offset of ram_reg_0_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_12 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_12 : label is "inst/delay_buffer_U/ram_reg_0_12";
  attribute RTL_RAM_TYPE of ram_reg_0_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_12 : label is 32767;
  attribute ram_offset of ram_reg_0_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_13 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_13 : label is "inst/delay_buffer_U/ram_reg_0_13";
  attribute RTL_RAM_TYPE of ram_reg_0_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_13 : label is 32767;
  attribute ram_offset of ram_reg_0_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_14 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_14 : label is "inst/delay_buffer_U/ram_reg_0_14";
  attribute RTL_RAM_TYPE of ram_reg_0_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_14 : label is 32767;
  attribute ram_offset of ram_reg_0_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_15 : label is "inst/delay_buffer_U/ram_reg_0_15";
  attribute RTL_RAM_TYPE of ram_reg_0_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15 : label is 32767;
  attribute ram_offset of ram_reg_0_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_16 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_16 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_16 : label is "inst/delay_buffer_U/ram_reg_0_16";
  attribute RTL_RAM_TYPE of ram_reg_0_16 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_16 : label is 32767;
  attribute ram_offset of ram_reg_0_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_17 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_17 : label is "inst/delay_buffer_U/ram_reg_0_17";
  attribute RTL_RAM_TYPE of ram_reg_0_17 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_17 : label is 32767;
  attribute ram_offset of ram_reg_0_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_18 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_18 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_18 : label is "inst/delay_buffer_U/ram_reg_0_18";
  attribute RTL_RAM_TYPE of ram_reg_0_18 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_18 : label is 32767;
  attribute ram_offset of ram_reg_0_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_19 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_19 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_19 : label is "inst/delay_buffer_U/ram_reg_0_19";
  attribute RTL_RAM_TYPE of ram_reg_0_19 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_19 : label is 32767;
  attribute ram_offset of ram_reg_0_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_2 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_2 : label is "inst/delay_buffer_U/ram_reg_0_2";
  attribute RTL_RAM_TYPE of ram_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_2 : label is 32767;
  attribute ram_offset of ram_reg_0_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_20 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_20 : label is "inst/delay_buffer_U/ram_reg_0_20";
  attribute RTL_RAM_TYPE of ram_reg_0_20 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_20 : label is 32767;
  attribute ram_offset of ram_reg_0_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_21 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_21 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_21 : label is "inst/delay_buffer_U/ram_reg_0_21";
  attribute RTL_RAM_TYPE of ram_reg_0_21 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_21 : label is 32767;
  attribute ram_offset of ram_reg_0_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_22 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_22 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_22 : label is "inst/delay_buffer_U/ram_reg_0_22";
  attribute RTL_RAM_TYPE of ram_reg_0_22 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_22 : label is 32767;
  attribute ram_offset of ram_reg_0_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_23 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_23 : label is "inst/delay_buffer_U/ram_reg_0_23";
  attribute RTL_RAM_TYPE of ram_reg_0_23 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_23 : label is 32767;
  attribute ram_offset of ram_reg_0_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_24 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_24 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_24 : label is "inst/delay_buffer_U/ram_reg_0_24";
  attribute RTL_RAM_TYPE of ram_reg_0_24 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_24 : label is 32767;
  attribute ram_offset of ram_reg_0_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_25 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_25 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_25 : label is "inst/delay_buffer_U/ram_reg_0_25";
  attribute RTL_RAM_TYPE of ram_reg_0_25 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_25 : label is 32767;
  attribute ram_offset of ram_reg_0_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_26 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_26 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_26 : label is "inst/delay_buffer_U/ram_reg_0_26";
  attribute RTL_RAM_TYPE of ram_reg_0_26 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_26 : label is 32767;
  attribute ram_offset of ram_reg_0_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_27 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_27 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_27 : label is "inst/delay_buffer_U/ram_reg_0_27";
  attribute RTL_RAM_TYPE of ram_reg_0_27 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_27 : label is 32767;
  attribute ram_offset of ram_reg_0_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_28 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_28 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_28 : label is "inst/delay_buffer_U/ram_reg_0_28";
  attribute RTL_RAM_TYPE of ram_reg_0_28 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_28 : label is 32767;
  attribute ram_offset of ram_reg_0_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_29 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_29 : label is "inst/delay_buffer_U/ram_reg_0_29";
  attribute RTL_RAM_TYPE of ram_reg_0_29 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_29 : label is 32767;
  attribute ram_offset of ram_reg_0_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_3 : label is "inst/delay_buffer_U/ram_reg_0_3";
  attribute RTL_RAM_TYPE of ram_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_3 : label is 32767;
  attribute ram_offset of ram_reg_0_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_30 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_30 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_30 : label is "inst/delay_buffer_U/ram_reg_0_30";
  attribute RTL_RAM_TYPE of ram_reg_0_30 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_30 : label is 32767;
  attribute ram_offset of ram_reg_0_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_31 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_31 : label is "inst/delay_buffer_U/ram_reg_0_31";
  attribute RTL_RAM_TYPE of ram_reg_0_31 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_31 : label is 32767;
  attribute ram_offset of ram_reg_0_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_4 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_4 : label is "inst/delay_buffer_U/ram_reg_0_4";
  attribute RTL_RAM_TYPE of ram_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_4 : label is 32767;
  attribute ram_offset of ram_reg_0_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_5 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_5 : label is "inst/delay_buffer_U/ram_reg_0_5";
  attribute RTL_RAM_TYPE of ram_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_5 : label is 32767;
  attribute ram_offset of ram_reg_0_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_6 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_6 : label is "inst/delay_buffer_U/ram_reg_0_6";
  attribute RTL_RAM_TYPE of ram_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_6 : label is 32767;
  attribute ram_offset of ram_reg_0_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_7 : label is "inst/delay_buffer_U/ram_reg_0_7";
  attribute RTL_RAM_TYPE of ram_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7 : label is 32767;
  attribute ram_offset of ram_reg_0_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_8 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_8 : label is "inst/delay_buffer_U/ram_reg_0_8";
  attribute RTL_RAM_TYPE of ram_reg_0_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_8 : label is 32767;
  attribute ram_offset of ram_reg_0_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_9 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_9 : label is "inst/delay_buffer_U/ram_reg_0_9";
  attribute RTL_RAM_TYPE of ram_reg_0_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_9 : label is 32767;
  attribute ram_offset of ram_reg_0_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_0 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_0 : label is "inst/delay_buffer_U/ram_reg_1_0";
  attribute RTL_RAM_TYPE of ram_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_0 : label is 32768;
  attribute ram_addr_end of ram_reg_1_0 : label is 65535;
  attribute ram_offset of ram_reg_1_0 : label is 0;
  attribute ram_slice_begin of ram_reg_1_0 : label is 0;
  attribute ram_slice_end of ram_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_1 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_1 : label is "inst/delay_buffer_U/ram_reg_1_1";
  attribute RTL_RAM_TYPE of ram_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_1 : label is 32768;
  attribute ram_addr_end of ram_reg_1_1 : label is 65535;
  attribute ram_offset of ram_reg_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_10 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_10 : label is "inst/delay_buffer_U/ram_reg_1_10";
  attribute RTL_RAM_TYPE of ram_reg_1_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_10 : label is 32768;
  attribute ram_addr_end of ram_reg_1_10 : label is 65535;
  attribute ram_offset of ram_reg_1_10 : label is 0;
  attribute ram_slice_begin of ram_reg_1_10 : label is 10;
  attribute ram_slice_end of ram_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_11 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_11 : label is "inst/delay_buffer_U/ram_reg_1_11";
  attribute RTL_RAM_TYPE of ram_reg_1_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_11 : label is 32768;
  attribute ram_addr_end of ram_reg_1_11 : label is 65535;
  attribute ram_offset of ram_reg_1_11 : label is 0;
  attribute ram_slice_begin of ram_reg_1_11 : label is 11;
  attribute ram_slice_end of ram_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_12 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_12 : label is "inst/delay_buffer_U/ram_reg_1_12";
  attribute RTL_RAM_TYPE of ram_reg_1_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_12 : label is 32768;
  attribute ram_addr_end of ram_reg_1_12 : label is 65535;
  attribute ram_offset of ram_reg_1_12 : label is 0;
  attribute ram_slice_begin of ram_reg_1_12 : label is 12;
  attribute ram_slice_end of ram_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_13 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_13 : label is "inst/delay_buffer_U/ram_reg_1_13";
  attribute RTL_RAM_TYPE of ram_reg_1_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_13 : label is 32768;
  attribute ram_addr_end of ram_reg_1_13 : label is 65535;
  attribute ram_offset of ram_reg_1_13 : label is 0;
  attribute ram_slice_begin of ram_reg_1_13 : label is 13;
  attribute ram_slice_end of ram_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_14 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_14 : label is "inst/delay_buffer_U/ram_reg_1_14";
  attribute RTL_RAM_TYPE of ram_reg_1_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_14 : label is 32768;
  attribute ram_addr_end of ram_reg_1_14 : label is 65535;
  attribute ram_offset of ram_reg_1_14 : label is 0;
  attribute ram_slice_begin of ram_reg_1_14 : label is 14;
  attribute ram_slice_end of ram_reg_1_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_15 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_15 : label is "inst/delay_buffer_U/ram_reg_1_15";
  attribute RTL_RAM_TYPE of ram_reg_1_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_15 : label is 32768;
  attribute ram_addr_end of ram_reg_1_15 : label is 65535;
  attribute ram_offset of ram_reg_1_15 : label is 0;
  attribute ram_slice_begin of ram_reg_1_15 : label is 15;
  attribute ram_slice_end of ram_reg_1_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_16 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_16 : label is "inst/delay_buffer_U/ram_reg_1_16";
  attribute RTL_RAM_TYPE of ram_reg_1_16 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_16 : label is 32768;
  attribute ram_addr_end of ram_reg_1_16 : label is 65535;
  attribute ram_offset of ram_reg_1_16 : label is 0;
  attribute ram_slice_begin of ram_reg_1_16 : label is 16;
  attribute ram_slice_end of ram_reg_1_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_17 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_17 : label is "inst/delay_buffer_U/ram_reg_1_17";
  attribute RTL_RAM_TYPE of ram_reg_1_17 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_17 : label is 32768;
  attribute ram_addr_end of ram_reg_1_17 : label is 65535;
  attribute ram_offset of ram_reg_1_17 : label is 0;
  attribute ram_slice_begin of ram_reg_1_17 : label is 17;
  attribute ram_slice_end of ram_reg_1_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_18 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_18 : label is "inst/delay_buffer_U/ram_reg_1_18";
  attribute RTL_RAM_TYPE of ram_reg_1_18 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_18 : label is 32768;
  attribute ram_addr_end of ram_reg_1_18 : label is 65535;
  attribute ram_offset of ram_reg_1_18 : label is 0;
  attribute ram_slice_begin of ram_reg_1_18 : label is 18;
  attribute ram_slice_end of ram_reg_1_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_19 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_19 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_19 : label is "inst/delay_buffer_U/ram_reg_1_19";
  attribute RTL_RAM_TYPE of ram_reg_1_19 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_19 : label is 32768;
  attribute ram_addr_end of ram_reg_1_19 : label is 65535;
  attribute ram_offset of ram_reg_1_19 : label is 0;
  attribute ram_slice_begin of ram_reg_1_19 : label is 19;
  attribute ram_slice_end of ram_reg_1_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_2 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_2 : label is "inst/delay_buffer_U/ram_reg_1_2";
  attribute RTL_RAM_TYPE of ram_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_2 : label is 32768;
  attribute ram_addr_end of ram_reg_1_2 : label is 65535;
  attribute ram_offset of ram_reg_1_2 : label is 0;
  attribute ram_slice_begin of ram_reg_1_2 : label is 2;
  attribute ram_slice_end of ram_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_20 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_20 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_20 : label is "inst/delay_buffer_U/ram_reg_1_20";
  attribute RTL_RAM_TYPE of ram_reg_1_20 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_20 : label is 32768;
  attribute ram_addr_end of ram_reg_1_20 : label is 65535;
  attribute ram_offset of ram_reg_1_20 : label is 0;
  attribute ram_slice_begin of ram_reg_1_20 : label is 20;
  attribute ram_slice_end of ram_reg_1_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_21 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_21 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_21 : label is "inst/delay_buffer_U/ram_reg_1_21";
  attribute RTL_RAM_TYPE of ram_reg_1_21 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_21 : label is 32768;
  attribute ram_addr_end of ram_reg_1_21 : label is 65535;
  attribute ram_offset of ram_reg_1_21 : label is 0;
  attribute ram_slice_begin of ram_reg_1_21 : label is 21;
  attribute ram_slice_end of ram_reg_1_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_22 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_22 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_22 : label is "inst/delay_buffer_U/ram_reg_1_22";
  attribute RTL_RAM_TYPE of ram_reg_1_22 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_22 : label is 32768;
  attribute ram_addr_end of ram_reg_1_22 : label is 65535;
  attribute ram_offset of ram_reg_1_22 : label is 0;
  attribute ram_slice_begin of ram_reg_1_22 : label is 22;
  attribute ram_slice_end of ram_reg_1_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_23 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_23 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_23 : label is "inst/delay_buffer_U/ram_reg_1_23";
  attribute RTL_RAM_TYPE of ram_reg_1_23 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_23 : label is 32768;
  attribute ram_addr_end of ram_reg_1_23 : label is 65535;
  attribute ram_offset of ram_reg_1_23 : label is 0;
  attribute ram_slice_begin of ram_reg_1_23 : label is 23;
  attribute ram_slice_end of ram_reg_1_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_24 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_24 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_24 : label is "inst/delay_buffer_U/ram_reg_1_24";
  attribute RTL_RAM_TYPE of ram_reg_1_24 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_24 : label is 32768;
  attribute ram_addr_end of ram_reg_1_24 : label is 65535;
  attribute ram_offset of ram_reg_1_24 : label is 0;
  attribute ram_slice_begin of ram_reg_1_24 : label is 24;
  attribute ram_slice_end of ram_reg_1_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_25 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_25 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_25 : label is "inst/delay_buffer_U/ram_reg_1_25";
  attribute RTL_RAM_TYPE of ram_reg_1_25 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_25 : label is 32768;
  attribute ram_addr_end of ram_reg_1_25 : label is 65535;
  attribute ram_offset of ram_reg_1_25 : label is 0;
  attribute ram_slice_begin of ram_reg_1_25 : label is 25;
  attribute ram_slice_end of ram_reg_1_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_26 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_26 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_26 : label is "inst/delay_buffer_U/ram_reg_1_26";
  attribute RTL_RAM_TYPE of ram_reg_1_26 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_26 : label is 32768;
  attribute ram_addr_end of ram_reg_1_26 : label is 65535;
  attribute ram_offset of ram_reg_1_26 : label is 0;
  attribute ram_slice_begin of ram_reg_1_26 : label is 26;
  attribute ram_slice_end of ram_reg_1_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_27 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_27 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_27 : label is "inst/delay_buffer_U/ram_reg_1_27";
  attribute RTL_RAM_TYPE of ram_reg_1_27 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_27 : label is 32768;
  attribute ram_addr_end of ram_reg_1_27 : label is 65535;
  attribute ram_offset of ram_reg_1_27 : label is 0;
  attribute ram_slice_begin of ram_reg_1_27 : label is 27;
  attribute ram_slice_end of ram_reg_1_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_28 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_28 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_28 : label is "inst/delay_buffer_U/ram_reg_1_28";
  attribute RTL_RAM_TYPE of ram_reg_1_28 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_28 : label is 32768;
  attribute ram_addr_end of ram_reg_1_28 : label is 65535;
  attribute ram_offset of ram_reg_1_28 : label is 0;
  attribute ram_slice_begin of ram_reg_1_28 : label is 28;
  attribute ram_slice_end of ram_reg_1_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_29 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_29 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_29 : label is "inst/delay_buffer_U/ram_reg_1_29";
  attribute RTL_RAM_TYPE of ram_reg_1_29 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_29 : label is 32768;
  attribute ram_addr_end of ram_reg_1_29 : label is 65535;
  attribute ram_offset of ram_reg_1_29 : label is 0;
  attribute ram_slice_begin of ram_reg_1_29 : label is 29;
  attribute ram_slice_end of ram_reg_1_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_3 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_3 : label is "inst/delay_buffer_U/ram_reg_1_3";
  attribute RTL_RAM_TYPE of ram_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_3 : label is 32768;
  attribute ram_addr_end of ram_reg_1_3 : label is 65535;
  attribute ram_offset of ram_reg_1_3 : label is 0;
  attribute ram_slice_begin of ram_reg_1_3 : label is 3;
  attribute ram_slice_end of ram_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_30 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_30 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_30 : label is "inst/delay_buffer_U/ram_reg_1_30";
  attribute RTL_RAM_TYPE of ram_reg_1_30 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_30 : label is 32768;
  attribute ram_addr_end of ram_reg_1_30 : label is 65535;
  attribute ram_offset of ram_reg_1_30 : label is 0;
  attribute ram_slice_begin of ram_reg_1_30 : label is 30;
  attribute ram_slice_end of ram_reg_1_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_31 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_31 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_31 : label is "inst/delay_buffer_U/ram_reg_1_31";
  attribute RTL_RAM_TYPE of ram_reg_1_31 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_31 : label is 32768;
  attribute ram_addr_end of ram_reg_1_31 : label is 65535;
  attribute ram_offset of ram_reg_1_31 : label is 0;
  attribute ram_slice_begin of ram_reg_1_31 : label is 31;
  attribute ram_slice_end of ram_reg_1_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_4 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_4 : label is "inst/delay_buffer_U/ram_reg_1_4";
  attribute RTL_RAM_TYPE of ram_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_4 : label is 32768;
  attribute ram_addr_end of ram_reg_1_4 : label is 65535;
  attribute ram_offset of ram_reg_1_4 : label is 0;
  attribute ram_slice_begin of ram_reg_1_4 : label is 4;
  attribute ram_slice_end of ram_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_5 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_5 : label is "inst/delay_buffer_U/ram_reg_1_5";
  attribute RTL_RAM_TYPE of ram_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_5 : label is 32768;
  attribute ram_addr_end of ram_reg_1_5 : label is 65535;
  attribute ram_offset of ram_reg_1_5 : label is 0;
  attribute ram_slice_begin of ram_reg_1_5 : label is 5;
  attribute ram_slice_end of ram_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_6 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_6 : label is "inst/delay_buffer_U/ram_reg_1_6";
  attribute RTL_RAM_TYPE of ram_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_6 : label is 32768;
  attribute ram_addr_end of ram_reg_1_6 : label is 65535;
  attribute ram_offset of ram_reg_1_6 : label is 0;
  attribute ram_slice_begin of ram_reg_1_6 : label is 6;
  attribute ram_slice_end of ram_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_7 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_7 : label is "inst/delay_buffer_U/ram_reg_1_7";
  attribute RTL_RAM_TYPE of ram_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_7 : label is 32768;
  attribute ram_addr_end of ram_reg_1_7 : label is 65535;
  attribute ram_offset of ram_reg_1_7 : label is 0;
  attribute ram_slice_begin of ram_reg_1_7 : label is 7;
  attribute ram_slice_end of ram_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_8 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_8 : label is "inst/delay_buffer_U/ram_reg_1_8";
  attribute RTL_RAM_TYPE of ram_reg_1_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_8 : label is 32768;
  attribute ram_addr_end of ram_reg_1_8 : label is 65535;
  attribute ram_offset of ram_reg_1_8 : label is 0;
  attribute ram_slice_begin of ram_reg_1_8 : label is 8;
  attribute ram_slice_end of ram_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_9 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_9 : label is "inst/delay_buffer_U/ram_reg_1_9";
  attribute RTL_RAM_TYPE of ram_reg_1_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_9 : label is 32768;
  attribute ram_addr_end of ram_reg_1_9 : label is 65535;
  attribute ram_offset of ram_reg_1_9 : label is 0;
  attribute ram_slice_begin of ram_reg_1_9 : label is 9;
  attribute ram_slice_end of ram_reg_1_9 : label is 9;
begin
ram_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_0_n_2,
      CASCADEOUTB => NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(0),
      O => delay_buffer_d0(0)
    );
ram_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_1_n_2,
      CASCADEOUTB => NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_1_0(0),
      WEA(2) => ram_reg_0_1_0(0),
      WEA(1) => ram_reg_0_1_0(0),
      WEA(0) => ram_reg_0_1_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_10_n_2,
      CASCADEOUTB => NLW_ram_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_10_0(0),
      WEA(2) => ram_reg_0_10_0(0),
      WEA(1) => ram_reg_0_10_0(0),
      WEA(0) => ram_reg_0_10_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_10_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(10),
      O => delay_buffer_d0(10)
    );
ram_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_11_n_2,
      CASCADEOUTB => NLW_ram_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(11),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_11_0(0),
      WEA(2) => ram_reg_0_11_0(0),
      WEA(1) => ram_reg_0_11_0(0),
      WEA(0) => ram_reg_0_11_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(11),
      O => delay_buffer_d0(11)
    );
ram_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_12_n_2,
      CASCADEOUTB => NLW_ram_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_12_0(0),
      WEA(2) => ram_reg_0_12_0(0),
      WEA(1) => ram_reg_0_12_0(0),
      WEA(0) => ram_reg_0_12_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_12_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(12),
      O => delay_buffer_d0(12)
    );
ram_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_13_n_2,
      CASCADEOUTB => NLW_ram_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(13),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_13_0(0),
      WEA(2) => ram_reg_0_13_0(0),
      WEA(1) => ram_reg_0_13_0(0),
      WEA(0) => ram_reg_0_13_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(13),
      O => delay_buffer_d0(13)
    );
ram_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_14_n_2,
      CASCADEOUTB => NLW_ram_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_14_0(0),
      WEA(2) => ram_reg_0_14_0(0),
      WEA(1) => ram_reg_0_14_0(0),
      WEA(0) => ram_reg_0_14_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_14_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(14),
      O => delay_buffer_d0(14)
    );
ram_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_15_n_2,
      CASCADEOUTB => NLW_ram_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(15),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_15_0(0),
      WEA(2) => ram_reg_0_15_0(0),
      WEA(1) => ram_reg_0_15_0(0),
      WEA(0) => ram_reg_0_15_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(15),
      O => delay_buffer_d0(15)
    );
ram_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_16_n_2,
      CASCADEOUTB => NLW_ram_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(16),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_16_2(0),
      WEA(2) => ram_reg_0_16_2(0),
      WEA(1) => ram_reg_0_16_2(0),
      WEA(0) => ram_reg_0_16_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(16),
      O => delay_buffer_d0(16)
    );
ram_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_17_n_2,
      CASCADEOUTB => NLW_ram_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(17),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_17_0(0),
      WEA(2) => ram_reg_0_17_0(0),
      WEA(1) => ram_reg_0_17_0(0),
      WEA(0) => ram_reg_0_17_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_17_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(17),
      O => delay_buffer_d0(17)
    );
ram_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_18_n_2,
      CASCADEOUTB => NLW_ram_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(18),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_18_0(0),
      WEA(2) => ram_reg_0_18_0(0),
      WEA(1) => ram_reg_0_18_0(0),
      WEA(0) => ram_reg_0_18_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_18_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(18),
      O => delay_buffer_d0(18)
    );
ram_reg_0_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_19_n_2,
      CASCADEOUTB => NLW_ram_reg_0_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(19),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_19_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_19_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_19_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_19_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_19_0(0),
      WEA(2) => ram_reg_0_19_0(0),
      WEA(1) => ram_reg_0_19_0(0),
      WEA(0) => ram_reg_0_19_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_19_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(19),
      O => delay_buffer_d0(19)
    );
ram_reg_0_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(1),
      O => delay_buffer_d0(1)
    );
ram_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_2_n_2,
      CASCADEOUTB => NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_2_0(0),
      WEA(2) => ram_reg_0_2_0(0),
      WEA(1) => ram_reg_0_2_0(0),
      WEA(0) => ram_reg_0_2_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_20_n_2,
      CASCADEOUTB => NLW_ram_reg_0_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(20),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_20_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_20_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_20_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_20_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_20_0(0),
      WEA(2) => ram_reg_0_20_0(0),
      WEA(1) => ram_reg_0_20_0(0),
      WEA(0) => ram_reg_0_20_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_20_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(20),
      O => delay_buffer_d0(20)
    );
ram_reg_0_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_21_n_2,
      CASCADEOUTB => NLW_ram_reg_0_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(21),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_21_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_21_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_21_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_21_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_21_0(0),
      WEA(2) => ram_reg_0_21_0(0),
      WEA(1) => ram_reg_0_21_0(0),
      WEA(0) => ram_reg_0_21_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_21_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(21),
      O => delay_buffer_d0(21)
    );
ram_reg_0_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_22_n_2,
      CASCADEOUTB => NLW_ram_reg_0_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(22),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_22_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_22_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_22_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_22_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_22_0(0),
      WEA(2) => ram_reg_0_22_0(0),
      WEA(1) => ram_reg_0_22_0(0),
      WEA(0) => ram_reg_0_22_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_22_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(22),
      O => delay_buffer_d0(22)
    );
ram_reg_0_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_23_n_2,
      CASCADEOUTB => NLW_ram_reg_0_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(23),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_23_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_23_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_23_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_23_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_23_0(0),
      WEA(2) => ram_reg_0_23_0(0),
      WEA(1) => ram_reg_0_23_0(0),
      WEA(0) => ram_reg_0_23_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_23_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(23),
      O => delay_buffer_d0(23)
    );
ram_reg_0_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_24_n_2,
      CASCADEOUTB => NLW_ram_reg_0_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(24),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_24_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_24_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_24_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_24_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_24_0(0),
      WEA(2) => ram_reg_0_24_0(0),
      WEA(1) => ram_reg_0_24_0(0),
      WEA(0) => ram_reg_0_24_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_24_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(24),
      O => delay_buffer_d0(24)
    );
ram_reg_0_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_25_n_2,
      CASCADEOUTB => NLW_ram_reg_0_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(25),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_25_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_25_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_25_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_25_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_25_0(0),
      WEA(2) => ram_reg_0_25_0(0),
      WEA(1) => ram_reg_0_25_0(0),
      WEA(0) => ram_reg_0_25_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_25_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(25),
      O => delay_buffer_d0(25)
    );
ram_reg_0_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_26_n_2,
      CASCADEOUTB => NLW_ram_reg_0_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(26),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_26_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_26_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_26_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_26_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_26_0(0),
      WEA(2) => ram_reg_0_26_0(0),
      WEA(1) => ram_reg_0_26_0(0),
      WEA(0) => ram_reg_0_26_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_26_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(26),
      O => delay_buffer_d0(26)
    );
ram_reg_0_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_27_n_2,
      CASCADEOUTB => NLW_ram_reg_0_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(27),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_27_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_27_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_27_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_27_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_27_0(0),
      WEA(2) => ram_reg_0_27_0(0),
      WEA(1) => ram_reg_0_27_0(0),
      WEA(0) => ram_reg_0_27_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_27_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(27),
      O => delay_buffer_d0(27)
    );
ram_reg_0_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_28_n_2,
      CASCADEOUTB => NLW_ram_reg_0_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(28),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_28_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_28_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_28_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_28_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_28_0(0),
      WEA(2) => ram_reg_0_28_0(0),
      WEA(1) => ram_reg_0_28_0(0),
      WEA(0) => ram_reg_0_28_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_28_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(28),
      O => delay_buffer_d0(28)
    );
ram_reg_0_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_29_n_2,
      CASCADEOUTB => NLW_ram_reg_0_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(29),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_29_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_29_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_29_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_29_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_29_0(0),
      WEA(2) => ram_reg_0_29_0(0),
      WEA(1) => ram_reg_0_29_0(0),
      WEA(0) => ram_reg_0_29_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(29),
      O => delay_buffer_d0(29)
    );
ram_reg_0_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(2),
      O => delay_buffer_d0(2)
    );
ram_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_3_n_2,
      CASCADEOUTB => NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_3_0(0),
      WEA(2) => ram_reg_0_3_0(0),
      WEA(1) => ram_reg_0_3_0(0),
      WEA(0) => ram_reg_0_3_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_30_n_2,
      CASCADEOUTB => NLW_ram_reg_0_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(30),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_30_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_30_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_30_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_30_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_30_0(0),
      WEA(2) => ram_reg_0_30_0(0),
      WEA(1) => ram_reg_0_30_0(0),
      WEA(0) => ram_reg_0_30_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_30_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(30),
      O => delay_buffer_d0(30)
    );
ram_reg_0_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_31_n_2,
      CASCADEOUTB => NLW_ram_reg_0_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(31),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_31_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_31_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_31_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_31_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_31_1(0),
      WEA(2) => ram_reg_0_31_1(0),
      WEA(1) => ram_reg_0_31_1(0),
      WEA(0) => ram_reg_0_31_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_31_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(31),
      O => delay_buffer_d0(31)
    );
ram_reg_0_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(3),
      O => delay_buffer_d0(3)
    );
ram_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_4_n_2,
      CASCADEOUTB => NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_4_0(0),
      WEA(2) => ram_reg_0_4_0(0),
      WEA(1) => ram_reg_0_4_0(0),
      WEA(0) => ram_reg_0_4_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(4),
      O => delay_buffer_d0(4)
    );
ram_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_5_n_2,
      CASCADEOUTB => NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_5_0(0),
      WEA(2) => ram_reg_0_5_0(0),
      WEA(1) => ram_reg_0_5_0(0),
      WEA(0) => ram_reg_0_5_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(5),
      O => delay_buffer_d0(5)
    );
ram_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_6_n_2,
      CASCADEOUTB => NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_6_0(0),
      WEA(2) => ram_reg_0_6_0(0),
      WEA(1) => ram_reg_0_6_0(0),
      WEA(0) => ram_reg_0_6_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_6_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(6),
      O => delay_buffer_d0(6)
    );
ram_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_7_n_2,
      CASCADEOUTB => NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_7_0(0),
      WEA(2) => ram_reg_0_7_0(0),
      WEA(1) => ram_reg_0_7_0(0),
      WEA(0) => ram_reg_0_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_7_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(7),
      O => delay_buffer_d0(7)
    );
ram_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_8_n_2,
      CASCADEOUTB => NLW_ram_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_8_0(0),
      WEA(2) => ram_reg_0_8_0(0),
      WEA(1) => ram_reg_0_8_0(0),
      WEA(0) => ram_reg_0_8_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_8_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(8),
      O => delay_buffer_d0(8)
    );
ram_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_9_n_2,
      CASCADEOUTB => NLW_ram_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(9),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_9_0(0),
      WEA(2) => ram_reg_0_9_0(0),
      WEA(1) => ram_reg_0_9_0(0),
      WEA(0) => ram_reg_0_9_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_9_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(9),
      O => delay_buffer_d0(9)
    );
ram_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_0_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(0),
      DOBDO(31 downto 0) => NLW_ram_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_0_0(0),
      WEA(2) => ram_reg_1_0_0(0),
      WEA(1) => ram_reg_1_0_0(0),
      WEA(0) => ram_reg_1_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_1_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(1),
      DOBDO(31 downto 0) => NLW_ram_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_1_0(0),
      WEA(2) => ram_reg_1_1_0(0),
      WEA(1) => ram_reg_1_1_0(0),
      WEA(0) => ram_reg_1_1_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_10_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_10_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(10),
      DOBDO(31 downto 0) => NLW_ram_reg_1_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_10_0(0),
      WEA(2) => ram_reg_1_10_0(0),
      WEA(1) => ram_reg_1_10_0(0),
      WEA(0) => ram_reg_1_10_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_11_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(11),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_11_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(11),
      DOBDO(31 downto 0) => NLW_ram_reg_1_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_11_0(1),
      WEA(2) => ram_reg_1_11_0(1),
      WEA(1 downto 0) => ram_reg_1_11_0(1 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_12_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_12_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(12),
      DOBDO(31 downto 0) => NLW_ram_reg_1_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_12_0(0),
      WEA(2) => ram_reg_1_12_0(0),
      WEA(1) => ram_reg_1_12_0(0),
      WEA(0) => ram_reg_1_12_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_13_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(13),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_13_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(13),
      DOBDO(31 downto 0) => NLW_ram_reg_1_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_13_0(0),
      WEA(2) => ram_reg_1_13_0(0),
      WEA(1) => ram_reg_1_13_0(0),
      WEA(0) => ram_reg_1_13_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_14_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_14_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(14),
      DOBDO(31 downto 0) => NLW_ram_reg_1_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_14_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_14_0(0),
      WEA(2) => ram_reg_1_14_0(0),
      WEA(1) => ram_reg_1_14_0(0),
      WEA(0) => ram_reg_1_14_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_15_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(15),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_15_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(15),
      DOBDO(31 downto 0) => NLW_ram_reg_1_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_15_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_15_0(0),
      WEA(2) => ram_reg_1_15_0(0),
      WEA(1) => ram_reg_1_15_0(0),
      WEA(0) => ram_reg_1_15_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_16_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(16),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_16_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(16),
      DOBDO(31 downto 0) => NLW_ram_reg_1_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_16_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_16_0(0),
      WEA(2) => ram_reg_1_16_0(0),
      WEA(1) => ram_reg_1_16_0(0),
      WEA(0) => ram_reg_1_16_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_17_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(17),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_17_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(17),
      DOBDO(31 downto 0) => NLW_ram_reg_1_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_17_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_17_0(0),
      WEA(2) => ram_reg_1_17_0(0),
      WEA(1) => ram_reg_1_17_0(0),
      WEA(0) => ram_reg_1_17_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_18_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(18),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_18_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(18),
      DOBDO(31 downto 0) => NLW_ram_reg_1_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_18_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_18_0(0),
      WEA(2) => ram_reg_1_18_0(0),
      WEA(1) => ram_reg_1_18_0(0),
      WEA(0) => ram_reg_1_18_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_19_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_19_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(19),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_19_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_19_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(19),
      DOBDO(31 downto 0) => NLW_ram_reg_1_19_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_19_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_19_0(0),
      WEA(2) => ram_reg_1_19_0(0),
      WEA(1) => ram_reg_1_19_0(0),
      WEA(0) => ram_reg_1_19_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_2_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(2),
      DOBDO(31 downto 0) => NLW_ram_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_2_0(0),
      WEA(2) => ram_reg_1_2_0(0),
      WEA(1) => ram_reg_1_2_0(0),
      WEA(0) => ram_reg_1_2_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_20_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_20_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(20),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_20_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_20_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(20),
      DOBDO(31 downto 0) => NLW_ram_reg_1_20_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_20_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_20_0(0),
      WEA(2) => ram_reg_1_20_0(0),
      WEA(1) => ram_reg_1_20_0(0),
      WEA(0) => ram_reg_1_20_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_21_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_21_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(21),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_21_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_21_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(21),
      DOBDO(31 downto 0) => NLW_ram_reg_1_21_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_21_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_21_0(0),
      WEA(2) => ram_reg_1_21_0(0),
      WEA(1) => ram_reg_1_21_0(0),
      WEA(0) => ram_reg_1_21_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_22_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_22_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(22),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_22_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_22_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(22),
      DOBDO(31 downto 0) => NLW_ram_reg_1_22_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_22_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_22_0(0),
      WEA(2) => ram_reg_1_22_0(0),
      WEA(1) => ram_reg_1_22_0(0),
      WEA(0) => ram_reg_1_22_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_23_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_23_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(23),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_23_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_23_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(23),
      DOBDO(31 downto 0) => NLW_ram_reg_1_23_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_23_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_23_0(0),
      WEA(2) => ram_reg_1_23_0(0),
      WEA(1) => ram_reg_1_23_0(0),
      WEA(0) => ram_reg_1_23_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_24_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_24_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(24),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_24_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_24_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(24),
      DOBDO(31 downto 0) => NLW_ram_reg_1_24_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_24_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_24_0(0),
      WEA(2) => ram_reg_1_24_0(0),
      WEA(1) => ram_reg_1_24_0(0),
      WEA(0) => ram_reg_1_24_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_25_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_25_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(25),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_25_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_25_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(25),
      DOBDO(31 downto 0) => NLW_ram_reg_1_25_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_25_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_25_0(0),
      WEA(2) => ram_reg_1_25_0(0),
      WEA(1) => ram_reg_1_25_0(0),
      WEA(0) => ram_reg_1_25_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_26_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_26_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(26),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_26_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_26_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(26),
      DOBDO(31 downto 0) => NLW_ram_reg_1_26_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_26_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_26_0(0),
      WEA(2) => ram_reg_1_26_0(0),
      WEA(1) => ram_reg_1_26_0(0),
      WEA(0) => ram_reg_1_26_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_27_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_27_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(27),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_27_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_27_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(27),
      DOBDO(31 downto 0) => NLW_ram_reg_1_27_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_27_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_27_0(0),
      WEA(2) => ram_reg_1_27_0(0),
      WEA(1) => ram_reg_1_27_0(0),
      WEA(0) => ram_reg_1_27_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_28_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_28_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(28),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_28_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_28_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(28),
      DOBDO(31 downto 0) => NLW_ram_reg_1_28_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_28_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_28_0(0),
      WEA(2) => ram_reg_1_28_0(0),
      WEA(1) => ram_reg_1_28_0(0),
      WEA(0) => ram_reg_1_28_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_29_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_29_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(29),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_29_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_29_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(29),
      DOBDO(31 downto 0) => NLW_ram_reg_1_29_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_29_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_29_0(0),
      WEA(2) => ram_reg_1_29_0(0),
      WEA(1) => ram_reg_1_29_0(0),
      WEA(0) => ram_reg_1_29_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_3_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(3),
      DOBDO(31 downto 0) => NLW_ram_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_3_0(0),
      WEA(2) => ram_reg_1_3_0(0),
      WEA(1) => ram_reg_1_3_0(0),
      WEA(0) => ram_reg_1_3_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_30_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_30_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(30),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_30_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_30_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(30),
      DOBDO(31 downto 0) => NLW_ram_reg_1_30_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_30_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_30_0(0),
      WEA(2) => ram_reg_1_30_0(0),
      WEA(1) => ram_reg_1_30_0(0),
      WEA(0) => ram_reg_1_30_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_31_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_31_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(31),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_31_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_31_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(31),
      DOBDO(31 downto 0) => NLW_ram_reg_1_31_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_31_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_31_1(0),
      WEA(2) => ram_reg_1_31_1(0),
      WEA(1) => ram_reg_1_31_1(0),
      WEA(0) => ram_reg_1_31_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_4_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(4),
      DOBDO(31 downto 0) => NLW_ram_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_4_0(0),
      WEA(2) => ram_reg_1_4_0(0),
      WEA(1) => ram_reg_1_4_0(0),
      WEA(0) => ram_reg_1_4_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_5_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(5),
      DOBDO(31 downto 0) => NLW_ram_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_5_0(0),
      WEA(2) => ram_reg_1_5_0(0),
      WEA(1) => ram_reg_1_5_0(0),
      WEA(0) => ram_reg_1_5_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_6_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(6),
      DOBDO(31 downto 0) => NLW_ram_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_6_0(0),
      WEA(2) => ram_reg_1_6_0(0),
      WEA(1) => ram_reg_1_6_0(0),
      WEA(0) => ram_reg_1_6_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_7_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(7),
      DOBDO(31 downto 0) => NLW_ram_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_7_0(0),
      WEA(2) => ram_reg_1_7_0(0),
      WEA(1) => ram_reg_1_7_0(0),
      WEA(0) => ram_reg_1_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_8_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_8_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(8),
      DOBDO(31 downto 0) => NLW_ram_reg_1_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_8_1(0),
      WEA(2) => ram_reg_1_8_1(0),
      WEA(1) => ram_reg_1_8_1(0),
      WEA(0) => ram_reg_1_8_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_9_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(9),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_9_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(9),
      DOBDO(31 downto 0) => NLW_ram_reg_1_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_9_0(0),
      WEA(2) => ram_reg_1_9_0(0),
      WEA(1) => ram_reg_1_9_0(0),
      WEA(0) => ram_reg_1_9_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init is
  port (
    add_ln141_fu_120_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_sig_allocacmp_i_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_ready : out STD_LOGIC;
    i_fu_580 : out STD_LOGIC;
    \tmp_1_reg_837_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[42]\ : out STD_LOGIC;
    \i_fu_58_reg[6]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \add_ln141_reg_275_reg[1]\ : in STD_LOGIC;
    \add_ln141_reg_275_reg[1]_0\ : in STD_LOGIC;
    grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg : in STD_LOGIC;
    \add_ln141_reg_275_reg[2]\ : in STD_LOGIC;
    grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg : in STD_LOGIC;
    \add_ln141_reg_275_reg[4]\ : in STD_LOGIC;
    \add_ln141_reg_275_reg[5]\ : in STD_LOGIC;
    \add_ln141_reg_275_reg[7]\ : in STD_LOGIC;
    grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_fu_54_reg[31]\ : in STD_LOGIC;
    \empty_fu_54_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_1 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tmp_1_reg_837 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \empty_fu_54_reg[3]\ : in STD_LOGIC;
    \empty_fu_54_reg[3]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[3]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[3]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[7]\ : in STD_LOGIC;
    \empty_fu_54_reg[7]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[7]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[7]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[11]\ : in STD_LOGIC;
    \empty_fu_54_reg[11]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[11]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[11]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[15]\ : in STD_LOGIC;
    \empty_fu_54_reg[15]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[15]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[15]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[19]\ : in STD_LOGIC;
    \empty_fu_54_reg[19]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[19]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[19]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[23]\ : in STD_LOGIC;
    \empty_fu_54_reg[23]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[23]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[23]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[27]\ : in STD_LOGIC;
    \empty_fu_54_reg[27]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[27]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[27]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[31]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[31]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[31]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init : entity is "guitar_effects_flow_control_loop_pipe_sequential_init";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_2\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_10_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_58[4]_i_2_n_2\ : STD_LOGIC;
  signal \i_fu_58[6]_i_2_n_2\ : STD_LOGIC;
  signal \i_fu_58[7]_i_4_n_2\ : STD_LOGIC;
  signal \NLW_empty_fu_54_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[43]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \empty_fu_54[0]_i_1\ : label is "soft_lutpair119";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \i_1_reg_266[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_1_reg_266[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \i_1_reg_266[7]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_fu_58[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_fu_58[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_fu_58[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_fu_58[4]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_fu_58[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \i_fu_58[7]_i_1\ : label is "soft_lutpair115";
begin
\ap_CS_fsm[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => \tmp_1_reg_837_reg[0]\(0)
    );
\ap_CS_fsm[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444747474447444"
    )
        port map (
      I0 => tmp_1_reg_837,
      I1 => Q(0),
      I2 => Q(2),
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I5 => ap_done_cache,
      O => \tmp_1_reg_837_reg[0]\(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_2\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_2\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_0,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_1,
      O => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \ap_loop_init_int_i_1__0_n_2\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_2\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_fu_54[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => ap_enable_reg_pp0_iter3_reg
    );
\empty_fu_54[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(0),
      I1 => \empty_fu_54_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(0),
      O => \empty_fu_54[0]_i_10_n_2\
    );
\empty_fu_54[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(3),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[0]_i_3_n_2\
    );
\empty_fu_54[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(2),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[0]_i_4_n_2\
    );
\empty_fu_54[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(1),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[0]_i_5_n_2\
    );
\empty_fu_54[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[0]_i_6_n_2\
    );
\empty_fu_54[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(3),
      I1 => \empty_fu_54_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(3),
      O => \empty_fu_54[0]_i_7_n_2\
    );
\empty_fu_54[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(2),
      I1 => \empty_fu_54_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(2),
      O => \empty_fu_54[0]_i_8_n_2\
    );
\empty_fu_54[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(1),
      I1 => \empty_fu_54_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(1),
      O => \empty_fu_54[0]_i_9_n_2\
    );
\empty_fu_54[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(15),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[12]_i_2_n_2\
    );
\empty_fu_54[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(14),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[12]_i_3_n_2\
    );
\empty_fu_54[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(13),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[12]_i_4_n_2\
    );
\empty_fu_54[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(12),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[12]_i_5_n_2\
    );
\empty_fu_54[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(15),
      I1 => \empty_fu_54_reg[15]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(15),
      O => \empty_fu_54[12]_i_6_n_2\
    );
\empty_fu_54[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(14),
      I1 => \empty_fu_54_reg[15]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(14),
      O => \empty_fu_54[12]_i_7_n_2\
    );
\empty_fu_54[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(13),
      I1 => \empty_fu_54_reg[15]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(13),
      O => \empty_fu_54[12]_i_8_n_2\
    );
\empty_fu_54[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(12),
      I1 => \empty_fu_54_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(12),
      O => \empty_fu_54[12]_i_9_n_2\
    );
\empty_fu_54[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(19),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[16]_i_2_n_2\
    );
\empty_fu_54[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(18),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[16]_i_3_n_2\
    );
\empty_fu_54[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(17),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[16]_i_4_n_2\
    );
\empty_fu_54[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(16),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[16]_i_5_n_2\
    );
\empty_fu_54[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(19),
      I1 => \empty_fu_54_reg[19]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(19),
      O => \empty_fu_54[16]_i_6_n_2\
    );
\empty_fu_54[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(18),
      I1 => \empty_fu_54_reg[19]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(18),
      O => \empty_fu_54[16]_i_7_n_2\
    );
\empty_fu_54[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(17),
      I1 => \empty_fu_54_reg[19]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(17),
      O => \empty_fu_54[16]_i_8_n_2\
    );
\empty_fu_54[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(16),
      I1 => \empty_fu_54_reg[19]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(16),
      O => \empty_fu_54[16]_i_9_n_2\
    );
\empty_fu_54[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(23),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[20]_i_2_n_2\
    );
\empty_fu_54[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(22),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[20]_i_3_n_2\
    );
\empty_fu_54[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(21),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[20]_i_4_n_2\
    );
\empty_fu_54[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(20),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[20]_i_5_n_2\
    );
\empty_fu_54[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(23),
      I1 => \empty_fu_54_reg[23]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(23),
      O => \empty_fu_54[20]_i_6_n_2\
    );
\empty_fu_54[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(22),
      I1 => \empty_fu_54_reg[23]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(22),
      O => \empty_fu_54[20]_i_7_n_2\
    );
\empty_fu_54[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(21),
      I1 => \empty_fu_54_reg[23]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(21),
      O => \empty_fu_54[20]_i_8_n_2\
    );
\empty_fu_54[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(20),
      I1 => \empty_fu_54_reg[23]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(20),
      O => \empty_fu_54[20]_i_9_n_2\
    );
\empty_fu_54[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[24]_i_2_n_2\
    );
\empty_fu_54[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[24]_i_3_n_2\
    );
\empty_fu_54[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(25),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[24]_i_4_n_2\
    );
\empty_fu_54[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(24),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[24]_i_5_n_2\
    );
\empty_fu_54[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[27]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(27),
      O => \empty_fu_54[24]_i_6_n_2\
    );
\empty_fu_54[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[27]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(26),
      O => \empty_fu_54[24]_i_7_n_2\
    );
\empty_fu_54[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(25),
      I1 => \empty_fu_54_reg[27]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(25),
      O => \empty_fu_54[24]_i_8_n_2\
    );
\empty_fu_54[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(24),
      I1 => \empty_fu_54_reg[27]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(24),
      O => \empty_fu_54[24]_i_9_n_2\
    );
\empty_fu_54[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[28]_i_2_n_2\
    );
\empty_fu_54[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[28]_i_3_n_2\
    );
\empty_fu_54[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[28]_i_4_n_2\
    );
\empty_fu_54[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[31]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(31),
      O => \empty_fu_54[28]_i_5_n_2\
    );
\empty_fu_54[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[31]_3\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(30),
      O => \empty_fu_54[28]_i_6_n_2\
    );
\empty_fu_54[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[31]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(29),
      O => \empty_fu_54[28]_i_7_n_2\
    );
\empty_fu_54[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[31]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(28),
      O => \empty_fu_54[28]_i_8_n_2\
    );
\empty_fu_54[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(7),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[4]_i_2_n_2\
    );
\empty_fu_54[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(6),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[4]_i_3_n_2\
    );
\empty_fu_54[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(5),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[4]_i_4_n_2\
    );
\empty_fu_54[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(4),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[4]_i_5_n_2\
    );
\empty_fu_54[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(7),
      I1 => \empty_fu_54_reg[7]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(7),
      O => \empty_fu_54[4]_i_6_n_2\
    );
\empty_fu_54[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(6),
      I1 => \empty_fu_54_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(6),
      O => \empty_fu_54[4]_i_7_n_2\
    );
\empty_fu_54[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(5),
      I1 => \empty_fu_54_reg[7]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(5),
      O => \empty_fu_54[4]_i_8_n_2\
    );
\empty_fu_54[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(4),
      I1 => \empty_fu_54_reg[7]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(4),
      O => \empty_fu_54[4]_i_9_n_2\
    );
\empty_fu_54[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(11),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[8]_i_2_n_2\
    );
\empty_fu_54[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(10),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[8]_i_3_n_2\
    );
\empty_fu_54[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(9),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[8]_i_4_n_2\
    );
\empty_fu_54[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(8),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \empty_fu_54[8]_i_5_n_2\
    );
\empty_fu_54[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(11),
      I1 => \empty_fu_54_reg[11]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(11),
      O => \empty_fu_54[8]_i_6_n_2\
    );
\empty_fu_54[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(10),
      I1 => \empty_fu_54_reg[11]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(10),
      O => \empty_fu_54[8]_i_7_n_2\
    );
\empty_fu_54[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(9),
      I1 => \empty_fu_54_reg[11]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(9),
      O => \empty_fu_54[8]_i_8_n_2\
    );
\empty_fu_54[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(8),
      I1 => \empty_fu_54_reg[11]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(8),
      O => \empty_fu_54[8]_i_9_n_2\
    );
\empty_fu_54_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \empty_fu_54_reg[0]_i_2_n_2\,
      CO(2) => \empty_fu_54_reg[0]_i_2_n_3\,
      CO(1) => \empty_fu_54_reg[0]_i_2_n_4\,
      CO(0) => \empty_fu_54_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[0]_i_3_n_2\,
      DI(2) => \empty_fu_54[0]_i_4_n_2\,
      DI(1) => \empty_fu_54[0]_i_5_n_2\,
      DI(0) => \empty_fu_54[0]_i_6_n_2\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \empty_fu_54[0]_i_7_n_2\,
      S(2) => \empty_fu_54[0]_i_8_n_2\,
      S(1) => \empty_fu_54[0]_i_9_n_2\,
      S(0) => \empty_fu_54[0]_i_10_n_2\
    );
\empty_fu_54_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[8]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[12]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[12]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[12]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[12]_i_2_n_2\,
      DI(2) => \empty_fu_54[12]_i_3_n_2\,
      DI(1) => \empty_fu_54[12]_i_4_n_2\,
      DI(0) => \empty_fu_54[12]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_2(3 downto 0),
      S(3) => \empty_fu_54[12]_i_6_n_2\,
      S(2) => \empty_fu_54[12]_i_7_n_2\,
      S(1) => \empty_fu_54[12]_i_8_n_2\,
      S(0) => \empty_fu_54[12]_i_9_n_2\
    );
\empty_fu_54_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[12]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[16]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[16]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[16]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[16]_i_2_n_2\,
      DI(2) => \empty_fu_54[16]_i_3_n_2\,
      DI(1) => \empty_fu_54[16]_i_4_n_2\,
      DI(0) => \empty_fu_54[16]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_3(3 downto 0),
      S(3) => \empty_fu_54[16]_i_6_n_2\,
      S(2) => \empty_fu_54[16]_i_7_n_2\,
      S(1) => \empty_fu_54[16]_i_8_n_2\,
      S(0) => \empty_fu_54[16]_i_9_n_2\
    );
\empty_fu_54_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[16]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[20]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[20]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[20]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[20]_i_2_n_2\,
      DI(2) => \empty_fu_54[20]_i_3_n_2\,
      DI(1) => \empty_fu_54[20]_i_4_n_2\,
      DI(0) => \empty_fu_54[20]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_4(3 downto 0),
      S(3) => \empty_fu_54[20]_i_6_n_2\,
      S(2) => \empty_fu_54[20]_i_7_n_2\,
      S(1) => \empty_fu_54[20]_i_8_n_2\,
      S(0) => \empty_fu_54[20]_i_9_n_2\
    );
\empty_fu_54_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[20]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[24]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[24]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[24]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[24]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[24]_i_2_n_2\,
      DI(2) => \empty_fu_54[24]_i_3_n_2\,
      DI(1) => \empty_fu_54[24]_i_4_n_2\,
      DI(0) => \empty_fu_54[24]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_5(3 downto 0),
      S(3) => \empty_fu_54[24]_i_6_n_2\,
      S(2) => \empty_fu_54[24]_i_7_n_2\,
      S(1) => \empty_fu_54[24]_i_8_n_2\,
      S(0) => \empty_fu_54[24]_i_9_n_2\
    );
\empty_fu_54_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[24]_i_1_n_2\,
      CO(3) => \NLW_empty_fu_54_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \empty_fu_54_reg[28]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[28]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[28]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \empty_fu_54[28]_i_2_n_2\,
      DI(1) => \empty_fu_54[28]_i_3_n_2\,
      DI(0) => \empty_fu_54[28]_i_4_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_6(3 downto 0),
      S(3) => \empty_fu_54[28]_i_5_n_2\,
      S(2) => \empty_fu_54[28]_i_6_n_2\,
      S(1) => \empty_fu_54[28]_i_7_n_2\,
      S(0) => \empty_fu_54[28]_i_8_n_2\
    );
\empty_fu_54_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[0]_i_2_n_2\,
      CO(3) => \empty_fu_54_reg[4]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[4]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[4]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[4]_i_2_n_2\,
      DI(2) => \empty_fu_54[4]_i_3_n_2\,
      DI(1) => \empty_fu_54[4]_i_4_n_2\,
      DI(0) => \empty_fu_54[4]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_0(3 downto 0),
      S(3) => \empty_fu_54[4]_i_6_n_2\,
      S(2) => \empty_fu_54[4]_i_7_n_2\,
      S(1) => \empty_fu_54[4]_i_8_n_2\,
      S(0) => \empty_fu_54[4]_i_9_n_2\
    );
\empty_fu_54_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[4]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[8]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[8]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[8]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[8]_i_2_n_2\,
      DI(2) => \empty_fu_54[8]_i_3_n_2\,
      DI(1) => \empty_fu_54[8]_i_4_n_2\,
      DI(0) => \empty_fu_54[8]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_1(3 downto 0),
      S(3) => \empty_fu_54[8]_i_6_n_2\,
      S(2) => \empty_fu_54[8]_i_7_n_2\,
      S(1) => \empty_fu_54[8]_i_8_n_2\,
      S(0) => \empty_fu_54[8]_i_9_n_2\
    );
grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFAAFFAAFFAA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_1,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg,
      I5 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_0,
      O => \ap_CS_fsm_reg[42]\
    );
\i_1_reg_266[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => ap_sig_allocacmp_i_1(0)
    );
\i_1_reg_266[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[5]\,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => ap_sig_allocacmp_i_1(1)
    );
\i_1_reg_266[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_0,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(2)
    );
\i_1_reg_266[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => ap_sig_allocacmp_i_1(3)
    );
\i_fu_58[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I2 => \add_ln141_reg_275_reg[1]_0\,
      O => add_ln141_fu_120_p2(0)
    );
\i_fu_58[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0666"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[1]\,
      I1 => \add_ln141_reg_275_reg[1]_0\,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I3 => ap_loop_init_int,
      O => add_ln141_fu_120_p2(1)
    );
\i_fu_58[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06660AAA"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[2]\,
      I1 => \add_ln141_reg_275_reg[1]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => \add_ln141_reg_275_reg[1]_0\,
      O => add_ln141_fu_120_p2(2)
    );
\i_fu_58[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A6A6A00AAAAAA"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg,
      I1 => \add_ln141_reg_275_reg[2]\,
      I2 => \add_ln141_reg_275_reg[1]_0\,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \add_ln141_reg_275_reg[1]\,
      O => add_ln141_fu_120_p2(3)
    );
\i_fu_58[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[4]\,
      I1 => \add_ln141_reg_275_reg[1]\,
      I2 => \i_fu_58[4]_i_2_n_2\,
      I3 => \add_ln141_reg_275_reg[1]_0\,
      I4 => \add_ln141_reg_275_reg[2]\,
      I5 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg,
      O => add_ln141_fu_120_p2(4)
    );
\i_fu_58[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_58[4]_i_2_n_2\
    );
\i_fu_58[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F707070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \add_ln141_reg_275_reg[5]\,
      I3 => \i_fu_58[6]_i_2_n_2\,
      I4 => \add_ln141_reg_275_reg[4]\,
      O => add_ln141_fu_120_p2(5)
    );
\i_fu_58[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA6AAA6AAA"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_0,
      I1 => \add_ln141_reg_275_reg[4]\,
      I2 => \i_fu_58[6]_i_2_n_2\,
      I3 => \add_ln141_reg_275_reg[5]\,
      I4 => ap_loop_init_int,
      I5 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      O => \i_fu_58_reg[6]\
    );
\i_fu_58[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg,
      I1 => \add_ln141_reg_275_reg[2]\,
      I2 => \add_ln141_reg_275_reg[1]_0\,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \add_ln141_reg_275_reg[1]\,
      O => \i_fu_58[6]_i_2_n_2\
    );
\i_fu_58[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F070F0F0"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_0,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_1,
      O => i_fu_580
    );
\i_fu_58[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]\,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \add_ln141_reg_275_reg[5]\,
      I4 => \i_fu_58[7]_i_4_n_2\,
      I5 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_0,
      O => add_ln141_fu_120_p2(6)
    );
\i_fu_58[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[4]\,
      I1 => \add_ln141_reg_275_reg[1]\,
      I2 => \i_fu_58[4]_i_2_n_2\,
      I3 => \add_ln141_reg_275_reg[1]_0\,
      I4 => \add_ln141_reg_275_reg[2]\,
      I5 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg,
      O => \i_fu_58[7]_i_4_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_10 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg : out STD_LOGIC;
    empty_fu_24 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg : in STD_LOGIC;
    ram_reg_1_31 : in STD_LOGIC;
    ram_reg_1_31_0 : in STD_LOGIC;
    ram_reg_1_31_1 : in STD_LOGIC;
    ram_reg_1_31_2 : in STD_LOGIC;
    ram_reg_1_31_3 : in STD_LOGIC;
    ram_reg_1_31_4 : in STD_LOGIC;
    ram_reg_1_31_5 : in STD_LOGIC;
    ram_reg_1_31_6 : in STD_LOGIC;
    ram_reg_1_8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1_31_7 : in STD_LOGIC;
    ram_reg_1_31_8 : in STD_LOGIC;
    ram_reg_1_31_9 : in STD_LOGIC;
    ram_reg_1_31_10 : in STD_LOGIC;
    ram_reg_1_31_11 : in STD_LOGIC;
    ram_reg_1_31_12 : in STD_LOGIC;
    ram_reg_1_31_13 : in STD_LOGIC;
    ram_reg_1_31_14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_10 : entity is "guitar_effects_flow_control_loop_pipe_sequential_init";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_10 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal ap_done_cache_i_1_n_2 : STD_LOGIC;
  signal ap_done_cache_i_2_n_2 : STD_LOGIC;
  signal ap_done_cache_i_3_n_2 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_2 : STD_LOGIC;
  signal \^grp_guitar_effects_pipeline_2_fu_347_ap_start_reg_reg\ : STD_LOGIC;
  signal ram_reg_0_0_i_21_n_2 : STD_LOGIC;
  signal ram_reg_0_0_i_22_n_2 : STD_LOGIC;
  signal ram_reg_0_0_i_23_n_2 : STD_LOGIC;
  signal ram_reg_0_0_i_24_n_2 : STD_LOGIC;
  signal ram_reg_0_0_i_25_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of ap_done_cache_i_3 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \empty_fu_24[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of ram_reg_0_0_i_21 : label is "soft_lutpair112";
begin
  ap_done_cache <= \^ap_done_cache\;
  grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg <= \^grp_guitar_effects_pipeline_2_fu_347_ap_start_reg_reg\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAAAAAAAB"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => \ap_CS_fsm_reg[1]_1\,
      I4 => \^grp_guitar_effects_pipeline_2_fu_347_ap_start_reg_reg\,
      I5 => \ap_CS_fsm_reg[1]_2\,
      O => D(0)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_cache_i_2_n_2,
      I1 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I2 => \^ap_done_cache\,
      O => ap_done_cache_i_1_n_2
    );
ap_done_cache_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => ram_reg_0_0_i_25_n_2,
      I1 => ram_reg_0_0_i_24_n_2,
      I2 => ram_reg_0_0_i_23_n_2,
      I3 => ram_reg_0_0_i_22_n_2,
      I4 => ap_done_cache_i_3_n_2,
      I5 => ram_reg_1_31,
      O => ap_done_cache_i_2_n_2
    );
ap_done_cache_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ap_done_cache_i_3_n_2
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_2,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBF3"
    )
        port map (
      I0 => ap_done_cache_i_2_n_2,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => ap_loop_init_int_i_1_n_2
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_2,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_28_fu_56_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_1,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(8)
    );
\empty_28_fu_56_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_8,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(7)
    );
\empty_28_fu_56_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_5,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(6)
    );
\empty_28_fu_56_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_2,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(5)
    );
\empty_28_fu_56_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_12,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(12)
    );
\empty_28_fu_56_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_11,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(11)
    );
\empty_28_fu_56_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_10,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(10)
    );
\empty_28_fu_56_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_9,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(9)
    );
\empty_28_fu_56_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31,
      I1 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(15)
    );
\empty_28_fu_56_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_3,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(14)
    );
\empty_28_fu_56_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_13,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(13)
    );
empty_28_fu_56_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_14,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(0)
    );
empty_28_fu_56_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_6,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(4)
    );
empty_28_fu_56_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_0,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(3)
    );
empty_28_fu_56_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_7,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(2)
    );
empty_28_fu_56_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_4,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(1)
    );
\empty_fu_24[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_14,
      O => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg_0
    );
\empty_fu_24[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_2_fu_347_ap_start_reg_reg\,
      O => empty_fu_24
    );
grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => Q(0),
      I1 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I2 => ap_done_cache_i_2_n_2,
      O => \ap_CS_fsm_reg[0]\
    );
ram_reg_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_8,
      I3 => Q(1),
      I4 => ram_reg_1_8(7),
      I5 => Q(2),
      O => ADDRARDADDR(7)
    );
ram_reg_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_5,
      I3 => Q(1),
      I4 => ram_reg_1_8(6),
      I5 => Q(2),
      O => ADDRARDADDR(6)
    );
ram_reg_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_2,
      I3 => Q(1),
      I4 => ram_reg_1_8(5),
      I5 => Q(2),
      O => ADDRARDADDR(5)
    );
ram_reg_0_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_6,
      I3 => Q(1),
      I4 => ram_reg_1_8(4),
      I5 => Q(2),
      O => ADDRARDADDR(4)
    );
ram_reg_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_0,
      I3 => Q(1),
      I4 => ram_reg_1_8(3),
      I5 => Q(2),
      O => ADDRARDADDR(3)
    );
ram_reg_0_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_7,
      I3 => Q(1),
      I4 => ram_reg_1_8(2),
      I5 => Q(2),
      O => ADDRARDADDR(2)
    );
ram_reg_0_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_4,
      I3 => Q(1),
      I4 => ram_reg_1_8(1),
      I5 => Q(2),
      O => ADDRARDADDR(1)
    );
ram_reg_0_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_14,
      I3 => Q(1),
      I4 => ram_reg_1_8(0),
      I5 => Q(2),
      O => ADDRARDADDR(0)
    );
ram_reg_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I2 => ram_reg_1_31,
      I3 => Q(1),
      I4 => ram_reg_1_8(15),
      I5 => Q(2),
      O => ADDRARDADDR(15)
    );
ram_reg_0_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFFFFF"
    )
        port map (
      I0 => ram_reg_0_0_i_21_n_2,
      I1 => ram_reg_0_0_i_22_n_2,
      I2 => ram_reg_0_0_i_23_n_2,
      I3 => ram_reg_0_0_i_24_n_2,
      I4 => ram_reg_0_0_i_25_n_2,
      I5 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      O => \^grp_guitar_effects_pipeline_2_fu_347_ap_start_reg_reg\
    );
ram_reg_0_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I2 => ram_reg_1_31,
      O => ram_reg_0_0_i_21_n_2
    );
ram_reg_0_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_1_31_0,
      I1 => ram_reg_1_31_1,
      I2 => ram_reg_1_31_2,
      I3 => ram_reg_1_31_3,
      O => ram_reg_0_0_i_22_n_2
    );
ram_reg_0_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => ram_reg_1_31_4,
      I1 => ram_reg_1_31_5,
      I2 => ram_reg_1_31_6,
      O => ram_reg_0_0_i_23_n_2
    );
ram_reg_0_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ram_reg_1_31_11,
      I1 => ram_reg_1_31_13,
      I2 => ram_reg_1_31_10,
      I3 => ram_reg_1_31_9,
      O => ram_reg_0_0_i_24_n_2
    );
ram_reg_0_0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => ram_reg_1_31_14,
      I1 => ram_reg_1_31_8,
      I2 => ram_reg_1_31_7,
      I3 => ram_reg_1_31_12,
      O => ram_reg_0_0_i_25_n_2
    );
ram_reg_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_3,
      I3 => Q(1),
      I4 => ram_reg_1_8(14),
      I5 => Q(2),
      O => ADDRARDADDR(14)
    );
ram_reg_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_13,
      I3 => Q(1),
      I4 => ram_reg_1_8(13),
      I5 => Q(2),
      O => ADDRARDADDR(13)
    );
ram_reg_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_12,
      I3 => Q(1),
      I4 => ram_reg_1_8(12),
      I5 => Q(2),
      O => ADDRARDADDR(12)
    );
ram_reg_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_11,
      I3 => Q(1),
      I4 => ram_reg_1_8(11),
      I5 => Q(2),
      O => ADDRARDADDR(11)
    );
ram_reg_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_10,
      I3 => Q(1),
      I4 => ram_reg_1_8(10),
      I5 => Q(2),
      O => ADDRARDADDR(10)
    );
ram_reg_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_9,
      I3 => Q(1),
      I4 => ram_reg_1_8(9),
      I5 => Q(2),
      O => ADDRARDADDR(9)
    );
ram_reg_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_1,
      I3 => Q(1),
      I4 => ram_reg_1_8(8),
      I5 => Q(2),
      O => ADDRARDADDR(8)
    );
ram_reg_0_17_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_8,
      I3 => Q(1),
      I4 => ram_reg_1_8(7),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(7)
    );
ram_reg_0_17_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_5,
      I3 => Q(1),
      I4 => ram_reg_1_8(6),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(6)
    );
ram_reg_0_17_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_2,
      I3 => Q(1),
      I4 => ram_reg_1_8(5),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(5)
    );
ram_reg_0_17_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_6,
      I3 => Q(1),
      I4 => ram_reg_1_8(4),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(4)
    );
ram_reg_0_17_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_0,
      I3 => Q(1),
      I4 => ram_reg_1_8(3),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(3)
    );
ram_reg_0_17_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_7,
      I3 => Q(1),
      I4 => ram_reg_1_8(2),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(2)
    );
ram_reg_0_17_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_4,
      I3 => Q(1),
      I4 => ram_reg_1_8(1),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(1)
    );
ram_reg_0_17_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_14,
      I3 => Q(1),
      I4 => ram_reg_1_8(0),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(0)
    );
ram_reg_0_17_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I2 => ram_reg_1_31,
      I3 => Q(1),
      I4 => ram_reg_1_8(15),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(15)
    );
ram_reg_0_17_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_3,
      I3 => Q(1),
      I4 => ram_reg_1_8(14),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(14)
    );
ram_reg_0_17_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_13,
      I3 => Q(1),
      I4 => ram_reg_1_8(13),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(13)
    );
ram_reg_0_17_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_12,
      I3 => Q(1),
      I4 => ram_reg_1_8(12),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(12)
    );
ram_reg_0_17_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_11,
      I3 => Q(1),
      I4 => ram_reg_1_8(11),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(11)
    );
ram_reg_0_17_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_10,
      I3 => Q(1),
      I4 => ram_reg_1_8(10),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(10)
    );
ram_reg_0_17_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_9,
      I3 => Q(1),
      I4 => ram_reg_1_8(9),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(9)
    );
ram_reg_0_17_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_1,
      I3 => Q(1),
      I4 => ram_reg_1_8(8),
      I5 => Q(2),
      O => ap_loop_init_int_reg_0(8)
    );
ram_reg_0_8_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_8,
      I3 => Q(1),
      I4 => ram_reg_1_8(7),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(7)
    );
ram_reg_0_8_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_5,
      I3 => Q(1),
      I4 => ram_reg_1_8(6),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(6)
    );
ram_reg_0_8_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_2,
      I3 => Q(1),
      I4 => ram_reg_1_8(5),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(5)
    );
ram_reg_0_8_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_6,
      I3 => Q(1),
      I4 => ram_reg_1_8(4),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(4)
    );
ram_reg_0_8_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_0,
      I3 => Q(1),
      I4 => ram_reg_1_8(3),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(3)
    );
ram_reg_0_8_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_7,
      I3 => Q(1),
      I4 => ram_reg_1_8(2),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(2)
    );
ram_reg_0_8_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_4,
      I3 => Q(1),
      I4 => ram_reg_1_8(1),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(1)
    );
ram_reg_0_8_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_14,
      I3 => Q(1),
      I4 => ram_reg_1_8(0),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(0)
    );
ram_reg_0_8_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I2 => ram_reg_1_31,
      I3 => Q(1),
      I4 => ram_reg_1_8(15),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(15)
    );
ram_reg_0_8_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_3,
      I3 => Q(1),
      I4 => ram_reg_1_8(14),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(14)
    );
ram_reg_0_8_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_13,
      I3 => Q(1),
      I4 => ram_reg_1_8(13),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(13)
    );
ram_reg_0_8_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_12,
      I3 => Q(1),
      I4 => ram_reg_1_8(12),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(12)
    );
ram_reg_0_8_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_11,
      I3 => Q(1),
      I4 => ram_reg_1_8(11),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(11)
    );
ram_reg_0_8_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_10,
      I3 => Q(1),
      I4 => ram_reg_1_8(10),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(10)
    );
ram_reg_0_8_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_9,
      I3 => Q(1),
      I4 => ram_reg_1_8(9),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(9)
    );
ram_reg_0_8_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700070"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_1_31_1,
      I3 => Q(1),
      I4 => ram_reg_1_8(8),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_11 is
  port (
    start : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start0_reg : in STD_LOGIC;
    grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_1_reg_837 : in STD_LOGIC;
    add_ln141_reg_275 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_11 : entity is "guitar_effects_flow_control_loop_pipe_sequential_init";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_11;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_11 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache_0 : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_2\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_2\ : STD_LOGIC;
  signal \empty_fu_24[5]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_24[7]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_24[7]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_24[7]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_24[7]_i_6_n_2\ : STD_LOGIC;
  signal ram_reg_i_43_n_2 : STD_LOGIC;
  signal start0_i_5_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fu_24[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \empty_fu_24[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \empty_fu_24[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ram_reg_i_43 : label is "soft_lutpair110";
begin
  E(0) <= \^e\(0);
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8CCCCCCC"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I2 => Q(6),
      I3 => Q(3),
      I4 => \empty_fu_24[7]_i_3_n_2\,
      I5 => start0_i_5_n_2,
      O => ap_loop_init_int_reg_0
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7333333340000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I2 => Q(6),
      I3 => Q(3),
      I4 => \empty_fu_24[7]_i_3_n_2\,
      I5 => ap_done_cache_0,
      O => \ap_done_cache_i_1__1_n_2\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_2\,
      Q => ap_done_cache_0,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62222222FFFFFFFF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I2 => Q(6),
      I3 => Q(3),
      I4 => \empty_fu_24[7]_i_3_n_2\,
      I5 => ap_rst_n,
      O => \ap_loop_init_int_i_1__1_n_2\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_2\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_fu_24[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA8FFFFFFF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I2 => Q(6),
      I3 => Q(3),
      I4 => \empty_fu_24[7]_i_3_n_2\,
      I5 => Q(0),
      O => D(0)
    );
\empty_fu_24[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => D(1)
    );
\empty_fu_24[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => Q(1),
      O => D(2)
    );
\empty_fu_24[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020A0A0A08000000"
    )
        port map (
      I0 => \empty_fu_24[7]_i_4_n_2\,
      I1 => Q(0),
      I2 => ram_reg_i_43_n_2,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => D(3)
    );
\empty_fu_24[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => ram_reg_i_43_n_2,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => D(4)
    );
\empty_fu_24[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(5),
      I2 => \empty_fu_24[5]_i_2_n_2\,
      I3 => Q(4),
      O => D(5)
    );
\empty_fu_24[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(0),
      O => \empty_fu_24[5]_i_2_n_2\
    );
\empty_fu_24[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => \empty_fu_24[7]_i_4_n_2\,
      I1 => ap_loop_init_int,
      I2 => Q(5),
      I3 => \empty_fu_24[7]_i_5_n_2\,
      I4 => Q(6),
      O => D(6)
    );
\empty_fu_24[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007F00"
    )
        port map (
      I0 => \empty_fu_24[7]_i_3_n_2\,
      I1 => Q(3),
      I2 => Q(6),
      I3 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \^e\(0)
    );
\empty_fu_24[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002AAA00008000"
    )
        port map (
      I0 => \empty_fu_24[7]_i_4_n_2\,
      I1 => Q(6),
      I2 => \empty_fu_24[7]_i_5_n_2\,
      I3 => Q(5),
      I4 => ram_reg_i_43_n_2,
      I5 => Q(7),
      O => D(7)
    );
\empty_fu_24[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(7),
      O => \empty_fu_24[7]_i_3_n_2\
    );
\empty_fu_24[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => ram_reg_i_43_n_2,
      I3 => Q(3),
      I4 => Q(7),
      I5 => \empty_fu_24[7]_i_6_n_2\,
      O => \empty_fu_24[7]_i_4_n_2\
    );
\empty_fu_24[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => ram_reg_i_43_n_2,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => \empty_fu_24[7]_i_5_n_2\
    );
\empty_fu_24[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => ap_loop_init_int,
      I4 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I5 => Q(0),
      O => \empty_fu_24[7]_i_6_n_2\
    );
grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8CCCCCCC"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I2 => Q(6),
      I3 => Q(3),
      I4 => \empty_fu_24[7]_i_3_n_2\,
      I5 => ram_reg(0),
      O => ap_loop_init_int_reg_1
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2000200020002"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_i_43_n_2,
      I2 => ram_reg(3),
      I3 => ram_reg(2),
      I4 => add_ln141_reg_275(7),
      I5 => ram_reg_0,
      O => ADDRARDADDR(7)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000400040004"
    )
        port map (
      I0 => ram_reg_i_43_n_2,
      I1 => Q(6),
      I2 => ram_reg(3),
      I3 => ram_reg(2),
      I4 => add_ln141_reg_275(6),
      I5 => ram_reg_0,
      O => ADDRARDADDR(6)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF002A0000002A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I3 => ram_reg(2),
      I4 => ram_reg(3),
      I5 => add_ln141_reg_275(5),
      O => ADDRARDADDR(5)
    );
ram_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ram_reg(2),
      I1 => tmp_1_reg_837,
      I2 => \^e\(0),
      I3 => ram_reg(1),
      O => WEA(0)
    );
ram_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_i_43_n_2
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF002A0000002A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I3 => ram_reg(2),
      I4 => ram_reg(3),
      I5 => add_ln141_reg_275(4),
      O => ADDRARDADDR(4)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000400040004"
    )
        port map (
      I0 => ram_reg_i_43_n_2,
      I1 => Q(3),
      I2 => ram_reg(3),
      I3 => ram_reg(2),
      I4 => add_ln141_reg_275(3),
      I5 => ram_reg_0,
      O => ADDRARDADDR(3)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF002A0000002A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I3 => ram_reg(2),
      I4 => ram_reg(3),
      I5 => add_ln141_reg_275(2),
      O => ADDRARDADDR(2)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF007000000070"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I2 => Q(1),
      I3 => ram_reg(2),
      I4 => ram_reg(3),
      I5 => add_ln141_reg_275(1),
      O => ADDRARDADDR(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF002A0000002A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I3 => ram_reg(2),
      I4 => ram_reg(3),
      I5 => add_ln141_reg_275(0),
      O => ADDRARDADDR(0)
    );
start0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => start0_reg,
      I1 => start0_i_5_n_2,
      I2 => \^e\(0),
      O => start
    );
start0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFFFF"
    )
        port map (
      I0 => ap_done_cache_0,
      I1 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I3 => ap_done_cache,
      I4 => ram_reg(1),
      O => start0_i_5_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W is
  port (
    lpf_coefficients_V_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W : entity is "guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W is
  signal \^lpf_coefficients_v_q0\ : STD_LOGIC;
begin
  lpf_coefficients_V_q0 <= \^lpf_coefficients_v_q0\;
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0_reg[0]_1\,
      Q => \^lpf_coefficients_v_q0\,
      R => '0'
    );
\r_V_2_reg_291[33]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lpf_coefficients_v_q0\,
      O => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1 is
  port (
    \dout_reg__0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1 : entity is "guitar_effects_mul_32s_10s_42_2_1";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1 is
  signal dout_reg_n_60 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(31),
      A(28) => q0(31),
      A(27) => q0(31),
      A(26) => q0(31),
      A(25) => q0(31),
      A(24) => q0(31),
      A(23) => q0(31),
      A(22) => q0(31),
      A(21) => q0(31),
      A(20) => q0(31),
      A(19) => q0(31),
      A(18) => q0(31),
      A(17) => q0(31),
      A(16) => q0(31),
      A(15) => q0(31),
      A(14 downto 0) => q0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(9),
      B(16) => tmp_product_0(9),
      B(15) => tmp_product_0(9),
      B(14) => tmp_product_0(9),
      B(13) => tmp_product_0(9),
      B(12) => tmp_product_0(9),
      B(11) => tmp_product_0(9),
      B(10) => tmp_product_0(9),
      B(9 downto 0) => tmp_product_0(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_60,
      P(46) => dout_reg_n_61,
      P(45) => dout_reg_n_62,
      P(44) => dout_reg_n_63,
      P(43) => dout_reg_n_64,
      P(42) => dout_reg_n_65,
      P(41) => dout_reg_n_66,
      P(40) => dout_reg_n_67,
      P(39) => dout_reg_n_68,
      P(38) => dout_reg_n_69,
      P(37) => dout_reg_n_70,
      P(36) => dout_reg_n_71,
      P(35) => dout_reg_n_72,
      P(34) => dout_reg_n_73,
      P(33) => dout_reg_n_74,
      P(32) => dout_reg_n_75,
      P(31) => dout_reg_n_76,
      P(30) => dout_reg_n_77,
      P(29) => dout_reg_n_78,
      P(28) => dout_reg_n_79,
      P(27) => dout_reg_n_80,
      P(26) => dout_reg_n_81,
      P(25) => dout_reg_n_82,
      P(24) => \dout_reg__0\(40),
      P(23) => dout_reg_n_84,
      P(22 downto 0) => \dout_reg__0\(39 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_108,
      PCIN(46) => tmp_product_n_109,
      PCIN(45) => tmp_product_n_110,
      PCIN(44) => tmp_product_n_111,
      PCIN(43) => tmp_product_n_112,
      PCIN(42) => tmp_product_n_113,
      PCIN(41) => tmp_product_n_114,
      PCIN(40) => tmp_product_n_115,
      PCIN(39) => tmp_product_n_116,
      PCIN(38) => tmp_product_n_117,
      PCIN(37) => tmp_product_n_118,
      PCIN(36) => tmp_product_n_119,
      PCIN(35) => tmp_product_n_120,
      PCIN(34) => tmp_product_n_121,
      PCIN(33) => tmp_product_n_122,
      PCIN(32) => tmp_product_n_123,
      PCIN(31) => tmp_product_n_124,
      PCIN(30) => tmp_product_n_125,
      PCIN(29) => tmp_product_n_126,
      PCIN(28) => tmp_product_n_127,
      PCIN(27) => tmp_product_n_128,
      PCIN(26) => tmp_product_n_129,
      PCIN(25) => tmp_product_n_130,
      PCIN(24) => tmp_product_n_131,
      PCIN(23) => tmp_product_n_132,
      PCIN(22) => tmp_product_n_133,
      PCIN(21) => tmp_product_n_134,
      PCIN(20) => tmp_product_n_135,
      PCIN(19) => tmp_product_n_136,
      PCIN(18) => tmp_product_n_137,
      PCIN(17) => tmp_product_n_138,
      PCIN(16) => tmp_product_n_139,
      PCIN(15) => tmp_product_n_140,
      PCIN(14) => tmp_product_n_141,
      PCIN(13) => tmp_product_n_142,
      PCIN(12) => tmp_product_n_143,
      PCIN(11) => tmp_product_n_144,
      PCIN(10) => tmp_product_n_145,
      PCIN(9) => tmp_product_n_146,
      PCIN(8) => tmp_product_n_147,
      PCIN(7) => tmp_product_n_148,
      PCIN(6) => tmp_product_n_149,
      PCIN(5) => tmp_product_n_150,
      PCIN(4) => tmp_product_n_151,
      PCIN(3) => tmp_product_n_152,
      PCIN(2) => tmp_product_n_153,
      PCIN(1) => tmp_product_n_154,
      PCIN(0) => tmp_product_n_155,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \dout_reg__0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \dout_reg__0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \dout_reg__0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \dout_reg__0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \dout_reg__0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \dout_reg__0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \dout_reg__0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \dout_reg__0\(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \dout_reg__0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \dout_reg__0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \dout_reg__0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \dout_reg__0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \dout_reg__0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \dout_reg__0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \dout_reg__0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \dout_reg__0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \dout_reg__0\(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(9),
      B(16) => tmp_product_0(9),
      B(15) => tmp_product_0(9),
      B(14) => tmp_product_0(9),
      B(13) => tmp_product_0(9),
      B(12) => tmp_product_0(9),
      B(11) => tmp_product_0(9),
      B(10) => tmp_product_0(9),
      B(9 downto 0) => tmp_product_0(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_0 is
  port (
    \dout_reg__0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    r_V_3_fu_468_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_0 : entity is "guitar_effects_mul_32s_10s_42_2_1";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_0;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_0 is
  signal dout_reg_n_60 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_V_3_fu_468_p2(31),
      A(28) => r_V_3_fu_468_p2(31),
      A(27) => r_V_3_fu_468_p2(31),
      A(26) => r_V_3_fu_468_p2(31),
      A(25) => r_V_3_fu_468_p2(31),
      A(24) => r_V_3_fu_468_p2(31),
      A(23) => r_V_3_fu_468_p2(31),
      A(22) => r_V_3_fu_468_p2(31),
      A(21) => r_V_3_fu_468_p2(31),
      A(20) => r_V_3_fu_468_p2(31),
      A(19) => r_V_3_fu_468_p2(31),
      A(18) => r_V_3_fu_468_p2(31),
      A(17) => r_V_3_fu_468_p2(31),
      A(16) => r_V_3_fu_468_p2(31),
      A(15) => r_V_3_fu_468_p2(31),
      A(14 downto 0) => r_V_3_fu_468_p2(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(9),
      B(16) => tmp_product_0(9),
      B(15) => tmp_product_0(9),
      B(14) => tmp_product_0(9),
      B(13) => tmp_product_0(9),
      B(12) => tmp_product_0(9),
      B(11) => tmp_product_0(9),
      B(10) => tmp_product_0(9),
      B(9 downto 0) => tmp_product_0(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_60,
      P(46) => dout_reg_n_61,
      P(45) => dout_reg_n_62,
      P(44) => dout_reg_n_63,
      P(43) => dout_reg_n_64,
      P(42) => dout_reg_n_65,
      P(41) => dout_reg_n_66,
      P(40) => dout_reg_n_67,
      P(39) => dout_reg_n_68,
      P(38) => dout_reg_n_69,
      P(37) => dout_reg_n_70,
      P(36) => dout_reg_n_71,
      P(35) => dout_reg_n_72,
      P(34) => dout_reg_n_73,
      P(33) => dout_reg_n_74,
      P(32) => dout_reg_n_75,
      P(31) => dout_reg_n_76,
      P(30) => dout_reg_n_77,
      P(29) => dout_reg_n_78,
      P(28) => dout_reg_n_79,
      P(27) => dout_reg_n_80,
      P(26) => dout_reg_n_81,
      P(25) => dout_reg_n_82,
      P(24) => \dout_reg__0\(40),
      P(23) => dout_reg_n_84,
      P(22 downto 0) => \dout_reg__0\(39 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_108,
      PCIN(46) => tmp_product_n_109,
      PCIN(45) => tmp_product_n_110,
      PCIN(44) => tmp_product_n_111,
      PCIN(43) => tmp_product_n_112,
      PCIN(42) => tmp_product_n_113,
      PCIN(41) => tmp_product_n_114,
      PCIN(40) => tmp_product_n_115,
      PCIN(39) => tmp_product_n_116,
      PCIN(38) => tmp_product_n_117,
      PCIN(37) => tmp_product_n_118,
      PCIN(36) => tmp_product_n_119,
      PCIN(35) => tmp_product_n_120,
      PCIN(34) => tmp_product_n_121,
      PCIN(33) => tmp_product_n_122,
      PCIN(32) => tmp_product_n_123,
      PCIN(31) => tmp_product_n_124,
      PCIN(30) => tmp_product_n_125,
      PCIN(29) => tmp_product_n_126,
      PCIN(28) => tmp_product_n_127,
      PCIN(27) => tmp_product_n_128,
      PCIN(26) => tmp_product_n_129,
      PCIN(25) => tmp_product_n_130,
      PCIN(24) => tmp_product_n_131,
      PCIN(23) => tmp_product_n_132,
      PCIN(22) => tmp_product_n_133,
      PCIN(21) => tmp_product_n_134,
      PCIN(20) => tmp_product_n_135,
      PCIN(19) => tmp_product_n_136,
      PCIN(18) => tmp_product_n_137,
      PCIN(17) => tmp_product_n_138,
      PCIN(16) => tmp_product_n_139,
      PCIN(15) => tmp_product_n_140,
      PCIN(14) => tmp_product_n_141,
      PCIN(13) => tmp_product_n_142,
      PCIN(12) => tmp_product_n_143,
      PCIN(11) => tmp_product_n_144,
      PCIN(10) => tmp_product_n_145,
      PCIN(9) => tmp_product_n_146,
      PCIN(8) => tmp_product_n_147,
      PCIN(7) => tmp_product_n_148,
      PCIN(6) => tmp_product_n_149,
      PCIN(5) => tmp_product_n_150,
      PCIN(4) => tmp_product_n_151,
      PCIN(3) => tmp_product_n_152,
      PCIN(2) => tmp_product_n_153,
      PCIN(1) => tmp_product_n_154,
      PCIN(0) => tmp_product_n_155,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \dout_reg__0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \dout_reg__0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \dout_reg__0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \dout_reg__0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \dout_reg__0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \dout_reg__0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \dout_reg__0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \dout_reg__0\(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \dout_reg__0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \dout_reg__0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \dout_reg__0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \dout_reg__0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \dout_reg__0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \dout_reg__0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \dout_reg__0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \dout_reg__0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \dout_reg__0\(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => r_V_3_fu_468_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(9),
      B(16) => tmp_product_0(9),
      B(15) => tmp_product_0(9),
      B(14) => tmp_product_0(9),
      B(13) => tmp_product_0(9),
      B(12) => tmp_product_0(9),
      B(11) => tmp_product_0(9),
      B(10) => tmp_product_0(9),
      B(9 downto 0) => tmp_product_0(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \dout_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    tmp_product_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    r_V_fu_473_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_1 : entity is "guitar_effects_mul_32s_10s_42_2_1";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_1 is
  signal dout_reg_n_60 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_V_fu_473_p2(31),
      A(28) => r_V_fu_473_p2(31),
      A(27) => r_V_fu_473_p2(31),
      A(26) => r_V_fu_473_p2(31),
      A(25) => r_V_fu_473_p2(31),
      A(24) => r_V_fu_473_p2(31),
      A(23) => r_V_fu_473_p2(31),
      A(22) => r_V_fu_473_p2(31),
      A(21) => r_V_fu_473_p2(31),
      A(20) => r_V_fu_473_p2(31),
      A(19) => r_V_fu_473_p2(31),
      A(18) => r_V_fu_473_p2(31),
      A(17) => r_V_fu_473_p2(31),
      A(16) => r_V_fu_473_p2(31),
      A(15) => r_V_fu_473_p2(31),
      A(14 downto 0) => r_V_fu_473_p2(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(9),
      B(16) => tmp_product_0(9),
      B(15) => tmp_product_0(9),
      B(14) => tmp_product_0(9),
      B(13) => tmp_product_0(9),
      B(12) => tmp_product_0(9),
      B(11) => tmp_product_0(9),
      B(10) => tmp_product_0(9),
      B(9 downto 0) => tmp_product_0(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_60,
      P(46) => dout_reg_n_61,
      P(45) => dout_reg_n_62,
      P(44) => dout_reg_n_63,
      P(43) => dout_reg_n_64,
      P(42) => dout_reg_n_65,
      P(41) => dout_reg_n_66,
      P(40) => dout_reg_n_67,
      P(39) => dout_reg_n_68,
      P(38) => dout_reg_n_69,
      P(37) => dout_reg_n_70,
      P(36) => dout_reg_n_71,
      P(35) => dout_reg_n_72,
      P(34) => dout_reg_n_73,
      P(33) => dout_reg_n_74,
      P(32) => dout_reg_n_75,
      P(31) => dout_reg_n_76,
      P(30) => dout_reg_n_77,
      P(29) => dout_reg_n_78,
      P(28) => dout_reg_n_79,
      P(27) => dout_reg_n_80,
      P(26) => dout_reg_n_81,
      P(25) => dout_reg_n_82,
      P(24) => P(23),
      P(23) => dout_reg_n_84,
      P(22 downto 0) => P(22 downto 0),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_108,
      PCIN(46) => tmp_product_n_109,
      PCIN(45) => tmp_product_n_110,
      PCIN(44) => tmp_product_n_111,
      PCIN(43) => tmp_product_n_112,
      PCIN(42) => tmp_product_n_113,
      PCIN(41) => tmp_product_n_114,
      PCIN(40) => tmp_product_n_115,
      PCIN(39) => tmp_product_n_116,
      PCIN(38) => tmp_product_n_117,
      PCIN(37) => tmp_product_n_118,
      PCIN(36) => tmp_product_n_119,
      PCIN(35) => tmp_product_n_120,
      PCIN(34) => tmp_product_n_121,
      PCIN(33) => tmp_product_n_122,
      PCIN(32) => tmp_product_n_123,
      PCIN(31) => tmp_product_n_124,
      PCIN(30) => tmp_product_n_125,
      PCIN(29) => tmp_product_n_126,
      PCIN(28) => tmp_product_n_127,
      PCIN(27) => tmp_product_n_128,
      PCIN(26) => tmp_product_n_129,
      PCIN(25) => tmp_product_n_130,
      PCIN(24) => tmp_product_n_131,
      PCIN(23) => tmp_product_n_132,
      PCIN(22) => tmp_product_n_133,
      PCIN(21) => tmp_product_n_134,
      PCIN(20) => tmp_product_n_135,
      PCIN(19) => tmp_product_n_136,
      PCIN(18) => tmp_product_n_137,
      PCIN(17) => tmp_product_n_138,
      PCIN(16) => tmp_product_n_139,
      PCIN(15) => tmp_product_n_140,
      PCIN(14) => tmp_product_n_141,
      PCIN(13) => tmp_product_n_142,
      PCIN(12) => tmp_product_n_143,
      PCIN(11) => tmp_product_n_144,
      PCIN(10) => tmp_product_n_145,
      PCIN(9) => tmp_product_n_146,
      PCIN(8) => tmp_product_n_147,
      PCIN(7) => tmp_product_n_148,
      PCIN(6) => tmp_product_n_149,
      PCIN(5) => tmp_product_n_150,
      PCIN(4) => tmp_product_n_151,
      PCIN(3) => tmp_product_n_152,
      PCIN(2) => tmp_product_n_153,
      PCIN(1) => tmp_product_n_154,
      PCIN(0) => tmp_product_n_155,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \dout_reg[16]_0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \dout_reg[16]_0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \dout_reg[16]_0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \dout_reg[16]_0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \dout_reg[16]_0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \dout_reg[16]_0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \dout_reg[16]_0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \dout_reg[16]_0\(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \dout_reg[16]_0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \dout_reg[16]_0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \dout_reg[16]_0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \dout_reg[16]_0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \dout_reg[16]_0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \dout_reg[16]_0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \dout_reg[16]_0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \dout_reg[16]_0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \dout_reg[16]_0\(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => r_V_fu_473_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => tmp_product_0(9),
      B(16) => tmp_product_0(9),
      B(15) => tmp_product_0(9),
      B(14) => tmp_product_0(9),
      B(13) => tmp_product_0(9),
      B(12) => tmp_product_0(9),
      B(11) => tmp_product_0(9),
      B(10) => tmp_product_0(9),
      B(9 downto 0) => tmp_product_0(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    INPUT_r_TVALID_int_regslice : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    or_ln118_fu_501_p2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_fu_473_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    r_V_3_fu_468_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    \icmp_ln116_reg_920_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \or_ln118_reg_935_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rev_reg_850 : in STD_LOGIC;
    INPUT_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both : entity is "guitar_effects_regslice_both";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_v_data_1_payload_b_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__5_n_2\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_rep_n_2 : STD_LOGIC;
  signal \B_V_data_1_sel_rd_rep__0_i_1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_rep_i_1_n_2 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__6_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__12_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^input_r_tvalid_int_regslice\ : STD_LOGIC;
  signal \dout_reg_i_10__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_10_n_2 : STD_LOGIC;
  signal \dout_reg_i_11__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_11_n_2 : STD_LOGIC;
  signal \dout_reg_i_12__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_12_n_2 : STD_LOGIC;
  signal \dout_reg_i_13__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_13_n_2 : STD_LOGIC;
  signal \dout_reg_i_14__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_14_n_2 : STD_LOGIC;
  signal \dout_reg_i_15__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_15_n_2 : STD_LOGIC;
  signal \dout_reg_i_16__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_16_n_2 : STD_LOGIC;
  signal \dout_reg_i_17__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_17_n_2 : STD_LOGIC;
  signal \dout_reg_i_18__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_18_n_2 : STD_LOGIC;
  signal \dout_reg_i_19__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_19_n_2 : STD_LOGIC;
  signal \dout_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \dout_reg_i_1__0_n_5\ : STD_LOGIC;
  signal dout_reg_i_1_n_3 : STD_LOGIC;
  signal dout_reg_i_1_n_4 : STD_LOGIC;
  signal dout_reg_i_1_n_5 : STD_LOGIC;
  signal \dout_reg_i_20__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_20_n_2 : STD_LOGIC;
  signal \dout_reg_i_21__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_21_n_2 : STD_LOGIC;
  signal \dout_reg_i_22__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_22_n_2 : STD_LOGIC;
  signal \dout_reg_i_23__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_23_n_2 : STD_LOGIC;
  signal \dout_reg_i_24__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_24_n_2 : STD_LOGIC;
  signal \dout_reg_i_25__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_25_n_2 : STD_LOGIC;
  signal \dout_reg_i_26__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_26_n_2 : STD_LOGIC;
  signal \dout_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_5\ : STD_LOGIC;
  signal dout_reg_i_2_n_2 : STD_LOGIC;
  signal dout_reg_i_2_n_3 : STD_LOGIC;
  signal dout_reg_i_2_n_4 : STD_LOGIC;
  signal dout_reg_i_2_n_5 : STD_LOGIC;
  signal \dout_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_4\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_5\ : STD_LOGIC;
  signal dout_reg_i_3_n_2 : STD_LOGIC;
  signal dout_reg_i_3_n_3 : STD_LOGIC;
  signal dout_reg_i_3_n_4 : STD_LOGIC;
  signal dout_reg_i_3_n_5 : STD_LOGIC;
  signal \dout_reg_i_4__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_4_n_2 : STD_LOGIC;
  signal \dout_reg_i_5__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_5_n_2 : STD_LOGIC;
  signal \dout_reg_i_6__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_6_n_2 : STD_LOGIC;
  signal \dout_reg_i_7__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_7_n_2 : STD_LOGIC;
  signal \dout_reg_i_8__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_8_n_2 : STD_LOGIC;
  signal \dout_reg_i_9__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_9_n_2 : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_24_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_25_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_26_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_27_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_28_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_29_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_30_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_31_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_32_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_33_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_34_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_35_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_36_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln116_reg_920_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal icmp_ln118_fu_484_p2 : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_10_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_11_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_13_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_14_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_15_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_16_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_17_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_18_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_19_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_20_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_22_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_23_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_24_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_25_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_26_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_27_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_28_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_29_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_30_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_31_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_32_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_33_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_34_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_35_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_36_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_37_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_4_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_5_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_6_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_7_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_8_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935[0]_i_9_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_21_n_5\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \or_ln118_reg_935_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_product_i_10__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_10_n_2 : STD_LOGIC;
  signal \tmp_product_i_11__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_11_n_2 : STD_LOGIC;
  signal \tmp_product_i_12__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_12_n_2 : STD_LOGIC;
  signal \tmp_product_i_13__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_13_n_2 : STD_LOGIC;
  signal \tmp_product_i_14__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_14_n_2 : STD_LOGIC;
  signal \tmp_product_i_15__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_15_n_2 : STD_LOGIC;
  signal \tmp_product_i_16__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_16_n_2 : STD_LOGIC;
  signal \tmp_product_i_17__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_17_n_2 : STD_LOGIC;
  signal \tmp_product_i_18__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_18_n_2 : STD_LOGIC;
  signal \tmp_product_i_19__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_19_n_2 : STD_LOGIC;
  signal \tmp_product_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_1__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_1__0_n_5\ : STD_LOGIC;
  signal tmp_product_i_1_n_2 : STD_LOGIC;
  signal tmp_product_i_1_n_3 : STD_LOGIC;
  signal tmp_product_i_1_n_4 : STD_LOGIC;
  signal tmp_product_i_1_n_5 : STD_LOGIC;
  signal \tmp_product_i_20__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_20_n_2 : STD_LOGIC;
  signal \tmp_product_i_21__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_21_n_2 : STD_LOGIC;
  signal \tmp_product_i_22__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_22_n_2 : STD_LOGIC;
  signal \tmp_product_i_23__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_23_n_2 : STD_LOGIC;
  signal \tmp_product_i_24__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_24_n_2 : STD_LOGIC;
  signal \tmp_product_i_25__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_25_n_2 : STD_LOGIC;
  signal \tmp_product_i_26__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_26_n_2 : STD_LOGIC;
  signal \tmp_product_i_27__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_27_n_2 : STD_LOGIC;
  signal \tmp_product_i_28__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_28_n_2 : STD_LOGIC;
  signal \tmp_product_i_29__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_29_n_2 : STD_LOGIC;
  signal \tmp_product_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_5\ : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_2_n_4 : STD_LOGIC;
  signal tmp_product_i_2_n_5 : STD_LOGIC;
  signal \tmp_product_i_30__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_30_n_2 : STD_LOGIC;
  signal \tmp_product_i_31__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_31_n_2 : STD_LOGIC;
  signal \tmp_product_i_32__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_32_n_2 : STD_LOGIC;
  signal \tmp_product_i_33__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_33_n_2 : STD_LOGIC;
  signal \tmp_product_i_34__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_34_n_2 : STD_LOGIC;
  signal \tmp_product_i_35__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_35_n_2 : STD_LOGIC;
  signal \tmp_product_i_36__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_36_n_2 : STD_LOGIC;
  signal \tmp_product_i_37__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_37_n_2 : STD_LOGIC;
  signal \tmp_product_i_38__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_38_n_2 : STD_LOGIC;
  signal \tmp_product_i_39__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_39_n_2 : STD_LOGIC;
  signal \tmp_product_i_3__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_5\ : STD_LOGIC;
  signal tmp_product_i_3_n_2 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal tmp_product_i_3_n_4 : STD_LOGIC;
  signal tmp_product_i_3_n_5 : STD_LOGIC;
  signal \tmp_product_i_40__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_40_n_2 : STD_LOGIC;
  signal \tmp_product_i_41__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_41_n_2 : STD_LOGIC;
  signal \tmp_product_i_42__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_42_n_2 : STD_LOGIC;
  signal \tmp_product_i_43__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_43_n_2 : STD_LOGIC;
  signal \tmp_product_i_44__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_44_n_2 : STD_LOGIC;
  signal \tmp_product_i_45__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_45_n_2 : STD_LOGIC;
  signal \tmp_product_i_4__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_4__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_4__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_4__0_n_5\ : STD_LOGIC;
  signal tmp_product_i_4_n_2 : STD_LOGIC;
  signal tmp_product_i_4_n_3 : STD_LOGIC;
  signal tmp_product_i_4_n_4 : STD_LOGIC;
  signal tmp_product_i_4_n_5 : STD_LOGIC;
  signal \tmp_product_i_5__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_5__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_5__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_5__0_n_5\ : STD_LOGIC;
  signal tmp_product_i_5_n_2 : STD_LOGIC;
  signal tmp_product_i_5_n_3 : STD_LOGIC;
  signal tmp_product_i_5_n_4 : STD_LOGIC;
  signal tmp_product_i_5_n_5 : STD_LOGIC;
  signal \tmp_product_i_6__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_6_n_2 : STD_LOGIC;
  signal \tmp_product_i_7__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_7_n_2 : STD_LOGIC;
  signal \tmp_product_i_8__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_8_n_2 : STD_LOGIC;
  signal \tmp_product_i_9__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_9_n_2 : STD_LOGIC;
  signal NLW_dout_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dout_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln116_reg_920_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln116_reg_920_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln116_reg_920_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln116_reg_920_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_ln118_reg_935_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_ln118_reg_935_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_ln118_reg_935_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_ln118_reg_935_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__5\ : label is "soft_lutpair138";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__0\ : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__12\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ap_CS_fsm[38]_i_1\ : label is "soft_lutpair138";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of dout_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of dout_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of dout_reg_i_3 : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg_i_3__0\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln116_reg_920_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln116_reg_920_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln116_reg_920_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln116_reg_920_reg[0]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \or_ln118_reg_935_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \or_ln118_reg_935_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \or_ln118_reg_935_reg[0]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \or_ln118_reg_935_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[12]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[13]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[14]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[15]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[16]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[17]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[18]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[19]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[20]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[21]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[22]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[23]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[24]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[25]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[26]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[27]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[29]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[30]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[7]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[8]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_886[9]_i_1\ : label is "soft_lutpair125";
  attribute ADDER_THRESHOLD of tmp_product_i_1 : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_3 : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_4 : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_5 : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_5__0\ : label is 35;
begin
  \B_V_data_1_payload_B_reg[31]_0\(31 downto 0) <= \^b_v_data_1_payload_b_reg[31]_0\(31 downto 0);
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  CO(0) <= \^co\(0);
  INPUT_r_TVALID_int_regslice <= \^input_r_tvalid_int_regslice\;
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^input_r_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^input_r_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \B_V_data_1_sel_rd_i_1__5_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__5_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_rep_i_1_n_2,
      Q => B_V_data_1_sel_rd_reg_rep_n_2,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_rd_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_rep__0_i_1_n_2\,
      Q => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_rd_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \B_V_data_1_sel_rd_rep__0_i_1_n_2\
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(0),
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => B_V_data_1_sel_rd_rep_i_1_n_2
    );
\B_V_data_1_sel_wr_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => INPUT_r_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__6_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__6_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => INPUT_r_TVALID,
      I2 => \^input_r_tvalid_int_regslice\,
      I3 => Q(0),
      O => \B_V_data_1_state[0]_i_1__12_n_2\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => Q(0),
      I2 => INPUT_r_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__12_n_2\,
      Q => \^input_r_tvalid_int_regslice\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => Q(0),
      O => D(0)
    );
dout_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => dout_reg_i_2_n_2,
      CO(3) => NLW_dout_reg_i_1_CO_UNCONNECTED(3),
      CO(2) => dout_reg_i_1_n_3,
      CO(1) => dout_reg_i_1_n_4,
      CO(0) => dout_reg_i_1_n_5,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => dout_reg_i_4_n_2,
      DI(1) => dout_reg_i_5_n_2,
      DI(0) => dout_reg_i_6_n_2,
      O(3 downto 0) => r_V_fu_473_p2(31 downto 28),
      S(3) => \dout_reg_i_7__0_n_2\,
      S(2) => dout_reg_i_8_n_2,
      S(1) => dout_reg_i_9_n_2,
      S(0) => dout_reg_i_10_n_2
    );
dout_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(28),
      O => dout_reg_i_10_n_2
    );
\dout_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(28),
      I3 => \icmp_ln116_reg_920_reg[0]\(28),
      O => \dout_reg_i_10__0_n_2\
    );
dout_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(27),
      O => dout_reg_i_11_n_2
    );
\dout_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(27),
      O => \dout_reg_i_11__0_n_2\
    );
dout_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(26),
      O => dout_reg_i_12_n_2
    );
\dout_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(26),
      O => \dout_reg_i_12__0_n_2\
    );
dout_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(25),
      O => dout_reg_i_13_n_2
    );
\dout_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(25),
      O => \dout_reg_i_13__0_n_2\
    );
dout_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(24),
      O => dout_reg_i_14_n_2
    );
\dout_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(24),
      O => \dout_reg_i_14__0_n_2\
    );
dout_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(27),
      O => dout_reg_i_15_n_2
    );
\dout_reg_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(27),
      I3 => \icmp_ln116_reg_920_reg[0]\(27),
      O => \dout_reg_i_15__0_n_2\
    );
dout_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(26),
      O => dout_reg_i_16_n_2
    );
\dout_reg_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(26),
      I3 => \icmp_ln116_reg_920_reg[0]\(26),
      O => \dout_reg_i_16__0_n_2\
    );
dout_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(25),
      O => dout_reg_i_17_n_2
    );
\dout_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(25),
      I3 => \icmp_ln116_reg_920_reg[0]\(25),
      O => \dout_reg_i_17__0_n_2\
    );
dout_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(24),
      O => dout_reg_i_18_n_2
    );
\dout_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(24),
      I3 => \icmp_ln116_reg_920_reg[0]\(24),
      O => \dout_reg_i_18__0_n_2\
    );
dout_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(23),
      O => dout_reg_i_19_n_2
    );
\dout_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(23),
      O => \dout_reg_i_19__0_n_2\
    );
\dout_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg_i_2__0_n_2\,
      CO(3) => \NLW_dout_reg_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \dout_reg_i_1__0_n_3\,
      CO(1) => \dout_reg_i_1__0_n_4\,
      CO(0) => \dout_reg_i_1__0_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dout_reg_i_4__0_n_2\,
      DI(1) => \dout_reg_i_5__0_n_2\,
      DI(0) => \dout_reg_i_6__0_n_2\,
      O(3 downto 0) => r_V_3_fu_468_p2(31 downto 28),
      S(3) => dout_reg_i_7_n_2,
      S(2) => \dout_reg_i_8__0_n_2\,
      S(1) => \dout_reg_i_9__0_n_2\,
      S(0) => \dout_reg_i_10__0_n_2\
    );
dout_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => dout_reg_i_3_n_2,
      CO(3) => dout_reg_i_2_n_2,
      CO(2) => dout_reg_i_2_n_3,
      CO(1) => dout_reg_i_2_n_4,
      CO(0) => dout_reg_i_2_n_5,
      CYINIT => '0',
      DI(3) => dout_reg_i_11_n_2,
      DI(2) => dout_reg_i_12_n_2,
      DI(1) => dout_reg_i_13_n_2,
      DI(0) => dout_reg_i_14_n_2,
      O(3 downto 0) => r_V_fu_473_p2(27 downto 24),
      S(3) => dout_reg_i_15_n_2,
      S(2) => dout_reg_i_16_n_2,
      S(1) => dout_reg_i_17_n_2,
      S(0) => dout_reg_i_18_n_2
    );
dout_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(22),
      O => dout_reg_i_20_n_2
    );
\dout_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(22),
      O => \dout_reg_i_20__0_n_2\
    );
dout_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(21),
      O => dout_reg_i_21_n_2
    );
\dout_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(21),
      O => \dout_reg_i_21__0_n_2\
    );
dout_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(20),
      O => dout_reg_i_22_n_2
    );
\dout_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(20),
      O => \dout_reg_i_22__0_n_2\
    );
dout_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(23),
      O => dout_reg_i_23_n_2
    );
\dout_reg_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(23),
      I3 => \icmp_ln116_reg_920_reg[0]\(23),
      O => \dout_reg_i_23__0_n_2\
    );
dout_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(22),
      O => dout_reg_i_24_n_2
    );
\dout_reg_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(22),
      I3 => \icmp_ln116_reg_920_reg[0]\(22),
      O => \dout_reg_i_24__0_n_2\
    );
dout_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(21),
      O => dout_reg_i_25_n_2
    );
\dout_reg_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(21),
      I3 => \icmp_ln116_reg_920_reg[0]\(21),
      O => \dout_reg_i_25__0_n_2\
    );
dout_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(20),
      O => dout_reg_i_26_n_2
    );
\dout_reg_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(20),
      I3 => \icmp_ln116_reg_920_reg[0]\(20),
      O => \dout_reg_i_26__0_n_2\
    );
\dout_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg_i_3__0_n_2\,
      CO(3) => \dout_reg_i_2__0_n_2\,
      CO(2) => \dout_reg_i_2__0_n_3\,
      CO(1) => \dout_reg_i_2__0_n_4\,
      CO(0) => \dout_reg_i_2__0_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg_i_11__0_n_2\,
      DI(2) => \dout_reg_i_12__0_n_2\,
      DI(1) => \dout_reg_i_13__0_n_2\,
      DI(0) => \dout_reg_i_14__0_n_2\,
      O(3 downto 0) => r_V_3_fu_468_p2(27 downto 24),
      S(3) => \dout_reg_i_15__0_n_2\,
      S(2) => \dout_reg_i_16__0_n_2\,
      S(1) => \dout_reg_i_17__0_n_2\,
      S(0) => \dout_reg_i_18__0_n_2\
    );
dout_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_1_n_2,
      CO(3) => dout_reg_i_3_n_2,
      CO(2) => dout_reg_i_3_n_3,
      CO(1) => dout_reg_i_3_n_4,
      CO(0) => dout_reg_i_3_n_5,
      CYINIT => '0',
      DI(3) => dout_reg_i_19_n_2,
      DI(2) => dout_reg_i_20_n_2,
      DI(1) => dout_reg_i_21_n_2,
      DI(0) => dout_reg_i_22_n_2,
      O(3 downto 0) => r_V_fu_473_p2(23 downto 20),
      S(3) => dout_reg_i_23_n_2,
      S(2) => dout_reg_i_24_n_2,
      S(1) => dout_reg_i_25_n_2,
      S(0) => dout_reg_i_26_n_2
    );
\dout_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_1__0_n_2\,
      CO(3) => \dout_reg_i_3__0_n_2\,
      CO(2) => \dout_reg_i_3__0_n_3\,
      CO(1) => \dout_reg_i_3__0_n_4\,
      CO(0) => \dout_reg_i_3__0_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg_i_19__0_n_2\,
      DI(2) => \dout_reg_i_20__0_n_2\,
      DI(1) => \dout_reg_i_21__0_n_2\,
      DI(0) => \dout_reg_i_22__0_n_2\,
      O(3 downto 0) => r_V_3_fu_468_p2(23 downto 20),
      S(3) => \dout_reg_i_23__0_n_2\,
      S(2) => \dout_reg_i_24__0_n_2\,
      S(1) => \dout_reg_i_25__0_n_2\,
      S(0) => \dout_reg_i_26__0_n_2\
    );
dout_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(30),
      O => dout_reg_i_4_n_2
    );
\dout_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(30),
      O => \dout_reg_i_4__0_n_2\
    );
dout_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(29),
      O => dout_reg_i_5_n_2
    );
\dout_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(29),
      O => \dout_reg_i_5__0_n_2\
    );
dout_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(28),
      O => dout_reg_i_6_n_2
    );
\dout_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(28),
      O => \dout_reg_i_6__0_n_2\
    );
dout_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(31),
      I3 => \icmp_ln116_reg_920_reg[0]\(31),
      O => dout_reg_i_7_n_2
    );
\dout_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(31),
      O => \dout_reg_i_7__0_n_2\
    );
dout_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(30),
      O => dout_reg_i_8_n_2
    );
\dout_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(30),
      I3 => \icmp_ln116_reg_920_reg[0]\(30),
      O => \dout_reg_i_8__0_n_2\
    );
dout_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(29),
      O => dout_reg_i_9_n_2
    );
\dout_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(29),
      I3 => \icmp_ln116_reg_920_reg[0]\(29),
      O => \dout_reg_i_9__0_n_2\
    );
\icmp_ln116_reg_920[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(25),
      I3 => \icmp_ln116_reg_920_reg[0]\(25),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(24),
      I5 => \icmp_ln116_reg_920_reg[0]\(24),
      O => \icmp_ln116_reg_920[0]_i_10_n_2\
    );
\icmp_ln116_reg_920[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(23),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(23),
      I2 => B_V_data_1_payload_A(22),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(22),
      I5 => \icmp_ln116_reg_920_reg[0]\(22),
      O => \icmp_ln116_reg_920[0]_i_12_n_2\
    );
\icmp_ln116_reg_920[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(21),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(21),
      I2 => B_V_data_1_payload_A(20),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(20),
      I5 => \icmp_ln116_reg_920_reg[0]\(20),
      O => \icmp_ln116_reg_920[0]_i_13_n_2\
    );
\icmp_ln116_reg_920[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(19),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(19),
      I2 => B_V_data_1_payload_A(18),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(18),
      I5 => \icmp_ln116_reg_920_reg[0]\(18),
      O => \icmp_ln116_reg_920[0]_i_14_n_2\
    );
\icmp_ln116_reg_920[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(17),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(17),
      I2 => B_V_data_1_payload_A(16),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(16),
      I5 => \icmp_ln116_reg_920_reg[0]\(16),
      O => \icmp_ln116_reg_920[0]_i_15_n_2\
    );
\icmp_ln116_reg_920[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(23),
      I3 => \icmp_ln116_reg_920_reg[0]\(23),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(22),
      I5 => \icmp_ln116_reg_920_reg[0]\(22),
      O => \icmp_ln116_reg_920[0]_i_16_n_2\
    );
\icmp_ln116_reg_920[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(21),
      I3 => \icmp_ln116_reg_920_reg[0]\(21),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(20),
      I5 => \icmp_ln116_reg_920_reg[0]\(20),
      O => \icmp_ln116_reg_920[0]_i_17_n_2\
    );
\icmp_ln116_reg_920[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(19),
      I3 => \icmp_ln116_reg_920_reg[0]\(19),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(18),
      I5 => \icmp_ln116_reg_920_reg[0]\(18),
      O => \icmp_ln116_reg_920[0]_i_18_n_2\
    );
\icmp_ln116_reg_920[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(17),
      I3 => \icmp_ln116_reg_920_reg[0]\(17),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(16),
      I5 => \icmp_ln116_reg_920_reg[0]\(16),
      O => \icmp_ln116_reg_920[0]_i_19_n_2\
    );
\icmp_ln116_reg_920[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(15),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(15),
      I2 => B_V_data_1_payload_A(14),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(14),
      I5 => \icmp_ln116_reg_920_reg[0]\(14),
      O => \icmp_ln116_reg_920[0]_i_21_n_2\
    );
\icmp_ln116_reg_920[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(13),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(13),
      I2 => B_V_data_1_payload_A(12),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(12),
      I5 => \icmp_ln116_reg_920_reg[0]\(12),
      O => \icmp_ln116_reg_920[0]_i_22_n_2\
    );
\icmp_ln116_reg_920[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(11),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(11),
      I2 => B_V_data_1_payload_A(10),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(10),
      I5 => \icmp_ln116_reg_920_reg[0]\(10),
      O => \icmp_ln116_reg_920[0]_i_23_n_2\
    );
\icmp_ln116_reg_920[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(9),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(9),
      I2 => B_V_data_1_payload_A(8),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(8),
      I5 => \icmp_ln116_reg_920_reg[0]\(8),
      O => \icmp_ln116_reg_920[0]_i_24_n_2\
    );
\icmp_ln116_reg_920[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(15),
      I3 => \icmp_ln116_reg_920_reg[0]\(15),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(14),
      I5 => \icmp_ln116_reg_920_reg[0]\(14),
      O => \icmp_ln116_reg_920[0]_i_25_n_2\
    );
\icmp_ln116_reg_920[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(13),
      I3 => \icmp_ln116_reg_920_reg[0]\(13),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(12),
      I5 => \icmp_ln116_reg_920_reg[0]\(12),
      O => \icmp_ln116_reg_920[0]_i_26_n_2\
    );
\icmp_ln116_reg_920[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(11),
      I3 => \icmp_ln116_reg_920_reg[0]\(11),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(10),
      I5 => \icmp_ln116_reg_920_reg[0]\(10),
      O => \icmp_ln116_reg_920[0]_i_27_n_2\
    );
\icmp_ln116_reg_920[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(9),
      I3 => \icmp_ln116_reg_920_reg[0]\(9),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(8),
      I5 => \icmp_ln116_reg_920_reg[0]\(8),
      O => \icmp_ln116_reg_920[0]_i_28_n_2\
    );
\icmp_ln116_reg_920[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(7),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(7),
      I2 => B_V_data_1_payload_A(6),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(6),
      I5 => \icmp_ln116_reg_920_reg[0]\(6),
      O => \icmp_ln116_reg_920[0]_i_29_n_2\
    );
\icmp_ln116_reg_920[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_B(31),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(30),
      I5 => \icmp_ln116_reg_920_reg[0]\(30),
      O => \icmp_ln116_reg_920[0]_i_3_n_2\
    );
\icmp_ln116_reg_920[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(5),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(5),
      I2 => B_V_data_1_payload_A(4),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(4),
      I5 => \icmp_ln116_reg_920_reg[0]\(4),
      O => \icmp_ln116_reg_920[0]_i_30_n_2\
    );
\icmp_ln116_reg_920[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(3),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(3),
      I2 => B_V_data_1_payload_A(2),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(2),
      I5 => \icmp_ln116_reg_920_reg[0]\(2),
      O => \icmp_ln116_reg_920[0]_i_31_n_2\
    );
\icmp_ln116_reg_920[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(1),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(1),
      I2 => B_V_data_1_payload_A(0),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(0),
      I5 => \icmp_ln116_reg_920_reg[0]\(0),
      O => \icmp_ln116_reg_920[0]_i_32_n_2\
    );
\icmp_ln116_reg_920[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(7),
      I3 => \icmp_ln116_reg_920_reg[0]\(7),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(6),
      I5 => \icmp_ln116_reg_920_reg[0]\(6),
      O => \icmp_ln116_reg_920[0]_i_33_n_2\
    );
\icmp_ln116_reg_920[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      I3 => \icmp_ln116_reg_920_reg[0]\(5),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(4),
      I5 => \icmp_ln116_reg_920_reg[0]\(4),
      O => \icmp_ln116_reg_920[0]_i_34_n_2\
    );
\icmp_ln116_reg_920[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      I3 => \icmp_ln116_reg_920_reg[0]\(3),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(2),
      I5 => \icmp_ln116_reg_920_reg[0]\(2),
      O => \icmp_ln116_reg_920[0]_i_35_n_2\
    );
\icmp_ln116_reg_920[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      I3 => \icmp_ln116_reg_920_reg[0]\(1),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(0),
      I5 => \icmp_ln116_reg_920_reg[0]\(0),
      O => \icmp_ln116_reg_920[0]_i_36_n_2\
    );
\icmp_ln116_reg_920[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(29),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(29),
      I2 => B_V_data_1_payload_A(28),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(28),
      I5 => \icmp_ln116_reg_920_reg[0]\(28),
      O => \icmp_ln116_reg_920[0]_i_4_n_2\
    );
\icmp_ln116_reg_920[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(27),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(27),
      I2 => B_V_data_1_payload_A(26),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(26),
      I5 => \icmp_ln116_reg_920_reg[0]\(26),
      O => \icmp_ln116_reg_920[0]_i_5_n_2\
    );
\icmp_ln116_reg_920[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(25),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(25),
      I2 => B_V_data_1_payload_A(24),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B(24),
      I5 => \icmp_ln116_reg_920_reg[0]\(24),
      O => \icmp_ln116_reg_920[0]_i_6_n_2\
    );
\icmp_ln116_reg_920[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(31),
      I3 => \icmp_ln116_reg_920_reg[0]\(31),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(30),
      I5 => \icmp_ln116_reg_920_reg[0]\(30),
      O => \icmp_ln116_reg_920[0]_i_7_n_2\
    );
\icmp_ln116_reg_920[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(29),
      I3 => \icmp_ln116_reg_920_reg[0]\(29),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(28),
      I5 => \icmp_ln116_reg_920_reg[0]\(28),
      O => \icmp_ln116_reg_920[0]_i_8_n_2\
    );
\icmp_ln116_reg_920[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(27),
      I3 => \icmp_ln116_reg_920_reg[0]\(27),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(26),
      I5 => \icmp_ln116_reg_920_reg[0]\(26),
      O => \icmp_ln116_reg_920[0]_i_9_n_2\
    );
\icmp_ln116_reg_920_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln116_reg_920_reg[0]_i_2_n_2\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln116_reg_920_reg[0]_i_1_n_3\,
      CO(1) => \icmp_ln116_reg_920_reg[0]_i_1_n_4\,
      CO(0) => \icmp_ln116_reg_920_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln116_reg_920[0]_i_3_n_2\,
      DI(2) => \icmp_ln116_reg_920[0]_i_4_n_2\,
      DI(1) => \icmp_ln116_reg_920[0]_i_5_n_2\,
      DI(0) => \icmp_ln116_reg_920[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_icmp_ln116_reg_920_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln116_reg_920[0]_i_7_n_2\,
      S(2) => \icmp_ln116_reg_920[0]_i_8_n_2\,
      S(1) => \icmp_ln116_reg_920[0]_i_9_n_2\,
      S(0) => \icmp_ln116_reg_920[0]_i_10_n_2\
    );
\icmp_ln116_reg_920_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln116_reg_920_reg[0]_i_20_n_2\,
      CO(3) => \icmp_ln116_reg_920_reg[0]_i_11_n_2\,
      CO(2) => \icmp_ln116_reg_920_reg[0]_i_11_n_3\,
      CO(1) => \icmp_ln116_reg_920_reg[0]_i_11_n_4\,
      CO(0) => \icmp_ln116_reg_920_reg[0]_i_11_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln116_reg_920[0]_i_21_n_2\,
      DI(2) => \icmp_ln116_reg_920[0]_i_22_n_2\,
      DI(1) => \icmp_ln116_reg_920[0]_i_23_n_2\,
      DI(0) => \icmp_ln116_reg_920[0]_i_24_n_2\,
      O(3 downto 0) => \NLW_icmp_ln116_reg_920_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln116_reg_920[0]_i_25_n_2\,
      S(2) => \icmp_ln116_reg_920[0]_i_26_n_2\,
      S(1) => \icmp_ln116_reg_920[0]_i_27_n_2\,
      S(0) => \icmp_ln116_reg_920[0]_i_28_n_2\
    );
\icmp_ln116_reg_920_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln116_reg_920_reg[0]_i_11_n_2\,
      CO(3) => \icmp_ln116_reg_920_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln116_reg_920_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln116_reg_920_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln116_reg_920_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln116_reg_920[0]_i_12_n_2\,
      DI(2) => \icmp_ln116_reg_920[0]_i_13_n_2\,
      DI(1) => \icmp_ln116_reg_920[0]_i_14_n_2\,
      DI(0) => \icmp_ln116_reg_920[0]_i_15_n_2\,
      O(3 downto 0) => \NLW_icmp_ln116_reg_920_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln116_reg_920[0]_i_16_n_2\,
      S(2) => \icmp_ln116_reg_920[0]_i_17_n_2\,
      S(1) => \icmp_ln116_reg_920[0]_i_18_n_2\,
      S(0) => \icmp_ln116_reg_920[0]_i_19_n_2\
    );
\icmp_ln116_reg_920_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln116_reg_920_reg[0]_i_20_n_2\,
      CO(2) => \icmp_ln116_reg_920_reg[0]_i_20_n_3\,
      CO(1) => \icmp_ln116_reg_920_reg[0]_i_20_n_4\,
      CO(0) => \icmp_ln116_reg_920_reg[0]_i_20_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln116_reg_920[0]_i_29_n_2\,
      DI(2) => \icmp_ln116_reg_920[0]_i_30_n_2\,
      DI(1) => \icmp_ln116_reg_920[0]_i_31_n_2\,
      DI(0) => \icmp_ln116_reg_920[0]_i_32_n_2\,
      O(3 downto 0) => \NLW_icmp_ln116_reg_920_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln116_reg_920[0]_i_33_n_2\,
      S(2) => \icmp_ln116_reg_920[0]_i_34_n_2\,
      S(1) => \icmp_ln116_reg_920[0]_i_35_n_2\,
      S(0) => \icmp_ln116_reg_920[0]_i_36_n_2\
    );
\or_ln118_reg_935[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => rev_reg_850,
      I1 => icmp_ln118_fu_484_p2,
      I2 => \^co\(0),
      O => or_ln118_fu_501_p2
    );
\or_ln118_reg_935[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(27),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(27),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(26),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(26),
      O => \or_ln118_reg_935[0]_i_10_n_2\
    );
\or_ln118_reg_935[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(25),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(25),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(24),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(24),
      O => \or_ln118_reg_935[0]_i_11_n_2\
    );
\or_ln118_reg_935[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(23),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(23),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(22),
      I3 => B_V_data_1_payload_A(22),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(22),
      O => \or_ln118_reg_935[0]_i_13_n_2\
    );
\or_ln118_reg_935[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(21),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(21),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(20),
      I3 => B_V_data_1_payload_A(20),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(20),
      O => \or_ln118_reg_935[0]_i_14_n_2\
    );
\or_ln118_reg_935[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(19),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(19),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(18),
      I3 => B_V_data_1_payload_A(18),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(18),
      O => \or_ln118_reg_935[0]_i_15_n_2\
    );
\or_ln118_reg_935[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(17),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(17),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(16),
      I3 => B_V_data_1_payload_A(16),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(16),
      O => \or_ln118_reg_935[0]_i_16_n_2\
    );
\or_ln118_reg_935[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(23),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(23),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(22),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(22),
      O => \or_ln118_reg_935[0]_i_17_n_2\
    );
\or_ln118_reg_935[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(21),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(21),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(20),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(20),
      O => \or_ln118_reg_935[0]_i_18_n_2\
    );
\or_ln118_reg_935[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(19),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(19),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(18),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(18),
      O => \or_ln118_reg_935[0]_i_19_n_2\
    );
\or_ln118_reg_935[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(17),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(17),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(16),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(16),
      O => \or_ln118_reg_935[0]_i_20_n_2\
    );
\or_ln118_reg_935[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(15),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(15),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(14),
      I3 => B_V_data_1_payload_A(14),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(14),
      O => \or_ln118_reg_935[0]_i_22_n_2\
    );
\or_ln118_reg_935[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(13),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(13),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(12),
      I3 => B_V_data_1_payload_A(12),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(12),
      O => \or_ln118_reg_935[0]_i_23_n_2\
    );
\or_ln118_reg_935[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(11),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(11),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(10),
      I3 => B_V_data_1_payload_A(10),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(10),
      O => \or_ln118_reg_935[0]_i_24_n_2\
    );
\or_ln118_reg_935[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(9),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(9),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(8),
      I3 => B_V_data_1_payload_A(8),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(8),
      O => \or_ln118_reg_935[0]_i_25_n_2\
    );
\or_ln118_reg_935[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(15),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(15),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(14),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(14),
      O => \or_ln118_reg_935[0]_i_26_n_2\
    );
\or_ln118_reg_935[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(13),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(13),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(12),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(12),
      O => \or_ln118_reg_935[0]_i_27_n_2\
    );
\or_ln118_reg_935[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(11),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(11),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(10),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(10),
      O => \or_ln118_reg_935[0]_i_28_n_2\
    );
\or_ln118_reg_935[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(9),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(9),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(8),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(8),
      O => \or_ln118_reg_935[0]_i_29_n_2\
    );
\or_ln118_reg_935[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(7),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(7),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(6),
      I3 => B_V_data_1_payload_A(6),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(6),
      O => \or_ln118_reg_935[0]_i_30_n_2\
    );
\or_ln118_reg_935[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(5),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(5),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(4),
      I3 => B_V_data_1_payload_A(4),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(4),
      O => \or_ln118_reg_935[0]_i_31_n_2\
    );
\or_ln118_reg_935[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(3),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(3),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(2),
      I3 => B_V_data_1_payload_A(2),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(2),
      O => \or_ln118_reg_935[0]_i_32_n_2\
    );
\or_ln118_reg_935[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(1),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(1),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(0),
      I3 => B_V_data_1_payload_A(0),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(0),
      O => \or_ln118_reg_935[0]_i_33_n_2\
    );
\or_ln118_reg_935[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(7),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(7),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(6),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(6),
      O => \or_ln118_reg_935[0]_i_34_n_2\
    );
\or_ln118_reg_935[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(5),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(4),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(4),
      O => \or_ln118_reg_935[0]_i_35_n_2\
    );
\or_ln118_reg_935[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(3),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(2),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(2),
      O => \or_ln118_reg_935[0]_i_36_n_2\
    );
\or_ln118_reg_935[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(1),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(0),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(0),
      O => \or_ln118_reg_935[0]_i_37_n_2\
    );
\or_ln118_reg_935[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54045404FD5D5404"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_B(31),
      I4 => \or_ln118_reg_935_reg[0]_i_2_0\(30),
      I5 => \^b_v_data_1_payload_b_reg[31]_0\(30),
      O => \or_ln118_reg_935[0]_i_4_n_2\
    );
\or_ln118_reg_935[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(29),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(29),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(28),
      I3 => B_V_data_1_payload_A(28),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(28),
      O => \or_ln118_reg_935[0]_i_5_n_2\
    );
\or_ln118_reg_935[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(27),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(27),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(26),
      I3 => B_V_data_1_payload_A(26),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(26),
      O => \or_ln118_reg_935[0]_i_6_n_2\
    );
\or_ln118_reg_935[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \or_ln118_reg_935_reg[0]_i_2_0\(25),
      I1 => \^b_v_data_1_payload_b_reg[31]_0\(25),
      I2 => \or_ln118_reg_935_reg[0]_i_2_0\(24),
      I3 => B_V_data_1_payload_A(24),
      I4 => B_V_data_1_sel,
      I5 => B_V_data_1_payload_B(24),
      O => \or_ln118_reg_935[0]_i_7_n_2\
    );
\or_ln118_reg_935[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(31),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(31),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(30),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(30),
      O => \or_ln118_reg_935[0]_i_8_n_2\
    );
\or_ln118_reg_935[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(29),
      I3 => \or_ln118_reg_935_reg[0]_i_2_0\(29),
      I4 => \^b_v_data_1_payload_b_reg[31]_0\(28),
      I5 => \or_ln118_reg_935_reg[0]_i_2_0\(28),
      O => \or_ln118_reg_935[0]_i_9_n_2\
    );
\or_ln118_reg_935_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_ln118_reg_935_reg[0]_i_21_n_2\,
      CO(3) => \or_ln118_reg_935_reg[0]_i_12_n_2\,
      CO(2) => \or_ln118_reg_935_reg[0]_i_12_n_3\,
      CO(1) => \or_ln118_reg_935_reg[0]_i_12_n_4\,
      CO(0) => \or_ln118_reg_935_reg[0]_i_12_n_5\,
      CYINIT => '0',
      DI(3) => \or_ln118_reg_935[0]_i_22_n_2\,
      DI(2) => \or_ln118_reg_935[0]_i_23_n_2\,
      DI(1) => \or_ln118_reg_935[0]_i_24_n_2\,
      DI(0) => \or_ln118_reg_935[0]_i_25_n_2\,
      O(3 downto 0) => \NLW_or_ln118_reg_935_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln118_reg_935[0]_i_26_n_2\,
      S(2) => \or_ln118_reg_935[0]_i_27_n_2\,
      S(1) => \or_ln118_reg_935[0]_i_28_n_2\,
      S(0) => \or_ln118_reg_935[0]_i_29_n_2\
    );
\or_ln118_reg_935_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_ln118_reg_935_reg[0]_i_3_n_2\,
      CO(3) => icmp_ln118_fu_484_p2,
      CO(2) => \or_ln118_reg_935_reg[0]_i_2_n_3\,
      CO(1) => \or_ln118_reg_935_reg[0]_i_2_n_4\,
      CO(0) => \or_ln118_reg_935_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \or_ln118_reg_935[0]_i_4_n_2\,
      DI(2) => \or_ln118_reg_935[0]_i_5_n_2\,
      DI(1) => \or_ln118_reg_935[0]_i_6_n_2\,
      DI(0) => \or_ln118_reg_935[0]_i_7_n_2\,
      O(3 downto 0) => \NLW_or_ln118_reg_935_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln118_reg_935[0]_i_8_n_2\,
      S(2) => \or_ln118_reg_935[0]_i_9_n_2\,
      S(1) => \or_ln118_reg_935[0]_i_10_n_2\,
      S(0) => \or_ln118_reg_935[0]_i_11_n_2\
    );
\or_ln118_reg_935_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \or_ln118_reg_935_reg[0]_i_21_n_2\,
      CO(2) => \or_ln118_reg_935_reg[0]_i_21_n_3\,
      CO(1) => \or_ln118_reg_935_reg[0]_i_21_n_4\,
      CO(0) => \or_ln118_reg_935_reg[0]_i_21_n_5\,
      CYINIT => '0',
      DI(3) => \or_ln118_reg_935[0]_i_30_n_2\,
      DI(2) => \or_ln118_reg_935[0]_i_31_n_2\,
      DI(1) => \or_ln118_reg_935[0]_i_32_n_2\,
      DI(0) => \or_ln118_reg_935[0]_i_33_n_2\,
      O(3 downto 0) => \NLW_or_ln118_reg_935_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln118_reg_935[0]_i_34_n_2\,
      S(2) => \or_ln118_reg_935[0]_i_35_n_2\,
      S(1) => \or_ln118_reg_935[0]_i_36_n_2\,
      S(0) => \or_ln118_reg_935[0]_i_37_n_2\
    );
\or_ln118_reg_935_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_ln118_reg_935_reg[0]_i_12_n_2\,
      CO(3) => \or_ln118_reg_935_reg[0]_i_3_n_2\,
      CO(2) => \or_ln118_reg_935_reg[0]_i_3_n_3\,
      CO(1) => \or_ln118_reg_935_reg[0]_i_3_n_4\,
      CO(0) => \or_ln118_reg_935_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \or_ln118_reg_935[0]_i_13_n_2\,
      DI(2) => \or_ln118_reg_935[0]_i_14_n_2\,
      DI(1) => \or_ln118_reg_935[0]_i_15_n_2\,
      DI(0) => \or_ln118_reg_935[0]_i_16_n_2\,
      O(3 downto 0) => \NLW_or_ln118_reg_935_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln118_reg_935[0]_i_17_n_2\,
      S(2) => \or_ln118_reg_935[0]_i_18_n_2\,
      S(1) => \or_ln118_reg_935[0]_i_19_n_2\,
      S(0) => \or_ln118_reg_935[0]_i_20_n_2\
    );
\tmp_data_V_1_reg_886[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => \^b_v_data_1_payload_b_reg[31]_0\(0)
    );
\tmp_data_V_1_reg_886[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(10),
      O => \^b_v_data_1_payload_b_reg[31]_0\(10)
    );
\tmp_data_V_1_reg_886[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(11),
      O => \^b_v_data_1_payload_b_reg[31]_0\(11)
    );
\tmp_data_V_1_reg_886[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(12),
      O => \^b_v_data_1_payload_b_reg[31]_0\(12)
    );
\tmp_data_V_1_reg_886[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(13),
      O => \^b_v_data_1_payload_b_reg[31]_0\(13)
    );
\tmp_data_V_1_reg_886[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(14),
      O => \^b_v_data_1_payload_b_reg[31]_0\(14)
    );
\tmp_data_V_1_reg_886[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(15),
      O => \^b_v_data_1_payload_b_reg[31]_0\(15)
    );
\tmp_data_V_1_reg_886[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(16),
      O => \^b_v_data_1_payload_b_reg[31]_0\(16)
    );
\tmp_data_V_1_reg_886[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(17),
      O => \^b_v_data_1_payload_b_reg[31]_0\(17)
    );
\tmp_data_V_1_reg_886[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(18),
      O => \^b_v_data_1_payload_b_reg[31]_0\(18)
    );
\tmp_data_V_1_reg_886[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(19),
      O => \^b_v_data_1_payload_b_reg[31]_0\(19)
    );
\tmp_data_V_1_reg_886[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => \^b_v_data_1_payload_b_reg[31]_0\(1)
    );
\tmp_data_V_1_reg_886[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(20),
      O => \^b_v_data_1_payload_b_reg[31]_0\(20)
    );
\tmp_data_V_1_reg_886[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(21),
      O => \^b_v_data_1_payload_b_reg[31]_0\(21)
    );
\tmp_data_V_1_reg_886[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(22),
      O => \^b_v_data_1_payload_b_reg[31]_0\(22)
    );
\tmp_data_V_1_reg_886[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(23),
      O => \^b_v_data_1_payload_b_reg[31]_0\(23)
    );
\tmp_data_V_1_reg_886[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(24),
      O => \^b_v_data_1_payload_b_reg[31]_0\(24)
    );
\tmp_data_V_1_reg_886[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(25),
      O => \^b_v_data_1_payload_b_reg[31]_0\(25)
    );
\tmp_data_V_1_reg_886[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(26),
      O => \^b_v_data_1_payload_b_reg[31]_0\(26)
    );
\tmp_data_V_1_reg_886[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(27),
      O => \^b_v_data_1_payload_b_reg[31]_0\(27)
    );
\tmp_data_V_1_reg_886[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(28),
      O => \^b_v_data_1_payload_b_reg[31]_0\(28)
    );
\tmp_data_V_1_reg_886[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(29),
      O => \^b_v_data_1_payload_b_reg[31]_0\(29)
    );
\tmp_data_V_1_reg_886[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => \^b_v_data_1_payload_b_reg[31]_0\(2)
    );
\tmp_data_V_1_reg_886[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(30),
      O => \^b_v_data_1_payload_b_reg[31]_0\(30)
    );
\tmp_data_V_1_reg_886[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(31),
      O => \^b_v_data_1_payload_b_reg[31]_0\(31)
    );
\tmp_data_V_1_reg_886[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => \^b_v_data_1_payload_b_reg[31]_0\(3)
    );
\tmp_data_V_1_reg_886[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => \^b_v_data_1_payload_b_reg[31]_0\(4)
    );
\tmp_data_V_1_reg_886[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => \^b_v_data_1_payload_b_reg[31]_0\(5)
    );
\tmp_data_V_1_reg_886[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(6),
      O => \^b_v_data_1_payload_b_reg[31]_0\(6)
    );
\tmp_data_V_1_reg_886[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(7),
      O => \^b_v_data_1_payload_b_reg[31]_0\(7)
    );
\tmp_data_V_1_reg_886[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(8),
      O => \^b_v_data_1_payload_b_reg[31]_0\(8)
    );
\tmp_data_V_1_reg_886[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(9),
      O => \^b_v_data_1_payload_b_reg[31]_0\(9)
    );
tmp_product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_2,
      CO(3) => tmp_product_i_1_n_2,
      CO(2) => tmp_product_i_1_n_3,
      CO(1) => tmp_product_i_1_n_4,
      CO(0) => tmp_product_i_1_n_5,
      CYINIT => '0',
      DI(3) => tmp_product_i_6_n_2,
      DI(2) => tmp_product_i_7_n_2,
      DI(1) => tmp_product_i_8_n_2,
      DI(0) => tmp_product_i_9_n_2,
      O(3 downto 0) => r_V_fu_473_p2(19 downto 16),
      S(3) => tmp_product_i_10_n_2,
      S(2) => tmp_product_i_11_n_2,
      S(1) => tmp_product_i_12_n_2,
      S(0) => tmp_product_i_13_n_2
    );
tmp_product_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(19),
      O => tmp_product_i_10_n_2
    );
\tmp_product_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(19),
      I3 => \icmp_ln116_reg_920_reg[0]\(19),
      O => \tmp_product_i_10__0_n_2\
    );
tmp_product_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(18),
      O => tmp_product_i_11_n_2
    );
\tmp_product_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(18),
      I3 => \icmp_ln116_reg_920_reg[0]\(18),
      O => \tmp_product_i_11__0_n_2\
    );
tmp_product_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(17),
      O => tmp_product_i_12_n_2
    );
\tmp_product_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(17),
      I3 => \icmp_ln116_reg_920_reg[0]\(17),
      O => \tmp_product_i_12__0_n_2\
    );
tmp_product_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(16),
      O => tmp_product_i_13_n_2
    );
\tmp_product_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(16),
      I3 => \icmp_ln116_reg_920_reg[0]\(16),
      O => \tmp_product_i_13__0_n_2\
    );
tmp_product_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(15),
      O => tmp_product_i_14_n_2
    );
\tmp_product_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(15),
      O => \tmp_product_i_14__0_n_2\
    );
tmp_product_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(14),
      O => tmp_product_i_15_n_2
    );
\tmp_product_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(14),
      O => \tmp_product_i_15__0_n_2\
    );
tmp_product_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(13),
      O => tmp_product_i_16_n_2
    );
\tmp_product_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(13),
      O => \tmp_product_i_16__0_n_2\
    );
tmp_product_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(12),
      O => tmp_product_i_17_n_2
    );
\tmp_product_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(12),
      O => \tmp_product_i_17__0_n_2\
    );
tmp_product_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(15),
      O => tmp_product_i_18_n_2
    );
\tmp_product_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(15),
      I3 => \icmp_ln116_reg_920_reg[0]\(15),
      O => \tmp_product_i_18__0_n_2\
    );
tmp_product_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(14),
      O => tmp_product_i_19_n_2
    );
\tmp_product_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(14),
      I3 => \icmp_ln116_reg_920_reg[0]\(14),
      O => \tmp_product_i_19__0_n_2\
    );
\tmp_product_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_2__0_n_2\,
      CO(3) => \tmp_product_i_1__0_n_2\,
      CO(2) => \tmp_product_i_1__0_n_3\,
      CO(1) => \tmp_product_i_1__0_n_4\,
      CO(0) => \tmp_product_i_1__0_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_6__0_n_2\,
      DI(2) => \tmp_product_i_7__0_n_2\,
      DI(1) => \tmp_product_i_8__0_n_2\,
      DI(0) => \tmp_product_i_9__0_n_2\,
      O(3 downto 0) => r_V_3_fu_468_p2(19 downto 16),
      S(3) => \tmp_product_i_10__0_n_2\,
      S(2) => \tmp_product_i_11__0_n_2\,
      S(1) => \tmp_product_i_12__0_n_2\,
      S(0) => \tmp_product_i_13__0_n_2\
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_3_n_2,
      CO(3) => tmp_product_i_2_n_2,
      CO(2) => tmp_product_i_2_n_3,
      CO(1) => tmp_product_i_2_n_4,
      CO(0) => tmp_product_i_2_n_5,
      CYINIT => '0',
      DI(3) => tmp_product_i_14_n_2,
      DI(2) => tmp_product_i_15_n_2,
      DI(1) => tmp_product_i_16_n_2,
      DI(0) => tmp_product_i_17_n_2,
      O(3 downto 0) => r_V_fu_473_p2(15 downto 12),
      S(3) => tmp_product_i_18_n_2,
      S(2) => tmp_product_i_19_n_2,
      S(1) => tmp_product_i_20_n_2,
      S(0) => tmp_product_i_21_n_2
    );
tmp_product_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(13),
      O => tmp_product_i_20_n_2
    );
\tmp_product_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(13),
      I3 => \icmp_ln116_reg_920_reg[0]\(13),
      O => \tmp_product_i_20__0_n_2\
    );
tmp_product_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(12),
      O => tmp_product_i_21_n_2
    );
\tmp_product_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(12),
      I3 => \icmp_ln116_reg_920_reg[0]\(12),
      O => \tmp_product_i_21__0_n_2\
    );
tmp_product_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(11),
      O => tmp_product_i_22_n_2
    );
\tmp_product_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(11),
      O => \tmp_product_i_22__0_n_2\
    );
tmp_product_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(10),
      O => tmp_product_i_23_n_2
    );
\tmp_product_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(10),
      O => \tmp_product_i_23__0_n_2\
    );
tmp_product_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(9),
      O => tmp_product_i_24_n_2
    );
\tmp_product_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(9),
      O => \tmp_product_i_24__0_n_2\
    );
tmp_product_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(8),
      O => tmp_product_i_25_n_2
    );
\tmp_product_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(8),
      O => \tmp_product_i_25__0_n_2\
    );
tmp_product_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(11),
      O => tmp_product_i_26_n_2
    );
\tmp_product_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(11),
      I3 => \icmp_ln116_reg_920_reg[0]\(11),
      O => \tmp_product_i_26__0_n_2\
    );
tmp_product_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(10),
      O => tmp_product_i_27_n_2
    );
\tmp_product_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(10),
      I3 => \icmp_ln116_reg_920_reg[0]\(10),
      O => \tmp_product_i_27__0_n_2\
    );
tmp_product_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(9),
      O => tmp_product_i_28_n_2
    );
\tmp_product_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(9),
      I3 => \icmp_ln116_reg_920_reg[0]\(9),
      O => \tmp_product_i_28__0_n_2\
    );
tmp_product_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(8),
      O => tmp_product_i_29_n_2
    );
\tmp_product_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(8),
      I3 => \icmp_ln116_reg_920_reg[0]\(8),
      O => \tmp_product_i_29__0_n_2\
    );
\tmp_product_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_3__0_n_2\,
      CO(3) => \tmp_product_i_2__0_n_2\,
      CO(2) => \tmp_product_i_2__0_n_3\,
      CO(1) => \tmp_product_i_2__0_n_4\,
      CO(0) => \tmp_product_i_2__0_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_14__0_n_2\,
      DI(2) => \tmp_product_i_15__0_n_2\,
      DI(1) => \tmp_product_i_16__0_n_2\,
      DI(0) => \tmp_product_i_17__0_n_2\,
      O(3 downto 0) => r_V_3_fu_468_p2(15 downto 12),
      S(3) => \tmp_product_i_18__0_n_2\,
      S(2) => \tmp_product_i_19__0_n_2\,
      S(1) => \tmp_product_i_20__0_n_2\,
      S(0) => \tmp_product_i_21__0_n_2\
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_4_n_2,
      CO(3) => tmp_product_i_3_n_2,
      CO(2) => tmp_product_i_3_n_3,
      CO(1) => tmp_product_i_3_n_4,
      CO(0) => tmp_product_i_3_n_5,
      CYINIT => '0',
      DI(3) => tmp_product_i_22_n_2,
      DI(2) => tmp_product_i_23_n_2,
      DI(1) => tmp_product_i_24_n_2,
      DI(0) => tmp_product_i_25_n_2,
      O(3 downto 0) => r_V_fu_473_p2(11 downto 8),
      S(3) => tmp_product_i_26_n_2,
      S(2) => tmp_product_i_27_n_2,
      S(1) => tmp_product_i_28_n_2,
      S(0) => tmp_product_i_29_n_2
    );
tmp_product_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(7),
      O => tmp_product_i_30_n_2
    );
\tmp_product_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(7),
      O => \tmp_product_i_30__0_n_2\
    );
tmp_product_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(6),
      O => tmp_product_i_31_n_2
    );
\tmp_product_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(6),
      O => \tmp_product_i_31__0_n_2\
    );
tmp_product_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(5),
      O => tmp_product_i_32_n_2
    );
\tmp_product_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(5),
      O => \tmp_product_i_32__0_n_2\
    );
tmp_product_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(4),
      O => tmp_product_i_33_n_2
    );
\tmp_product_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(4),
      O => \tmp_product_i_33__0_n_2\
    );
tmp_product_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(7),
      O => tmp_product_i_34_n_2
    );
\tmp_product_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(7),
      I3 => \icmp_ln116_reg_920_reg[0]\(7),
      O => \tmp_product_i_34__0_n_2\
    );
tmp_product_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(6),
      O => tmp_product_i_35_n_2
    );
\tmp_product_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(6),
      I3 => \icmp_ln116_reg_920_reg[0]\(6),
      O => \tmp_product_i_35__0_n_2\
    );
tmp_product_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(5),
      O => tmp_product_i_36_n_2
    );
\tmp_product_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(5),
      I3 => \icmp_ln116_reg_920_reg[0]\(5),
      O => \tmp_product_i_36__0_n_2\
    );
tmp_product_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(4),
      O => tmp_product_i_37_n_2
    );
\tmp_product_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(4),
      I3 => \icmp_ln116_reg_920_reg[0]\(4),
      O => \tmp_product_i_37__0_n_2\
    );
tmp_product_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(3),
      O => tmp_product_i_38_n_2
    );
\tmp_product_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(3),
      O => \tmp_product_i_38__0_n_2\
    );
tmp_product_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(2),
      O => tmp_product_i_39_n_2
    );
\tmp_product_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(2),
      O => \tmp_product_i_39__0_n_2\
    );
\tmp_product_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_4__0_n_2\,
      CO(3) => \tmp_product_i_3__0_n_2\,
      CO(2) => \tmp_product_i_3__0_n_3\,
      CO(1) => \tmp_product_i_3__0_n_4\,
      CO(0) => \tmp_product_i_3__0_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_22__0_n_2\,
      DI(2) => \tmp_product_i_23__0_n_2\,
      DI(1) => \tmp_product_i_24__0_n_2\,
      DI(0) => \tmp_product_i_25__0_n_2\,
      O(3 downto 0) => r_V_3_fu_468_p2(11 downto 8),
      S(3) => \tmp_product_i_26__0_n_2\,
      S(2) => \tmp_product_i_27__0_n_2\,
      S(1) => \tmp_product_i_28__0_n_2\,
      S(0) => \tmp_product_i_29__0_n_2\
    );
tmp_product_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_5_n_2,
      CO(3) => tmp_product_i_4_n_2,
      CO(2) => tmp_product_i_4_n_3,
      CO(1) => tmp_product_i_4_n_4,
      CO(0) => tmp_product_i_4_n_5,
      CYINIT => '0',
      DI(3) => tmp_product_i_30_n_2,
      DI(2) => tmp_product_i_31_n_2,
      DI(1) => tmp_product_i_32_n_2,
      DI(0) => tmp_product_i_33_n_2,
      O(3 downto 0) => r_V_fu_473_p2(7 downto 4),
      S(3) => tmp_product_i_34_n_2,
      S(2) => tmp_product_i_35_n_2,
      S(1) => tmp_product_i_36_n_2,
      S(0) => tmp_product_i_37_n_2
    );
tmp_product_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(1),
      O => tmp_product_i_40_n_2
    );
\tmp_product_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(1),
      O => \tmp_product_i_40__0_n_2\
    );
tmp_product_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(0),
      O => tmp_product_i_41_n_2
    );
\tmp_product_i_41__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(0),
      O => \tmp_product_i_41__0_n_2\
    );
tmp_product_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(3),
      O => tmp_product_i_42_n_2
    );
\tmp_product_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(3),
      I3 => \icmp_ln116_reg_920_reg[0]\(3),
      O => \tmp_product_i_42__0_n_2\
    );
tmp_product_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(2),
      O => tmp_product_i_43_n_2
    );
\tmp_product_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(2),
      I3 => \icmp_ln116_reg_920_reg[0]\(2),
      O => \tmp_product_i_43__0_n_2\
    );
tmp_product_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(1),
      O => tmp_product_i_44_n_2
    );
\tmp_product_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(1),
      I3 => \icmp_ln116_reg_920_reg[0]\(1),
      O => \tmp_product_i_44__0_n_2\
    );
tmp_product_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \icmp_ln116_reg_920_reg[0]\(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => B_V_data_1_payload_B(0),
      O => tmp_product_i_45_n_2
    );
\tmp_product_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B847"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(0),
      I3 => \icmp_ln116_reg_920_reg[0]\(0),
      O => \tmp_product_i_45__0_n_2\
    );
\tmp_product_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_5__0_n_2\,
      CO(3) => \tmp_product_i_4__0_n_2\,
      CO(2) => \tmp_product_i_4__0_n_3\,
      CO(1) => \tmp_product_i_4__0_n_4\,
      CO(0) => \tmp_product_i_4__0_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_30__0_n_2\,
      DI(2) => \tmp_product_i_31__0_n_2\,
      DI(1) => \tmp_product_i_32__0_n_2\,
      DI(0) => \tmp_product_i_33__0_n_2\,
      O(3 downto 0) => r_V_3_fu_468_p2(7 downto 4),
      S(3) => \tmp_product_i_34__0_n_2\,
      S(2) => \tmp_product_i_35__0_n_2\,
      S(1) => \tmp_product_i_36__0_n_2\,
      S(0) => \tmp_product_i_37__0_n_2\
    );
tmp_product_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_5_n_2,
      CO(2) => tmp_product_i_5_n_3,
      CO(1) => tmp_product_i_5_n_4,
      CO(0) => tmp_product_i_5_n_5,
      CYINIT => '0',
      DI(3) => tmp_product_i_38_n_2,
      DI(2) => tmp_product_i_39_n_2,
      DI(1) => tmp_product_i_40_n_2,
      DI(0) => tmp_product_i_41_n_2,
      O(3 downto 0) => r_V_fu_473_p2(3 downto 0),
      S(3) => tmp_product_i_42_n_2,
      S(2) => tmp_product_i_43_n_2,
      S(1) => tmp_product_i_44_n_2,
      S(0) => tmp_product_i_45_n_2
    );
\tmp_product_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product_i_5__0_n_2\,
      CO(2) => \tmp_product_i_5__0_n_3\,
      CO(1) => \tmp_product_i_5__0_n_4\,
      CO(0) => \tmp_product_i_5__0_n_5\,
      CYINIT => '1',
      DI(3) => \tmp_product_i_38__0_n_2\,
      DI(2) => \tmp_product_i_39__0_n_2\,
      DI(1) => \tmp_product_i_40__0_n_2\,
      DI(0) => \tmp_product_i_41__0_n_2\,
      O(3 downto 0) => r_V_3_fu_468_p2(3 downto 0),
      S(3) => \tmp_product_i_42__0_n_2\,
      S(2) => \tmp_product_i_43__0_n_2\,
      S(1) => \tmp_product_i_44__0_n_2\,
      S(0) => \tmp_product_i_45__0_n_2\
    );
tmp_product_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(19),
      O => tmp_product_i_6_n_2
    );
\tmp_product_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(19),
      O => \tmp_product_i_6__0_n_2\
    );
tmp_product_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(18),
      O => tmp_product_i_7_n_2
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(18),
      O => \tmp_product_i_7__0_n_2\
    );
tmp_product_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(17),
      O => tmp_product_i_8_n_2
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(17),
      O => \tmp_product_i_8__0_n_2\
    );
tmp_product_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_sel_rd_reg_rep_n_2,
      I2 => B_V_data_1_payload_A(16),
      O => tmp_product_i_9_n_2
    );
\tmp_product_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(16),
      O => \tmp_product_i_9__0_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both_3 is
  port (
    OUTPUT_r_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \empty_35_reg_318_reg[1]\ : out STD_LOGIC;
    tmp_int_reg_328 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_last_V_reg_906_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[49]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_buffer_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[49]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[49]_1\ : out STD_LOGIC;
    \tmp_2_reg_841_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_30\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_2_reg_841_reg[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_36\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_38\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_41\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_42\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_43\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_47\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_48\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_49\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_50\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_51\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_52\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_53\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_54\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_55\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_56\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_57\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_58\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_59\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_60\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_reg_841_reg[0]_61\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    empty_35_reg_318 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_35_reg_318_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_35_reg_318_reg[1]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[51]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_last_V_reg_906 : in STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg : in STD_LOGIC;
    tmp_2_reg_841 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_B_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    ram_reg_1_27 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both_3 : entity is "guitar_effects_regslice_both";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both_3;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both_3 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__6_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__5_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^output_r_tready_int_regslice\ : STD_LOGIC;
  signal ap_phi_mux_tmp_int_phi_fu_332_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^tmp_int_reg_328\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__12\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[0]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[10]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[11]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[12]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[13]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[14]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[15]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[16]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[17]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[18]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[19]_INST_0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[1]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[20]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[21]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[22]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[23]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[24]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[25]_INST_0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[26]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[27]_INST_0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[28]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[29]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[2]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[30]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[31]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[3]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[4]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[5]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[6]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[7]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[8]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[9]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[49]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_CS_fsm[50]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \empty_fu_148[31]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_axilite_out[31]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tmp_int_reg_328[31]_i_1\ : label is "soft_lutpair155";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  OUTPUT_r_TREADY_int_regslice <= \^output_r_tready_int_regslice\;
  tmp_int_reg_328 <= \^tmp_int_reg_328\;
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(0),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(0),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(10),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(10),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(11),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(11),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(12),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(12),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(13),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(13),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(14),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(14),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(15),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(15),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(16),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(16),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(17),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(17),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(18),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(18),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(19),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(19),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(19)
    );
\B_V_data_1_payload_A[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(1),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(1),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(20),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(20),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(21),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(21),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(22),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(22),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(22)
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(23),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(23),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(23)
    );
\B_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(24),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(24),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(24)
    );
\B_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(25),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(25),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(25)
    );
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(26),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(26),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(26)
    );
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(27),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(27),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(27)
    );
\B_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(28),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(28),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(28)
    );
\B_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(29),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(29),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(29)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(2),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(2),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(2)
    );
\B_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(30),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(30),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(30)
    );
\B_V_data_1_payload_A[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^output_r_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(31),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(31),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(31)
    );
\B_V_data_1_payload_A[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(3),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(3),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(3)
    );
\B_V_data_1_payload_A[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(4),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(4),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(4)
    );
\B_V_data_1_payload_A[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(5),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(5),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(6),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(6),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(7),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(7),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(8),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(8),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(9),
      I1 => tmp_2_reg_841,
      I2 => \ap_CS_fsm_reg[51]\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(9),
      O => ap_phi_mux_tmp_int_phi_fu_332_p4(9)
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^output_r_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_332_p4(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => OUTPUT_r_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__6_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__6_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[51]\(5),
      I1 => \^output_r_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__5_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__5_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC4C"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^output_r_tready_int_regslice\,
      I3 => \ap_CS_fsm_reg[51]\(5),
      O => \B_V_data_1_state[0]_i_1_n_2\
    );
\B_V_data_1_state[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^output_r_tready_int_regslice\,
      I3 => \ap_CS_fsm_reg[51]\(5),
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_2\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^output_r_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(0)
    );
\OUTPUT_r_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(10)
    );
\OUTPUT_r_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(11)
    );
\OUTPUT_r_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(12)
    );
\OUTPUT_r_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(13)
    );
\OUTPUT_r_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(14)
    );
\OUTPUT_r_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(15)
    );
\OUTPUT_r_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(16)
    );
\OUTPUT_r_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(17)
    );
\OUTPUT_r_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(18)
    );
\OUTPUT_r_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(19)
    );
\OUTPUT_r_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(1)
    );
\OUTPUT_r_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(20)
    );
\OUTPUT_r_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(21)
    );
\OUTPUT_r_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(22)
    );
\OUTPUT_r_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(23)
    );
\OUTPUT_r_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(24)
    );
\OUTPUT_r_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(25)
    );
\OUTPUT_r_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(26)
    );
\OUTPUT_r_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(27)
    );
\OUTPUT_r_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(28)
    );
\OUTPUT_r_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(29)
    );
\OUTPUT_r_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(2)
    );
\OUTPUT_r_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(30)
    );
\OUTPUT_r_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(31)
    );
\OUTPUT_r_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(3)
    );
\OUTPUT_r_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(4)
    );
\OUTPUT_r_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(5)
    );
\OUTPUT_r_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(6)
    );
\OUTPUT_r_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(7)
    );
\OUTPUT_r_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(8)
    );
\OUTPUT_r_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(9)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \ap_CS_fsm_reg[51]\(7),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => OUTPUT_r_TREADY,
      I3 => \^output_r_tready_int_regslice\,
      O => D(0)
    );
\ap_CS_fsm[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[51]\(6),
      I1 => \^output_r_tready_int_regslice\,
      I2 => \ap_CS_fsm_reg[51]\(2),
      I3 => INPUT_r_TVALID_int_regslice,
      I4 => \ap_CS_fsm_reg[51]\(1),
      O => D(1)
    );
\ap_CS_fsm[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777474"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(3),
      I2 => \ap_CS_fsm_reg[51]\(4),
      I3 => \^output_r_tready_int_regslice\,
      I4 => \ap_CS_fsm_reg[51]\(5),
      O => D(2)
    );
\ap_CS_fsm[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => tmp_last_V_reg_906,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => \ap_CS_fsm_reg[51]\(6),
      O => D(3)
    );
\ap_CS_fsm[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F80808080"
    )
        port map (
      I0 => \ap_CS_fsm_reg[51]\(5),
      I1 => tmp_last_V_reg_906,
      I2 => \^output_r_tready_int_regslice\,
      I3 => OUTPUT_r_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => \ap_CS_fsm_reg[51]\(7),
      O => D(4)
    );
\empty_35_reg_318[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFFFFAAAAAAAA"
    )
        port map (
      I0 => empty_35_reg_318(0),
      I1 => Q(0),
      I2 => E(0),
      I3 => \empty_35_reg_318_reg[1]_0\(0),
      I4 => \empty_35_reg_318_reg[1]_1\,
      I5 => \^tmp_int_reg_328\,
      O => \empty_35_reg_318_reg[1]\
    );
\empty_fu_148[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[51]\(5),
      I1 => \^output_r_tready_int_regslice\,
      I2 => tmp_last_V_reg_906,
      O => \ap_CS_fsm_reg[49]\(0)
    );
\int_axilite_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_last_V_reg_906,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      O => \tmp_last_V_reg_906_reg[0]\(0)
    );
ram_reg_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[51]\(5),
      I1 => \^output_r_tready_int_regslice\,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I3 => \ap_CS_fsm_reg[51]\(0),
      I4 => \ap_CS_fsm_reg[51]\(3),
      O => \ap_CS_fsm_reg[49]_1\
    );
ram_reg_0_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => WEA(0)
    );
ram_reg_0_10_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_51\(0)
    );
ram_reg_0_11_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_29\(0)
    );
ram_reg_0_12_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_31\(0)
    );
ram_reg_0_13_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_33\(0)
    );
ram_reg_0_14_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_35\(0)
    );
ram_reg_0_15_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_37\(0)
    );
ram_reg_0_16_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_39\(0)
    );
ram_reg_0_17_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[51]\(5),
      I1 => \^output_r_tready_int_regslice\,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I3 => \ap_CS_fsm_reg[51]\(0),
      I4 => \ap_CS_fsm_reg[51]\(3),
      O => delay_buffer_ce0
    );
ram_reg_0_17_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_20\(0)
    );
ram_reg_0_18_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_22\(0)
    );
ram_reg_0_19_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_24\(0)
    );
ram_reg_0_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_54\(0)
    );
ram_reg_0_20_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_26\(0)
    );
ram_reg_0_21_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_28\(0)
    );
ram_reg_0_22_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_10\(0)
    );
ram_reg_0_23_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_12\(0)
    );
ram_reg_0_24_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_14\(0)
    );
ram_reg_0_25_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_16\(0)
    );
ram_reg_0_26_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_18\(0)
    );
ram_reg_0_27_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_0\(0)
    );
ram_reg_0_28_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_2\(0)
    );
ram_reg_0_29_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_4\(0)
    );
ram_reg_0_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_56\(0)
    );
ram_reg_0_30_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_6\(0)
    );
ram_reg_0_31_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_8\(0)
    );
ram_reg_0_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_58\(0)
    );
ram_reg_0_4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_60\(0)
    );
ram_reg_0_5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_41\(0)
    );
ram_reg_0_6_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_43\(0)
    );
ram_reg_0_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_45\(0)
    );
ram_reg_0_8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[51]\(5),
      I1 => \^output_r_tready_int_regslice\,
      I2 => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      I3 => \ap_CS_fsm_reg[51]\(0),
      I4 => \ap_CS_fsm_reg[51]\(3),
      O => \ap_CS_fsm_reg[49]_0\
    );
ram_reg_0_8_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_47\(0)
    );
ram_reg_0_9_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_49\(0)
    );
ram_reg_1_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_52\(0)
    );
ram_reg_1_10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_50\(0)
    );
ram_reg_1_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_30\(1)
    );
ram_reg_1_11_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_30\(0)
    );
ram_reg_1_12_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_32\(0)
    );
ram_reg_1_13_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_34\(0)
    );
ram_reg_1_14_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_36\(0)
    );
ram_reg_1_15_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_38\(0)
    );
ram_reg_1_16_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_40\(0)
    );
ram_reg_1_17_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_19\(0)
    );
ram_reg_1_18_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_21\(0)
    );
ram_reg_1_19_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_23\(0)
    );
ram_reg_1_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_53\(0)
    );
ram_reg_1_20_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_25\(0)
    );
ram_reg_1_21_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_27\(0)
    );
ram_reg_1_22_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_9\(0)
    );
ram_reg_1_23_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_11\(0)
    );
ram_reg_1_24_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_13\(0)
    );
ram_reg_1_25_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_15\(0)
    );
ram_reg_1_26_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_17\(0)
    );
ram_reg_1_27_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]\(0)
    );
ram_reg_1_28_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_1\(0)
    );
ram_reg_1_29_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_3\(0)
    );
ram_reg_1_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_55\(0)
    );
ram_reg_1_30_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_5\(0)
    );
ram_reg_1_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_7\(0)
    );
ram_reg_1_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_57\(0)
    );
ram_reg_1_4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_59\(0)
    );
ram_reg_1_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_61\(0)
    );
ram_reg_1_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_42\(0)
    );
ram_reg_1_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_44\(0)
    );
ram_reg_1_8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_46\(0)
    );
ram_reg_1_9_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => \ap_CS_fsm_reg[51]\(5),
      I2 => \^output_r_tready_int_regslice\,
      I3 => ram_reg_1_27,
      I4 => \ap_CS_fsm_reg[51]\(0),
      O => \tmp_2_reg_841_reg[0]_48\(0)
    );
\tmp_int_reg_328[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[51]\(5),
      I1 => \^output_r_tready_int_regslice\,
      I2 => tmp_2_reg_841,
      I3 => \ap_CS_fsm_reg[51]\(3),
      O => \^tmp_int_reg_328\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__7_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__11_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__11\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__11\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_891[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_891[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_891[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_891[3]_i_1\ : label is "soft_lutpair148";
begin
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TKEEP(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TKEEP(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TKEEP(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TKEEP(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TKEEP(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TKEEP(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TKEEP(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TKEEP(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__7_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__7_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8F8F8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => INPUT_r_TVALID_int_regslice,
      I4 => Q(0),
      O => \B_V_data_1_state[0]_i_1__11_n_2\
    );
\B_V_data_1_state[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__11_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_keep_V_reg_891[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_keep_V_reg_891[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_keep_V_reg_891[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_keep_V_reg_891[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_2\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_2\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_2\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__8_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__10_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__10\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__10\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_896[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_896[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_896[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_896[3]_i_1\ : label is "soft_lutpair152";
begin
\B_V_data_1_payload_A[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TSTRB(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TSTRB(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TSTRB(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TSTRB(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TSTRB(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TSTRB(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TSTRB(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TSTRB(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__8_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__8_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8F8F8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => INPUT_r_TVALID_int_regslice,
      I4 => Q(0),
      O => \B_V_data_1_state[0]_i_1__10_n_2\
    );
\B_V_data_1_state[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__10_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_strb_V_reg_896[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_strb_V_reg_896[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_strb_V_reg_896[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_strb_V_reg_896[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_6\ is
  port (
    OUTPUT_r_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TREADY_int_regslice : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_6\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_6\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_6\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__7_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__7\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \OUTPUT_r_TKEEP[0]_INST_0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \OUTPUT_r_TKEEP[1]_INST_0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \OUTPUT_r_TKEEP[2]_INST_0\ : label is "soft_lutpair186";
begin
\B_V_data_1_payload_A[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => OUTPUT_r_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__7_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__7_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_2
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_2,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8800"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_2\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAFFFF"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TKEEP(0)
    );
\OUTPUT_r_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TKEEP(1)
    );
\OUTPUT_r_TKEEP[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => OUTPUT_r_TKEEP(2)
    );
\OUTPUT_r_TKEEP[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => OUTPUT_r_TKEEP(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_8\ is
  port (
    OUTPUT_r_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TREADY_int_regslice : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_8\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_8\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_8\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__8_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__8\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \OUTPUT_r_TSTRB[0]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \OUTPUT_r_TSTRB[1]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \OUTPUT_r_TSTRB[2]_INST_0\ : label is "soft_lutpair191";
begin
\B_V_data_1_payload_A[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => OUTPUT_r_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__8_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__8_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8800"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__1_n_2\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAFFFF"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TSTRB(0)
    );
\OUTPUT_r_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TSTRB(1)
    );
\OUTPUT_r_TSTRB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => OUTPUT_r_TSTRB(2)
    );
\OUTPUT_r_TSTRB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => OUTPUT_r_TSTRB(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__9_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__9_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__9\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__9\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tmp_user_V_reg_901[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tmp_user_V_reg_901[1]_i_1\ : label is "soft_lutpair154";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => INPUT_r_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_2\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => INPUT_r_TUSER(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_2\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_2\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => INPUT_r_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_2\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => INPUT_r_TUSER(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_2\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_2\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__9_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__9_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8F8F8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => INPUT_r_TVALID_int_regslice,
      I4 => Q(0),
      O => \B_V_data_1_state[0]_i_1__9_n_2\
    );
\B_V_data_1_state[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__9_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_user_V_reg_901[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_user_V_reg_901[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1_9\ is
  port (
    OUTPUT_r_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TREADY_int_regslice : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1_9\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1_9\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1_9\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__9_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__9\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \OUTPUT_r_TUSER[0]_INST_0\ : label is "soft_lutpair193";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_A[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1__0_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1__0_n_2\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_B[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1__0_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1__0_n_2\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => OUTPUT_r_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__9_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__9_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8800"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__2_n_2\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAFFFF"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TUSER(0)
    );
\OUTPUT_r_TUSER[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TUSER(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2\ is
  port (
    INPUT_r_TLAST_int_regslice : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__10_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__8_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__8\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__8\ : label is "soft_lutpair149";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => INPUT_r_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => INPUT_r_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__10_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__10_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8F8F8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => INPUT_r_TVALID_int_regslice,
      I4 => Q(0),
      O => \B_V_data_1_state[0]_i_1__8_n_2\
    );
\B_V_data_1_state[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__8_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_last_V_reg_906[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => INPUT_r_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2_7\ is
  port (
    OUTPUT_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TREADY_int_regslice : in STD_LOGIC;
    tmp_last_V_reg_906 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2_7\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2_7\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2_7\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__10_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__10\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \OUTPUT_r_TLAST[0]_INST_0\ : label is "soft_lutpair188";
begin
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => tmp_last_V_reg_906,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__3_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__3_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => tmp_last_V_reg_906,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => OUTPUT_r_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__10_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__10_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8800"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_2\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAFFFF"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => OUTPUT_r_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TID : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__11_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_910[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_910[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_910[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_910[3]_i_1\ : label is "soft_lutpair145";
begin
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TID(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TID(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TID(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TID(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TID(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__11_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__11_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8F8F8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => INPUT_r_TVALID_int_regslice,
      I4 => Q(0),
      O => \B_V_data_1_state[0]_i_1__7_n_2\
    );
\B_V_data_1_state[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__7_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_id_V_reg_910[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_id_V_reg_910[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_id_V_reg_910[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_id_V_reg_910[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
\tmp_id_V_reg_910[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3_5\ is
  port (
    OUTPUT_r_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TREADY_int_regslice : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3_5\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3_5\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3_5\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__11_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__11\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[0]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[1]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[2]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[3]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[4]_INST_0\ : label is "soft_lutpair183";
begin
\B_V_data_1_payload_A[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[4]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[4]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[4]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[4]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[4]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => OUTPUT_r_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__11_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__11_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8800"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__4_n_2\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAFFFF"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TID(0)
    );
\OUTPUT_r_TID[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TID(1)
    );
\OUTPUT_r_TID[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => OUTPUT_r_TID(2)
    );
\OUTPUT_r_TID[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => OUTPUT_r_TID(3)
    );
\OUTPUT_r_TID[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => OUTPUT_r_TID(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_2 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__12_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_915[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_915[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_915[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_915[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_915[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_915[5]_i_1\ : label is "soft_lutpair142";
begin
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDEST(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDEST(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDEST(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDEST(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDEST(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => INPUT_r_TDEST(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_2
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_2,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__12_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__12_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8F8F8F8"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[1]\,
      I1 => INPUT_r_TVALID,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => INPUT_r_TVALID_int_regslice,
      I4 => Q(0),
      O => \B_V_data_1_state[0]_i_1__6_n_2\
    );
\B_V_data_1_state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => INPUT_r_TVALID_int_regslice,
      I2 => Q(0),
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__6_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_dest_V_reg_915[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_dest_V_reg_915[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_dest_V_reg_915[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_dest_V_reg_915[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
\tmp_dest_V_reg_915[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => D(4)
    );
\tmp_dest_V_reg_915[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4_4\ is
  port (
    OUTPUT_r_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TREADY_int_regslice : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4_4\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4_4\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4_4\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__12_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__12\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[0]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[1]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[2]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[3]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[4]_INST_0\ : label is "soft_lutpair179";
begin
\B_V_data_1_payload_A[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[5]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[5]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[5]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[5]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[5]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[5]_0\(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => OUTPUT_r_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__12_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__12_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8800"
    )
        port map (
      I0 => OUTPUT_r_TREADY_int_regslice,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__5_n_2\
    );
\B_V_data_1_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAFFFF"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => Q(0),
      I2 => OUTPUT_r_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__5_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TDEST(0)
    );
\OUTPUT_r_TDEST[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TDEST(1)
    );
\OUTPUT_r_TDEST[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => OUTPUT_r_TDEST(2)
    );
\OUTPUT_r_TDEST[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => OUTPUT_r_TDEST(3)
    );
\OUTPUT_r_TDEST[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => OUTPUT_r_TDEST(4)
    );
\OUTPUT_r_TDEST[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => OUTPUT_r_TDEST(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq is
  port (
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[48]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]\ : out STD_LOGIC;
    \r_stage_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O116 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm[1]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq : entity is "guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[40]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[48]\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_9\ : STD_LOGIC;
  signal cal_tmp_carry_i_2_n_2 : STD_LOGIC;
  signal cal_tmp_carry_i_3_n_2 : STD_LOGIC;
  signal cal_tmp_carry_i_4_n_2 : STD_LOGIC;
  signal cal_tmp_carry_i_5_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal cal_tmp_carry_n_9 : STD_LOGIC;
  signal \dividend0_reg_n_2_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg_n_2_[0]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[10]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[11]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[12]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[13]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[14]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[15]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[16]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[17]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[18]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[19]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[1]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[20]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[21]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[22]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[23]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[24]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[25]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[26]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[27]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[28]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[29]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[2]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[30]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[31]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[3]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[4]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[5]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[6]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[7]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[8]\ : STD_LOGIC;
  signal \r_stage_reg_n_2_[9]\ : STD_LOGIC;
  signal \remd[11]_i_2_n_2\ : STD_LOGIC;
  signal \remd[11]_i_3_n_2\ : STD_LOGIC;
  signal \remd[11]_i_4_n_2\ : STD_LOGIC;
  signal \remd[11]_i_5_n_2\ : STD_LOGIC;
  signal \remd[15]_i_2_n_2\ : STD_LOGIC;
  signal \remd[15]_i_3_n_2\ : STD_LOGIC;
  signal \remd[15]_i_4_n_2\ : STD_LOGIC;
  signal \remd[15]_i_5_n_2\ : STD_LOGIC;
  signal \remd[3]_i_2_n_2\ : STD_LOGIC;
  signal \remd[3]_i_3_n_2\ : STD_LOGIC;
  signal \remd[3]_i_4_n_2\ : STD_LOGIC;
  signal \remd[3]_i_5_n_2\ : STD_LOGIC;
  signal \remd[7]_i_2_n_2\ : STD_LOGIC;
  signal \remd[7]_i_3_n_2\ : STD_LOGIC;
  signal \remd[7]_i_4_n_2\ : STD_LOGIC;
  signal \remd[7]_i_5_n_2\ : STD_LOGIC;
  signal \remd_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \remd_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \remd_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \remd_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \remd_tmp[0]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_2\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal sign0 : STD_LOGIC;
  signal start0_i_4_n_2 : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_remd_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dividend_tmp[30]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair198";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \remd_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[7]_i_1\ : label is 35;
begin
  \ap_CS_fsm_reg[0]\(0) <= \^ap_cs_fsm_reg[0]\(0);
  \ap_CS_fsm_reg[40]\ <= \^ap_cs_fsm_reg[40]\;
  \ap_CS_fsm_reg[48]\ <= \^ap_cs_fsm_reg[48]\;
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_2,
      CO(2) => cal_tmp_carry_n_3,
      CO(1) => cal_tmp_carry_n_4,
      CO(0) => cal_tmp_carry_n_5,
      CYINIT => '1',
      DI(3) => '1',
      DI(2) => remd_tmp_mux(1),
      DI(1 downto 0) => B"11",
      O(3) => cal_tmp_carry_n_6,
      O(2) => cal_tmp_carry_n_7,
      O(1) => cal_tmp_carry_n_8,
      O(0) => cal_tmp_carry_n_9,
      S(3) => cal_tmp_carry_i_2_n_2,
      S(2) => cal_tmp_carry_i_3_n_2,
      S(1) => cal_tmp_carry_i_4_n_2,
      S(0) => cal_tmp_carry_i_5_n_2
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_2,
      CO(3) => \cal_tmp_carry__0_n_2\,
      CO(2) => \cal_tmp_carry__0_n_3\,
      CO(1) => \cal_tmp_carry__0_n_4\,
      CO(0) => \cal_tmp_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => remd_tmp_mux(5),
      DI(1 downto 0) => B"11",
      O(3) => \cal_tmp_carry__0_n_6\,
      O(2) => \cal_tmp_carry__0_n_7\,
      O(1) => \cal_tmp_carry__0_n_8\,
      O(0) => \cal_tmp_carry__0_n_9\,
      S(3) => \cal_tmp_carry__0_i_2_n_2\,
      S(2) => \cal_tmp_carry__0_i_3_n_2\,
      S(1) => \cal_tmp_carry__0_i_4_n_2\,
      S(0) => \cal_tmp_carry__0_i_5_n_2\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(6),
      O => \cal_tmp_carry__0_i_2_n_2\
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \cal_tmp_carry__0_i_3_n_2\
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(4),
      O => \cal_tmp_carry__0_i_4_n_2\
    );
\cal_tmp_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(3),
      O => \cal_tmp_carry__0_i_5_n_2\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_2\,
      CO(3) => \cal_tmp_carry__1_n_2\,
      CO(2) => \cal_tmp_carry__1_n_3\,
      CO(1) => \cal_tmp_carry__1_n_4\,
      CO(0) => \cal_tmp_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => remd_tmp_mux(10 downto 9),
      DI(1 downto 0) => B"11",
      O(3) => \cal_tmp_carry__1_n_6\,
      O(2) => \cal_tmp_carry__1_n_7\,
      O(1) => \cal_tmp_carry__1_n_8\,
      O(0) => \cal_tmp_carry__1_n_9\,
      S(3) => \cal_tmp_carry__1_i_3_n_2\,
      S(2) => \cal_tmp_carry__1_i_4_n_2\,
      S(1) => \cal_tmp_carry__1_i_5_n_2\,
      S(0) => \cal_tmp_carry__1_i_6_n_2\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(10)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(9)
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \cal_tmp_carry__1_i_3_n_2\
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \cal_tmp_carry__1_i_4_n_2\
    );
\cal_tmp_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(8),
      O => \cal_tmp_carry__1_i_5_n_2\
    );
\cal_tmp_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(7),
      O => \cal_tmp_carry__1_i_6_n_2\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_2\,
      CO(3) => \cal_tmp_carry__2_n_2\,
      CO(2) => \cal_tmp_carry__2_n_3\,
      CO(1) => \cal_tmp_carry__2_n_4\,
      CO(0) => \cal_tmp_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => remd_tmp_mux(14),
      DI(2) => '1',
      DI(1) => remd_tmp_mux(12),
      DI(0) => '1',
      O(3) => \cal_tmp_carry__2_n_6\,
      O(2) => \cal_tmp_carry__2_n_7\,
      O(1) => \cal_tmp_carry__2_n_8\,
      O(0) => \cal_tmp_carry__2_n_9\,
      S(3) => \cal_tmp_carry__2_i_3_n_2\,
      S(2) => \cal_tmp_carry__2_i_4_n_2\,
      S(1) => \cal_tmp_carry__2_i_5_n_2\,
      S(0) => \cal_tmp_carry__2_i_6_n_2\
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(14)
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(12)
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \cal_tmp_carry__2_i_3_n_2\
    );
\cal_tmp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(13),
      O => \cal_tmp_carry__2_i_4_n_2\
    );
\cal_tmp_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \cal_tmp_carry__2_i_5_n_2\
    );
\cal_tmp_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(11),
      O => \cal_tmp_carry__2_i_6_n_2\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_2\,
      CO(3) => \cal_tmp_carry__3_n_2\,
      CO(2) => \cal_tmp_carry__3_n_3\,
      CO(1) => \cal_tmp_carry__3_n_4\,
      CO(0) => \cal_tmp_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_6\,
      O(2) => \cal_tmp_carry__3_n_7\,
      O(1) => \cal_tmp_carry__3_n_8\,
      O(0) => \cal_tmp_carry__3_n_9\,
      S(3) => \cal_tmp_carry__3_i_1_n_2\,
      S(2) => \cal_tmp_carry__3_i_2_n_2\,
      S(1) => \cal_tmp_carry__3_i_3_n_2\,
      S(0) => \cal_tmp_carry__3_i_4_n_2\
    );
\cal_tmp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(18),
      O => \cal_tmp_carry__3_i_1_n_2\
    );
\cal_tmp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(17),
      O => \cal_tmp_carry__3_i_2_n_2\
    );
\cal_tmp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(16),
      O => \cal_tmp_carry__3_i_3_n_2\
    );
\cal_tmp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(15),
      O => \cal_tmp_carry__3_i_4_n_2\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_2\,
      CO(3) => \cal_tmp_carry__4_n_2\,
      CO(2) => \cal_tmp_carry__4_n_3\,
      CO(1) => \cal_tmp_carry__4_n_4\,
      CO(0) => \cal_tmp_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_6\,
      O(2) => \cal_tmp_carry__4_n_7\,
      O(1) => \cal_tmp_carry__4_n_8\,
      O(0) => \cal_tmp_carry__4_n_9\,
      S(3) => \cal_tmp_carry__4_i_1_n_2\,
      S(2) => \cal_tmp_carry__4_i_2_n_2\,
      S(1) => \cal_tmp_carry__4_i_3_n_2\,
      S(0) => \cal_tmp_carry__4_i_4_n_2\
    );
\cal_tmp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(22),
      O => \cal_tmp_carry__4_i_1_n_2\
    );
\cal_tmp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(21),
      O => \cal_tmp_carry__4_i_2_n_2\
    );
\cal_tmp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(20),
      O => \cal_tmp_carry__4_i_3_n_2\
    );
\cal_tmp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(19),
      O => \cal_tmp_carry__4_i_4_n_2\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_2\,
      CO(3) => \cal_tmp_carry__5_n_2\,
      CO(2) => \cal_tmp_carry__5_n_3\,
      CO(1) => \cal_tmp_carry__5_n_4\,
      CO(0) => \cal_tmp_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_6\,
      O(2) => \cal_tmp_carry__5_n_7\,
      O(1) => \cal_tmp_carry__5_n_8\,
      O(0) => \cal_tmp_carry__5_n_9\,
      S(3) => \cal_tmp_carry__5_i_1_n_2\,
      S(2) => \cal_tmp_carry__5_i_2_n_2\,
      S(1) => \cal_tmp_carry__5_i_3_n_2\,
      S(0) => \cal_tmp_carry__5_i_4_n_2\
    );
\cal_tmp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(26),
      O => \cal_tmp_carry__5_i_1_n_2\
    );
\cal_tmp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(25),
      O => \cal_tmp_carry__5_i_2_n_2\
    );
\cal_tmp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(24),
      O => \cal_tmp_carry__5_i_3_n_2\
    );
\cal_tmp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(23),
      O => \cal_tmp_carry__5_i_4_n_2\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_2\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_3\,
      CO(1) => \cal_tmp_carry__6_n_4\,
      CO(0) => \cal_tmp_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_7\,
      O(1) => \cal_tmp_carry__6_n_8\,
      O(0) => \cal_tmp_carry__6_n_9\,
      S(3) => \cal_tmp_carry__6_i_1_n_2\,
      S(2) => \cal_tmp_carry__6_i_2_n_2\,
      S(1) => \cal_tmp_carry__6_i_3_n_2\,
      S(0) => \cal_tmp_carry__6_i_4_n_2\
    );
\cal_tmp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(30),
      O => \cal_tmp_carry__6_i_1_n_2\
    );
\cal_tmp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(29),
      O => \cal_tmp_carry__6_i_2_n_2\
    );
\cal_tmp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(28),
      O => \cal_tmp_carry__6_i_3_n_2\
    );
\cal_tmp_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(27),
      O => \cal_tmp_carry__6_i_4_n_2\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(2),
      O => cal_tmp_carry_i_2_n_2
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg_n_2_[0]\,
      O => cal_tmp_carry_i_3_n_2
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(0),
      O => cal_tmp_carry_i_4_n_2
    );
cal_tmp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => dividend_tmp(31),
      I2 => \dividend0_reg_n_2_[31]\,
      O => cal_tmp_carry_i_5_n_2
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(0),
      Q => \dividend0_reg_n_2_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \dividend0_reg_n_2_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \dividend0_reg_n_2_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \dividend0_reg_n_2_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \dividend0_reg_n_2_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \dividend0_reg_n_2_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \dividend0_reg_n_2_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \dividend0_reg_n_2_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \dividend0_reg_n_2_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \dividend0_reg_n_2_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \dividend0_reg_n_2_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \dividend0_reg_n_2_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \dividend0_reg_n_2_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \dividend0_reg_n_2_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \dividend0_reg_n_2_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \dividend0_reg_n_2_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \dividend0_reg_n_2_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \dividend0_reg_n_2_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \dividend0_reg_n_2_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \dividend0_reg_n_2_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \dividend0_reg_n_2_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[10]_i_1_n_2\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[11]_i_1_n_2\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[12]_i_1_n_2\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[13]_i_1_n_2\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[14]_i_1_n_2\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[15]_i_1_n_2\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[16]_i_1_n_2\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[17]_i_1_n_2\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[18]_i_1_n_2\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[19]_i_1_n_2\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[1]_i_1_n_2\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[20]_i_1_n_2\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[21]_i_1_n_2\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[22]_i_1_n_2\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[23]_i_1_n_2\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[24]_i_1_n_2\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[25]_i_1_n_2\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[26]_i_1_n_2\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[27]_i_1_n_2\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[28]_i_1_n_2\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[29]_i_1_n_2\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[2]_i_1_n_2\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[30]_i_1_n_2\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[31]_i_1_n_2\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[3]_i_1_n_2\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[4]_i_1_n_2\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[5]_i_1_n_2\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[6]_i_1_n_2\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[7]_i_1_n_2\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[8]_i_1_n_2\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[9]_i_1_n_2\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[10]_i_1_n_2\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[11]_i_1_n_2\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[12]_i_1_n_2\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[13]_i_1_n_2\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[14]_i_1_n_2\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[15]_i_1_n_2\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[16]_i_1_n_2\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[17]_i_1_n_2\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[18]_i_1_n_2\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[19]_i_1_n_2\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[1]_i_1_n_2\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[20]_i_1_n_2\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[21]_i_1_n_2\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[22]_i_1_n_2\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[23]_i_1_n_2\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[24]_i_1_n_2\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[25]_i_1_n_2\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[26]_i_1_n_2\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[27]_i_1_n_2\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[28]_i_1_n_2\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[29]_i_1_n_2\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[2]_i_1_n_2\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[30]_i_1_n_2\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[31]_i_1_n_2\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[3]_i_1_n_2\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[4]_i_1_n_2\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[5]_i_1_n_2\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[6]_i_1_n_2\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[7]_i_1_n_2\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[8]_i_1_n_2\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \dividend_tmp[9]_i_1_n_2\,
      Q => dividend_tmp(9),
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => E(0),
      Q => \r_stage_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[9]\,
      Q => \r_stage_reg_n_2_[10]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[10]\,
      Q => \r_stage_reg_n_2_[11]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[11]\,
      Q => \r_stage_reg_n_2_[12]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[12]\,
      Q => \r_stage_reg_n_2_[13]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[13]\,
      Q => \r_stage_reg_n_2_[14]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[14]\,
      Q => \r_stage_reg_n_2_[15]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[15]\,
      Q => \r_stage_reg_n_2_[16]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[16]\,
      Q => \r_stage_reg_n_2_[17]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[17]\,
      Q => \r_stage_reg_n_2_[18]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[18]\,
      Q => \r_stage_reg_n_2_[19]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[0]\,
      Q => \r_stage_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[19]\,
      Q => \r_stage_reg_n_2_[20]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[20]\,
      Q => \r_stage_reg_n_2_[21]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[21]\,
      Q => \r_stage_reg_n_2_[22]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[22]\,
      Q => \r_stage_reg_n_2_[23]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[23]\,
      Q => \r_stage_reg_n_2_[24]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[24]\,
      Q => \r_stage_reg_n_2_[25]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[25]\,
      Q => \r_stage_reg_n_2_[26]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[26]\,
      Q => \r_stage_reg_n_2_[27]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[27]\,
      Q => \r_stage_reg_n_2_[28]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[28]\,
      Q => \r_stage_reg_n_2_[29]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[1]\,
      Q => \r_stage_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[29]\,
      Q => \r_stage_reg_n_2_[30]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[30]\,
      Q => \r_stage_reg_n_2_[31]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[31]\,
      Q => \r_stage_reg[32]_0\(0),
      R => ap_rst_n_inv
    );
\r_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[2]\,
      Q => \r_stage_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[3]\,
      Q => \r_stage_reg_n_2_[4]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[4]\,
      Q => \r_stage_reg_n_2_[5]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[5]\,
      Q => \r_stage_reg_n_2_[6]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[6]\,
      Q => \r_stage_reg_n_2_[7]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[7]\,
      Q => \r_stage_reg_n_2_[8]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \r_stage_reg_n_2_[8]\,
      Q => \r_stage_reg_n_2_[9]\,
      R => ap_rst_n_inv
    );
\remd[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(11),
      O => \remd[11]_i_2_n_2\
    );
\remd[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(10),
      O => \remd[11]_i_3_n_2\
    );
\remd[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(9),
      O => \remd[11]_i_4_n_2\
    );
\remd[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(8),
      O => \remd[11]_i_5_n_2\
    );
\remd[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(15),
      O => \remd[15]_i_2_n_2\
    );
\remd[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(14),
      O => \remd[15]_i_3_n_2\
    );
\remd[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(13),
      O => \remd[15]_i_4_n_2\
    );
\remd[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(12),
      O => \remd[15]_i_5_n_2\
    );
\remd[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(3),
      O => \remd[3]_i_2_n_2\
    );
\remd[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(2),
      O => \remd[3]_i_3_n_2\
    );
\remd[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(1),
      O => \remd[3]_i_4_n_2\
    );
\remd[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(0),
      O => \remd[3]_i_5_n_2\
    );
\remd[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(7),
      O => \remd[7]_i_2_n_2\
    );
\remd[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(6),
      O => \remd[7]_i_3_n_2\
    );
\remd[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(5),
      O => \remd[7]_i_4_n_2\
    );
\remd[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(4),
      O => \remd[7]_i_5_n_2\
    );
\remd_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[7]_i_1_n_2\,
      CO(3) => \remd_reg[11]_i_1_n_2\,
      CO(2) => \remd_reg[11]_i_1_n_3\,
      CO(1) => \remd_reg[11]_i_1_n_4\,
      CO(0) => \remd_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O116(11 downto 8),
      S(3) => \remd[11]_i_2_n_2\,
      S(2) => \remd[11]_i_3_n_2\,
      S(1) => \remd[11]_i_4_n_2\,
      S(0) => \remd[11]_i_5_n_2\
    );
\remd_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[11]_i_1_n_2\,
      CO(3) => \NLW_remd_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \remd_reg[15]_i_1_n_3\,
      CO(1) => \remd_reg[15]_i_1_n_4\,
      CO(0) => \remd_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O116(15 downto 12),
      S(3) => \remd[15]_i_2_n_2\,
      S(2) => \remd[15]_i_3_n_2\,
      S(1) => \remd[15]_i_4_n_2\,
      S(0) => \remd[15]_i_5_n_2\
    );
\remd_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \remd_reg[3]_i_1_n_2\,
      CO(2) => \remd_reg[3]_i_1_n_3\,
      CO(1) => \remd_reg[3]_i_1_n_4\,
      CO(0) => \remd_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sign0,
      O(3 downto 0) => O116(3 downto 0),
      S(3) => \remd[3]_i_2_n_2\,
      S(2) => \remd[3]_i_3_n_2\,
      S(1) => \remd[3]_i_4_n_2\,
      S(0) => \remd[3]_i_5_n_2\
    );
\remd_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[3]_i_1_n_2\,
      CO(3) => \remd_reg[7]_i_1_n_2\,
      CO(2) => \remd_reg[7]_i_1_n_3\,
      CO(1) => \remd_reg[7]_i_1_n_4\,
      CO(0) => \remd_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O116(7 downto 4),
      S(3) => \remd[7]_i_2_n_2\,
      S(2) => \remd[7]_i_3_n_2\,
      S(1) => \remd[7]_i_4_n_2\,
      S(0) => \remd[7]_i_5_n_2\
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_2_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg_n_2_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_9,
      O => \remd_tmp[0]_i_1_n_2\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[10]_i_1_n_2\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[11]_i_1_n_2\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_9\,
      O => \remd_tmp[12]_i_1_n_2\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[13]_i_1_n_2\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[14]_i_1_n_2\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[15]_i_1_n_2\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(15),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_9\,
      O => \remd_tmp[16]_i_1_n_2\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(16),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[17]_i_1_n_2\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(17),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[18]_i_1_n_2\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(18),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[19]_i_1_n_2\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_8,
      O => \remd_tmp[1]_i_1_n_2\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(19),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_9\,
      O => \remd_tmp[20]_i_1_n_2\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(20),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[21]_i_1_n_2\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(21),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[22]_i_1_n_2\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(22),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[23]_i_1_n_2\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(23),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_9\,
      O => \remd_tmp[24]_i_1_n_2\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(24),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[25]_i_1_n_2\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(25),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[26]_i_1_n_2\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(26),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[27]_i_1_n_2\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(27),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_9\,
      O => \remd_tmp[28]_i_1_n_2\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(28),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[29]_i_1_n_2\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[2]_i_1_n_2\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(29),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[30]_i_1_n_2\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[3]_i_1_n_2\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_9\,
      O => \remd_tmp[4]_i_1_n_2\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[5]_i_1_n_2\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[6]_i_1_n_2\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[7]_i_1_n_2\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_9\,
      O => \remd_tmp[8]_i_1_n_2\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[9]_i_1_n_2\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[0]_i_1_n_2\,
      Q => remd_tmp(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[10]_i_1_n_2\,
      Q => remd_tmp(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[11]_i_1_n_2\,
      Q => remd_tmp(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[12]_i_1_n_2\,
      Q => remd_tmp(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[13]_i_1_n_2\,
      Q => remd_tmp(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[14]_i_1_n_2\,
      Q => remd_tmp(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[15]_i_1_n_2\,
      Q => remd_tmp(15),
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[16]_i_1_n_2\,
      Q => remd_tmp(16),
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[17]_i_1_n_2\,
      Q => remd_tmp(17),
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[18]_i_1_n_2\,
      Q => remd_tmp(18),
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[19]_i_1_n_2\,
      Q => remd_tmp(19),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[1]_i_1_n_2\,
      Q => remd_tmp(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[20]_i_1_n_2\,
      Q => remd_tmp(20),
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[21]_i_1_n_2\,
      Q => remd_tmp(21),
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[22]_i_1_n_2\,
      Q => remd_tmp(22),
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[23]_i_1_n_2\,
      Q => remd_tmp(23),
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[24]_i_1_n_2\,
      Q => remd_tmp(24),
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[25]_i_1_n_2\,
      Q => remd_tmp(25),
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[26]_i_1_n_2\,
      Q => remd_tmp(26),
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[27]_i_1_n_2\,
      Q => remd_tmp(27),
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[28]_i_1_n_2\,
      Q => remd_tmp(28),
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[29]_i_1_n_2\,
      Q => remd_tmp(29),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[2]_i_1_n_2\,
      Q => remd_tmp(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[30]_i_1_n_2\,
      Q => remd_tmp(30),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[3]_i_1_n_2\,
      Q => remd_tmp(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[4]_i_1_n_2\,
      Q => remd_tmp(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[5]_i_1_n_2\,
      Q => remd_tmp(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[6]_i_1_n_2\,
      Q => remd_tmp(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[7]_i_1_n_2\,
      Q => remd_tmp(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[8]_i_1_n_2\,
      Q => remd_tmp(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]\(0),
      D => \remd_tmp[9]_i_1_n_2\,
      Q => remd_tmp(9),
      R => '0'
    );
\sign0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(1),
      Q => sign0,
      R => '0'
    );
start0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2\(0),
      I1 => \ap_CS_fsm[1]_i_2\(11),
      I2 => \ap_CS_fsm[1]_i_2\(6),
      I3 => \^ap_cs_fsm_reg[48]\,
      I4 => start0_i_4_n_2,
      O => \^ap_cs_fsm_reg[0]\(0)
    );
start0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2\(12),
      I1 => \ap_CS_fsm[1]_i_2\(13),
      I2 => \ap_CS_fsm[1]_i_2\(5),
      I3 => \ap_CS_fsm[1]_i_2\(14),
      I4 => \ap_CS_fsm[1]_i_2\(1),
      I5 => \ap_CS_fsm[1]_i_2\(2),
      O => \^ap_cs_fsm_reg[48]\
    );
start0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2\(7),
      I1 => \ap_CS_fsm[1]_i_2\(10),
      I2 => \ap_CS_fsm[1]_i_2\(8),
      I3 => \^ap_cs_fsm_reg[40]\,
      O => start0_i_4_n_2
    );
start0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2\(4),
      I1 => \ap_CS_fsm[1]_i_2\(15),
      I2 => \ap_CS_fsm[1]_i_2\(9),
      I3 => \ap_CS_fsm[1]_i_2\(3),
      O => \^ap_cs_fsm_reg[40]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_1 is
  port (
    start : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start0_reg : in STD_LOGIC;
    grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_1_reg_837 : in STD_LOGIC;
    add_ln141_reg_275 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_1 : entity is "guitar_effects_guitar_effects_Pipeline_1";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_1 is
  signal empty_fu_24 : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[0]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[1]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[2]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[3]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[4]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[5]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[6]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[7]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\empty_fu_24_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => p_0_in(0),
      Q => \empty_fu_24_reg_n_2_[0]\,
      R => '0'
    );
\empty_fu_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \empty_fu_24_reg_n_2_[1]\,
      R => '0'
    );
\empty_fu_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \empty_fu_24_reg_n_2_[2]\,
      R => '0'
    );
\empty_fu_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => p_0_in(3),
      Q => \empty_fu_24_reg_n_2_[3]\,
      R => '0'
    );
\empty_fu_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => p_0_in(4),
      Q => \empty_fu_24_reg_n_2_[4]\,
      R => '0'
    );
\empty_fu_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => p_0_in(5),
      Q => \empty_fu_24_reg_n_2_[5]\,
      R => '0'
    );
\empty_fu_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => p_0_in(6),
      Q => \empty_fu_24_reg_n_2_[6]\,
      R => '0'
    );
\empty_fu_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => p_0_in(7),
      Q => \empty_fu_24_reg_n_2_[7]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_11
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      D(7 downto 3) => p_0_in(7 downto 3),
      D(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      D(0) => p_0_in(0),
      E(0) => empty_fu_24,
      Q(7) => \empty_fu_24_reg_n_2_[7]\,
      Q(6) => \empty_fu_24_reg_n_2_[6]\,
      Q(5) => \empty_fu_24_reg_n_2_[5]\,
      Q(4) => \empty_fu_24_reg_n_2_[4]\,
      Q(3) => \empty_fu_24_reg_n_2_[3]\,
      Q(2) => \empty_fu_24_reg_n_2_[2]\,
      Q(1) => \empty_fu_24_reg_n_2_[1]\,
      Q(0) => \empty_fu_24_reg_n_2_[0]\,
      WEA(0) => WEA(0),
      add_ln141_reg_275(7 downto 0) => add_ln141_reg_275(7 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      ram_reg(3 downto 0) => Q(3 downto 0),
      ram_reg_0 => ram_reg,
      start => start,
      start0_reg => start0_reg,
      tmp_1_reg_837 => tmp_1_reg_837
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_2 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg : in STD_LOGIC;
    ram_reg_1_8 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_2 : entity is "guitar_effects_guitar_effects_Pipeline_2";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_2;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_2 is
  signal empty_28_fu_56_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \empty_28_fu_56_p2_carry__0_n_2\ : STD_LOGIC;
  signal \empty_28_fu_56_p2_carry__0_n_3\ : STD_LOGIC;
  signal \empty_28_fu_56_p2_carry__0_n_4\ : STD_LOGIC;
  signal \empty_28_fu_56_p2_carry__0_n_5\ : STD_LOGIC;
  signal \empty_28_fu_56_p2_carry__1_n_2\ : STD_LOGIC;
  signal \empty_28_fu_56_p2_carry__1_n_3\ : STD_LOGIC;
  signal \empty_28_fu_56_p2_carry__1_n_4\ : STD_LOGIC;
  signal \empty_28_fu_56_p2_carry__1_n_5\ : STD_LOGIC;
  signal \empty_28_fu_56_p2_carry__2_n_4\ : STD_LOGIC;
  signal \empty_28_fu_56_p2_carry__2_n_5\ : STD_LOGIC;
  signal empty_28_fu_56_p2_carry_n_2 : STD_LOGIC;
  signal empty_28_fu_56_p2_carry_n_3 : STD_LOGIC;
  signal empty_28_fu_56_p2_carry_n_4 : STD_LOGIC;
  signal empty_28_fu_56_p2_carry_n_5 : STD_LOGIC;
  signal empty_fu_24 : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[0]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[10]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[11]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[12]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[13]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[14]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[15]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[1]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[2]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[3]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[4]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[5]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[6]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[7]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[8]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_empty_28_fu_56_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_empty_28_fu_56_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of empty_28_fu_56_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \empty_28_fu_56_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \empty_28_fu_56_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \empty_28_fu_56_p2_carry__2\ : label is 35;
begin
empty_28_fu_56_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty_28_fu_56_p2_carry_n_2,
      CO(2) => empty_28_fu_56_p2_carry_n_3,
      CO(1) => empty_28_fu_56_p2_carry_n_4,
      CO(0) => empty_28_fu_56_p2_carry_n_5,
      CYINIT => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => empty_28_fu_56_p2(4 downto 1),
      S(3 downto 0) => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(4 downto 1)
    );
\empty_28_fu_56_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => empty_28_fu_56_p2_carry_n_2,
      CO(3) => \empty_28_fu_56_p2_carry__0_n_2\,
      CO(2) => \empty_28_fu_56_p2_carry__0_n_3\,
      CO(1) => \empty_28_fu_56_p2_carry__0_n_4\,
      CO(0) => \empty_28_fu_56_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => empty_28_fu_56_p2(8 downto 5),
      S(3 downto 0) => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(8 downto 5)
    );
\empty_28_fu_56_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_28_fu_56_p2_carry__0_n_2\,
      CO(3) => \empty_28_fu_56_p2_carry__1_n_2\,
      CO(2) => \empty_28_fu_56_p2_carry__1_n_3\,
      CO(1) => \empty_28_fu_56_p2_carry__1_n_4\,
      CO(0) => \empty_28_fu_56_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => empty_28_fu_56_p2(12 downto 9),
      S(3 downto 0) => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(12 downto 9)
    );
\empty_28_fu_56_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_28_fu_56_p2_carry__1_n_2\,
      CO(3 downto 2) => \NLW_empty_28_fu_56_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \empty_28_fu_56_p2_carry__2_n_4\,
      CO(0) => \empty_28_fu_56_p2_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_empty_28_fu_56_p2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => empty_28_fu_56_p2(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(15 downto 13)
    );
\empty_fu_24_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \empty_fu_24_reg_n_2_[0]\,
      R => '0'
    );
\empty_fu_24_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(10),
      Q => \empty_fu_24_reg_n_2_[10]\,
      R => '0'
    );
\empty_fu_24_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(11),
      Q => \empty_fu_24_reg_n_2_[11]\,
      R => '0'
    );
\empty_fu_24_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(12),
      Q => \empty_fu_24_reg_n_2_[12]\,
      R => '0'
    );
\empty_fu_24_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(13),
      Q => \empty_fu_24_reg_n_2_[13]\,
      R => '0'
    );
\empty_fu_24_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(14),
      Q => \empty_fu_24_reg_n_2_[14]\,
      R => '0'
    );
\empty_fu_24_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(15),
      Q => \empty_fu_24_reg_n_2_[15]\,
      R => '0'
    );
\empty_fu_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(1),
      Q => \empty_fu_24_reg_n_2_[1]\,
      R => '0'
    );
\empty_fu_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(2),
      Q => \empty_fu_24_reg_n_2_[2]\,
      R => '0'
    );
\empty_fu_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(3),
      Q => \empty_fu_24_reg_n_2_[3]\,
      R => '0'
    );
\empty_fu_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(4),
      Q => \empty_fu_24_reg_n_2_[4]\,
      R => '0'
    );
\empty_fu_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(5),
      Q => \empty_fu_24_reg_n_2_[5]\,
      R => '0'
    );
\empty_fu_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(6),
      Q => \empty_fu_24_reg_n_2_[6]\,
      R => '0'
    );
\empty_fu_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(7),
      Q => \empty_fu_24_reg_n_2_[7]\,
      R => '0'
    );
\empty_fu_24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(8),
      Q => \empty_fu_24_reg_n_2_[8]\,
      R => '0'
    );
\empty_fu_24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_fu_24,
      D => empty_28_fu_56_p2(9),
      Q => \empty_fu_24_reg_n_2_[9]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init_10
     port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      D(0) => D(0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[1]_2\ => \ap_CS_fsm_reg[1]_2\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_loop_init_int_reg_0(15 downto 0) => ap_loop_init_int_reg(15 downto 0),
      ap_loop_init_int_reg_1(15 downto 0) => ap_loop_init_int_reg_0(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_fu_24 => empty_fu_24,
      grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg,
      grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_38,
      grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(15 downto 0) => grp_guitar_effects_Pipeline_2_fu_347_delay_buffer_address0(15 downto 0),
      ram_reg_1_31 => \empty_fu_24_reg_n_2_[15]\,
      ram_reg_1_31_0 => \empty_fu_24_reg_n_2_[3]\,
      ram_reg_1_31_1 => \empty_fu_24_reg_n_2_[8]\,
      ram_reg_1_31_10 => \empty_fu_24_reg_n_2_[10]\,
      ram_reg_1_31_11 => \empty_fu_24_reg_n_2_[11]\,
      ram_reg_1_31_12 => \empty_fu_24_reg_n_2_[12]\,
      ram_reg_1_31_13 => \empty_fu_24_reg_n_2_[13]\,
      ram_reg_1_31_14 => \empty_fu_24_reg_n_2_[0]\,
      ram_reg_1_31_2 => \empty_fu_24_reg_n_2_[5]\,
      ram_reg_1_31_3 => \empty_fu_24_reg_n_2_[14]\,
      ram_reg_1_31_4 => \empty_fu_24_reg_n_2_[1]\,
      ram_reg_1_31_5 => \empty_fu_24_reg_n_2_[6]\,
      ram_reg_1_31_6 => \empty_fu_24_reg_n_2_[4]\,
      ram_reg_1_31_7 => \empty_fu_24_reg_n_2_[2]\,
      ram_reg_1_31_8 => \empty_fu_24_reg_n_2_[7]\,
      ram_reg_1_31_9 => \empty_fu_24_reg_n_2_[9]\,
      ram_reg_1_8(15 downto 0) => ram_reg_1_8(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_LPF_Loop is
  port (
    grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[36]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_4_reg_984_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    compression_buffer_ce0 : out STD_LOGIC;
    \tmp_1_reg_837_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln141_reg_275_reg[0]_0\ : out STD_LOGIC;
    add_ln141_reg_275 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[42]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_V_2_reg_291_reg[33]_0\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    lpf_coefficients_V_q0 : in STD_LOGIC;
    grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg : in STD_LOGIC;
    \empty_fu_54_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    tmp_1_reg_837 : in STD_LOGIC;
    \tmp_int_reg_328_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_2_reg_841 : in STD_LOGIC;
    \tmp_int_reg_328_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_int_4_reg_308_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg : in STD_LOGIC;
    \trunc_ln1049_reg_301_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_1_reg_296_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_296_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_296_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_296_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_296_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_1_reg_296_reg[20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_V_2_reg_291_reg[33]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_LPF_Loop : entity is "guitar_effects_guitar_effects_Pipeline_LPF_Loop";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_LPF_Loop;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_LPF_Loop is
  signal A : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal add_ln141_fu_120_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^add_ln141_reg_275\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_ready : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_lpf_coefficients_V_address0 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_fu_580 : STD_LOGIC;
  signal \i_fu_58[7]_i_3_n_2\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[7]\ : STD_LOGIC;
  signal \q0[0]_i_2_n_2\ : STD_LOGIC;
  signal r_V_2_reg_291 : STD_LOGIC_VECTOR ( 33 to 33 );
  signal ram_reg_i_53_n_2 : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__0_n_2\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__0_n_3\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__0_n_4\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__0_n_5\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__1_n_2\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__1_n_3\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__1_n_4\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__1_n_5\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__2_n_2\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__2_n_3\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__2_n_4\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__2_n_5\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__3_n_2\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__3_n_3\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__3_n_4\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__3_n_5\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__4_n_2\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__4_n_3\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__4_n_4\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__4_n_5\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__5_n_3\ : STD_LOGIC;
  signal \sext_ln1029_fu_232_p1_carry__5_n_5\ : STD_LOGIC;
  signal sext_ln1029_fu_232_p1_carry_i_1_n_2 : STD_LOGIC;
  signal sext_ln1029_fu_232_p1_carry_i_2_n_2 : STD_LOGIC;
  signal sext_ln1029_fu_232_p1_carry_i_3_n_2 : STD_LOGIC;
  signal sext_ln1029_fu_232_p1_carry_n_2 : STD_LOGIC;
  signal sext_ln1029_fu_232_p1_carry_n_3 : STD_LOGIC;
  signal sext_ln1029_fu_232_p1_carry_n_4 : STD_LOGIC;
  signal sext_ln1029_fu_232_p1_carry_n_5 : STD_LOGIC;
  signal sub_ln1319_fu_164_p2 : STD_LOGIC_VECTOR ( 33 downto 1 );
  signal \sub_ln1319_fu_164_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__0_n_4\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__0_n_5\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__1_n_4\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__1_n_5\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__2_n_4\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__2_n_5\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__3_n_2\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__3_n_4\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__3_n_5\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__4_n_2\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__4_n_4\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__4_n_5\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__5_n_2\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__5_n_4\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__5_n_5\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__6_n_2\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__6_n_3\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__6_n_4\ : STD_LOGIC;
  signal \sub_ln1319_fu_164_p2_carry__6_n_5\ : STD_LOGIC;
  signal sub_ln1319_fu_164_p2_carry_i_1_n_2 : STD_LOGIC;
  signal sub_ln1319_fu_164_p2_carry_i_5_n_2 : STD_LOGIC;
  signal sub_ln1319_fu_164_p2_carry_n_2 : STD_LOGIC;
  signal sub_ln1319_fu_164_p2_carry_n_3 : STD_LOGIC;
  signal sub_ln1319_fu_164_p2_carry_n_4 : STD_LOGIC;
  signal sub_ln1319_fu_164_p2_carry_n_5 : STD_LOGIC;
  signal tmp_1_reg_296 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal trunc_ln1049_reg_301 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln1029_fu_232_p1_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sext_ln1029_fu_232_p1_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln1319_fu_164_p2_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln1319_fu_164_p2_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_ln1319_fu_164_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1319_fu_164_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1319_fu_164_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1319_fu_164_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1319_fu_164_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1319_fu_164_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1319_fu_164_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1319_fu_164_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln1319_fu_164_p2_carry__7\ : label is 35;
begin
  add_ln141_reg_275(7 downto 0) <= \^add_ln141_reg_275\(7 downto 0);
  grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(31 downto 0) <= \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(31 downto 0);
\add_ln141_reg_275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(0),
      Q => \^add_ln141_reg_275\(0),
      R => '0'
    );
\add_ln141_reg_275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(1),
      Q => \^add_ln141_reg_275\(1),
      R => '0'
    );
\add_ln141_reg_275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(2),
      Q => \^add_ln141_reg_275\(2),
      R => '0'
    );
\add_ln141_reg_275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(3),
      Q => \^add_ln141_reg_275\(3),
      R => '0'
    );
\add_ln141_reg_275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(4),
      Q => \^add_ln141_reg_275\(4),
      R => '0'
    );
\add_ln141_reg_275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(5),
      Q => \^add_ln141_reg_275\(5),
      R => '0'
    );
\add_ln141_reg_275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \^add_ln141_reg_275\(6),
      R => '0'
    );
\add_ln141_reg_275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(7),
      Q => \^add_ln141_reg_275\(7),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_580,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\empty_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(0),
      R => '0'
    );
\empty_fu_54_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(10),
      R => '0'
    );
\empty_fu_54_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(11),
      R => '0'
    );
\empty_fu_54_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(12),
      R => '0'
    );
\empty_fu_54_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(13),
      R => '0'
    );
\empty_fu_54_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(14),
      R => '0'
    );
\empty_fu_54_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(15),
      R => '0'
    );
\empty_fu_54_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(16),
      R => '0'
    );
\empty_fu_54_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(17),
      R => '0'
    );
\empty_fu_54_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(18),
      R => '0'
    );
\empty_fu_54_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(19),
      R => '0'
    );
\empty_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(1),
      R => '0'
    );
\empty_fu_54_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(20),
      R => '0'
    );
\empty_fu_54_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(21),
      R => '0'
    );
\empty_fu_54_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(22),
      R => '0'
    );
\empty_fu_54_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(23),
      R => '0'
    );
\empty_fu_54_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(24),
      R => '0'
    );
\empty_fu_54_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(25),
      R => '0'
    );
\empty_fu_54_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(26),
      R => '0'
    );
\empty_fu_54_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(27),
      R => '0'
    );
\empty_fu_54_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(28),
      R => '0'
    );
\empty_fu_54_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(29),
      R => '0'
    );
\empty_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(2),
      R => '0'
    );
\empty_fu_54_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(30),
      R => '0'
    );
\empty_fu_54_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(31),
      R => '0'
    );
\empty_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(3),
      R => '0'
    );
\empty_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(4),
      R => '0'
    );
\empty_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(5),
      R => '0'
    );
\empty_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(6),
      R => '0'
    );
\empty_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(7),
      R => '0'
    );
\empty_fu_54_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(8),
      R => '0'
    );
\empty_fu_54_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_flow_control_loop_pipe_sequential_init
     port map (
      A(25 downto 0) => A(25 downto 0),
      CO(0) => \sext_ln1029_fu_232_p1_carry__5_n_3\,
      O(3) => flow_control_loop_pipe_sequential_init_U_n_18,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      Q(2 downto 0) => Q(4 downto 2),
      add_ln141_fu_120_p2(6) => add_ln141_fu_120_p2(7),
      add_ln141_fu_120_p2(5 downto 0) => add_ln141_fu_120_p2(5 downto 0),
      \add_ln141_reg_275_reg[1]\ => \i_fu_58_reg_n_2_[1]\,
      \add_ln141_reg_275_reg[1]_0\ => \i_fu_58_reg_n_2_[0]\,
      \add_ln141_reg_275_reg[2]\ => \i_fu_58_reg_n_2_[2]\,
      \add_ln141_reg_275_reg[4]\ => \i_fu_58_reg_n_2_[4]\,
      \add_ln141_reg_275_reg[5]\ => \i_fu_58_reg_n_2_[5]\,
      \add_ln141_reg_275_reg[7]\ => \i_fu_58_reg_n_2_[7]\,
      \ap_CS_fsm_reg[42]\ => \ap_CS_fsm_reg[42]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => flow_control_loop_pipe_sequential_init_U_n_13,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg_0(3) => flow_control_loop_pipe_sequential_init_U_n_22,
      ap_loop_init_int_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_23,
      ap_loop_init_int_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_25,
      ap_loop_init_int_reg_1(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      ap_loop_init_int_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      ap_loop_init_int_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      ap_loop_init_int_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_29,
      ap_loop_init_int_reg_2(3) => flow_control_loop_pipe_sequential_init_U_n_30,
      ap_loop_init_int_reg_2(2) => flow_control_loop_pipe_sequential_init_U_n_31,
      ap_loop_init_int_reg_2(1) => flow_control_loop_pipe_sequential_init_U_n_32,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_33,
      ap_loop_init_int_reg_3(3) => flow_control_loop_pipe_sequential_init_U_n_34,
      ap_loop_init_int_reg_3(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      ap_loop_init_int_reg_3(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      ap_loop_init_int_reg_3(0) => flow_control_loop_pipe_sequential_init_U_n_37,
      ap_loop_init_int_reg_4(3) => flow_control_loop_pipe_sequential_init_U_n_38,
      ap_loop_init_int_reg_4(2) => flow_control_loop_pipe_sequential_init_U_n_39,
      ap_loop_init_int_reg_4(1) => flow_control_loop_pipe_sequential_init_U_n_40,
      ap_loop_init_int_reg_4(0) => flow_control_loop_pipe_sequential_init_U_n_41,
      ap_loop_init_int_reg_5(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      ap_loop_init_int_reg_5(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      ap_loop_init_int_reg_5(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      ap_loop_init_int_reg_5(0) => flow_control_loop_pipe_sequential_init_U_n_45,
      ap_loop_init_int_reg_6(3) => flow_control_loop_pipe_sequential_init_U_n_46,
      ap_loop_init_int_reg_6(2) => flow_control_loop_pipe_sequential_init_U_n_47,
      ap_loop_init_int_reg_6(1) => flow_control_loop_pipe_sequential_init_U_n_48,
      ap_loop_init_int_reg_6(0) => flow_control_loop_pipe_sequential_init_U_n_49,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i_1(3 downto 0) => ap_sig_allocacmp_i_1(7 downto 4),
      \empty_fu_54_reg[11]\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(8),
      \empty_fu_54_reg[11]_0\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(9),
      \empty_fu_54_reg[11]_1\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(10),
      \empty_fu_54_reg[11]_2\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(11),
      \empty_fu_54_reg[15]\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(12),
      \empty_fu_54_reg[15]_0\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(13),
      \empty_fu_54_reg[15]_1\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(14),
      \empty_fu_54_reg[15]_2\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(15),
      \empty_fu_54_reg[19]\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(16),
      \empty_fu_54_reg[19]_0\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(17),
      \empty_fu_54_reg[19]_1\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(18),
      \empty_fu_54_reg[19]_2\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(19),
      \empty_fu_54_reg[23]\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(20),
      \empty_fu_54_reg[23]_0\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(21),
      \empty_fu_54_reg[23]_1\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(22),
      \empty_fu_54_reg[23]_2\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(23),
      \empty_fu_54_reg[27]\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(24),
      \empty_fu_54_reg[27]_0\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(25),
      \empty_fu_54_reg[27]_1\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(26),
      \empty_fu_54_reg[27]_2\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(27),
      \empty_fu_54_reg[31]\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(31),
      \empty_fu_54_reg[31]_0\(31 downto 0) => \empty_fu_54_reg[31]_0\(31 downto 0),
      \empty_fu_54_reg[31]_1\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(28),
      \empty_fu_54_reg[31]_2\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(29),
      \empty_fu_54_reg[31]_3\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(30),
      \empty_fu_54_reg[3]\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(0),
      \empty_fu_54_reg[3]_0\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(1),
      \empty_fu_54_reg[3]_1\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(2),
      \empty_fu_54_reg[3]_2\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(3),
      \empty_fu_54_reg[7]\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(4),
      \empty_fu_54_reg[7]_0\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(5),
      \empty_fu_54_reg[7]_1\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(6),
      \empty_fu_54_reg[7]_2\ => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(7),
      grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_ready => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_ready,
      grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg => \i_fu_58_reg_n_2_[3]\,
      grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_0 => \i_fu_58_reg_n_2_[6]\,
      grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg_1 => \i_fu_58[7]_i_3_n_2\,
      i_fu_580 => i_fu_580,
      \i_fu_58_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_51,
      tmp_1_reg_837 => tmp_1_reg_837,
      \tmp_1_reg_837_reg[0]\(1 downto 0) => \tmp_1_reg_837_reg[0]\(1 downto 0)
    );
\i_1_reg_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_1(4),
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_lpf_coefficients_V_address0(4),
      R => '0'
    );
\i_1_reg_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_1(5),
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_lpf_coefficients_V_address0(5),
      R => '0'
    );
\i_1_reg_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_1(6),
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_lpf_coefficients_V_address0(6),
      R => '0'
    );
\i_1_reg_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_1(7),
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_lpf_coefficients_V_address0(7),
      R => '0'
    );
\i_fu_58[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \i_fu_58_reg_n_2_[4]\,
      I1 => \i_fu_58_reg_n_2_[5]\,
      I2 => \i_fu_58_reg_n_2_[2]\,
      I3 => \i_fu_58_reg_n_2_[0]\,
      I4 => \i_fu_58_reg_n_2_[1]\,
      I5 => \i_fu_58_reg_n_2_[7]\,
      O => \i_fu_58[7]_i_3_n_2\
    );
\i_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(0),
      Q => \i_fu_58_reg_n_2_[0]\,
      R => '0'
    );
\i_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(1),
      Q => \i_fu_58_reg_n_2_[1]\,
      R => '0'
    );
\i_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(2),
      Q => \i_fu_58_reg_n_2_[2]\,
      R => '0'
    );
\i_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(3),
      Q => \i_fu_58_reg_n_2_[3]\,
      R => '0'
    );
\i_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(4),
      Q => \i_fu_58_reg_n_2_[4]\,
      R => '0'
    );
\i_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(5),
      Q => \i_fu_58_reg_n_2_[5]\,
      R => '0'
    );
\i_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \i_fu_58_reg_n_2_[6]\,
      R => '0'
    );
\i_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(7),
      Q => \i_fu_58_reg_n_2_[7]\,
      R => '0'
    );
\q0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \q0[0]_i_2_n_2\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(4),
      I4 => lpf_coefficients_V_q0,
      O => \ap_CS_fsm_reg[36]\
    );
\q0[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_lpf_coefficients_V_address0(6),
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_lpf_coefficients_V_address0(5),
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_lpf_coefficients_V_address0(4),
      I3 => Q(1),
      I4 => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_lpf_coefficients_V_address0(7),
      O => \q0[0]_i_2_n_2\
    );
\r_V_2_reg_291_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(33),
      Q => r_V_2_reg_291(33),
      R => \r_V_2_reg_291_reg[33]_0\
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      I1 => Q(0),
      I2 => Q(4),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(2),
      O => compression_buffer_ce0
    );
ram_reg_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^add_ln141_reg_275\(0),
      I1 => \^add_ln141_reg_275\(4),
      I2 => \^add_ln141_reg_275\(5),
      I3 => \^add_ln141_reg_275\(1),
      I4 => ram_reg_i_53_n_2,
      O => \add_ln141_reg_275_reg[0]_0\
    );
ram_reg_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^add_ln141_reg_275\(6),
      I1 => \^add_ln141_reg_275\(7),
      I2 => \^add_ln141_reg_275\(3),
      I3 => \^add_ln141_reg_275\(2),
      O => ram_reg_i_53_n_2
    );
sext_ln1029_fu_232_p1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sext_ln1029_fu_232_p1_carry_n_2,
      CO(2) => sext_ln1029_fu_232_p1_carry_n_3,
      CO(1) => sext_ln1029_fu_232_p1_carry_n_4,
      CO(0) => sext_ln1029_fu_232_p1_carry_n_5,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_1_reg_296(0),
      O(3 downto 0) => A(3 downto 0),
      S(3 downto 1) => tmp_1_reg_296(3 downto 1),
      S(0) => sext_ln1029_fu_232_p1_carry_i_1_n_2
    );
\sext_ln1029_fu_232_p1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sext_ln1029_fu_232_p1_carry_n_2,
      CO(3) => \sext_ln1029_fu_232_p1_carry__0_n_2\,
      CO(2) => \sext_ln1029_fu_232_p1_carry__0_n_3\,
      CO(1) => \sext_ln1029_fu_232_p1_carry__0_n_4\,
      CO(0) => \sext_ln1029_fu_232_p1_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 0) => tmp_1_reg_296(7 downto 4)
    );
\sext_ln1029_fu_232_p1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln1029_fu_232_p1_carry__0_n_2\,
      CO(3) => \sext_ln1029_fu_232_p1_carry__1_n_2\,
      CO(2) => \sext_ln1029_fu_232_p1_carry__1_n_3\,
      CO(1) => \sext_ln1029_fu_232_p1_carry__1_n_4\,
      CO(0) => \sext_ln1029_fu_232_p1_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(11 downto 8),
      S(3 downto 0) => tmp_1_reg_296(11 downto 8)
    );
\sext_ln1029_fu_232_p1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln1029_fu_232_p1_carry__1_n_2\,
      CO(3) => \sext_ln1029_fu_232_p1_carry__2_n_2\,
      CO(2) => \sext_ln1029_fu_232_p1_carry__2_n_3\,
      CO(1) => \sext_ln1029_fu_232_p1_carry__2_n_4\,
      CO(0) => \sext_ln1029_fu_232_p1_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(15 downto 12),
      S(3 downto 0) => tmp_1_reg_296(15 downto 12)
    );
\sext_ln1029_fu_232_p1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln1029_fu_232_p1_carry__2_n_2\,
      CO(3) => \sext_ln1029_fu_232_p1_carry__3_n_2\,
      CO(2) => \sext_ln1029_fu_232_p1_carry__3_n_3\,
      CO(1) => \sext_ln1029_fu_232_p1_carry__3_n_4\,
      CO(0) => \sext_ln1029_fu_232_p1_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(19 downto 16),
      S(3 downto 0) => tmp_1_reg_296(19 downto 16)
    );
\sext_ln1029_fu_232_p1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln1029_fu_232_p1_carry__3_n_2\,
      CO(3) => \sext_ln1029_fu_232_p1_carry__4_n_2\,
      CO(2) => \sext_ln1029_fu_232_p1_carry__4_n_3\,
      CO(1) => \sext_ln1029_fu_232_p1_carry__4_n_4\,
      CO(0) => \sext_ln1029_fu_232_p1_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(23 downto 20),
      S(3 downto 0) => tmp_1_reg_296(23 downto 20)
    );
\sext_ln1029_fu_232_p1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln1029_fu_232_p1_carry__4_n_2\,
      CO(3) => \NLW_sext_ln1029_fu_232_p1_carry__5_CO_UNCONNECTED\(3),
      CO(2) => \sext_ln1029_fu_232_p1_carry__5_n_3\,
      CO(1) => \NLW_sext_ln1029_fu_232_p1_carry__5_CO_UNCONNECTED\(1),
      CO(0) => \sext_ln1029_fu_232_p1_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_sext_ln1029_fu_232_p1_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => A(25 downto 24),
      S(3 downto 2) => B"01",
      S(1) => r_V_2_reg_291(33),
      S(0) => tmp_1_reg_296(24)
    );
sext_ln1029_fu_232_p1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FD0"
    )
        port map (
      I0 => sext_ln1029_fu_232_p1_carry_i_2_n_2,
      I1 => sext_ln1029_fu_232_p1_carry_i_3_n_2,
      I2 => r_V_2_reg_291(33),
      I3 => tmp_1_reg_296(0),
      O => sext_ln1029_fu_232_p1_carry_i_1_n_2
    );
sext_ln1029_fu_232_p1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln1049_reg_301(3),
      I1 => trunc_ln1049_reg_301(1),
      I2 => trunc_ln1049_reg_301(7),
      I3 => trunc_ln1049_reg_301(4),
      O => sext_ln1029_fu_232_p1_carry_i_2_n_2
    );
sext_ln1029_fu_232_p1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln1049_reg_301(6),
      I1 => trunc_ln1049_reg_301(5),
      I2 => trunc_ln1049_reg_301(2),
      I3 => trunc_ln1049_reg_301(0),
      O => sext_ln1029_fu_232_p1_carry_i_3_n_2
    );
sub_ln1319_fu_164_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln1319_fu_164_p2_carry_n_2,
      CO(2) => sub_ln1319_fu_164_p2_carry_n_3,
      CO(1) => sub_ln1319_fu_164_p2_carry_n_4,
      CO(0) => sub_ln1319_fu_164_p2_carry_n_5,
      CYINIT => sub_ln1319_fu_164_p2_carry_i_1_n_2,
      DI(3 downto 1) => q0(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => sub_ln1319_fu_164_p2(4 downto 1),
      S(3 downto 1) => \trunc_ln1049_reg_301_reg[4]_0\(2 downto 0),
      S(0) => sub_ln1319_fu_164_p2_carry_i_5_n_2
    );
\sub_ln1319_fu_164_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln1319_fu_164_p2_carry_n_2,
      CO(3) => \sub_ln1319_fu_164_p2_carry__0_n_2\,
      CO(2) => \sub_ln1319_fu_164_p2_carry__0_n_3\,
      CO(1) => \sub_ln1319_fu_164_p2_carry__0_n_4\,
      CO(0) => \sub_ln1319_fu_164_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q0(6 downto 3),
      O(3 downto 0) => sub_ln1319_fu_164_p2(8 downto 5),
      S(3 downto 0) => \tmp_1_reg_296_reg[0]_0\(3 downto 0)
    );
\sub_ln1319_fu_164_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1319_fu_164_p2_carry__0_n_2\,
      CO(3) => \sub_ln1319_fu_164_p2_carry__1_n_2\,
      CO(2) => \sub_ln1319_fu_164_p2_carry__1_n_3\,
      CO(1) => \sub_ln1319_fu_164_p2_carry__1_n_4\,
      CO(0) => \sub_ln1319_fu_164_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q0(10 downto 7),
      O(3 downto 0) => sub_ln1319_fu_164_p2(12 downto 9),
      S(3 downto 0) => \tmp_1_reg_296_reg[4]_0\(3 downto 0)
    );
\sub_ln1319_fu_164_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1319_fu_164_p2_carry__1_n_2\,
      CO(3) => \sub_ln1319_fu_164_p2_carry__2_n_2\,
      CO(2) => \sub_ln1319_fu_164_p2_carry__2_n_3\,
      CO(1) => \sub_ln1319_fu_164_p2_carry__2_n_4\,
      CO(0) => \sub_ln1319_fu_164_p2_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q0(14 downto 11),
      O(3 downto 0) => sub_ln1319_fu_164_p2(16 downto 13),
      S(3 downto 0) => \tmp_1_reg_296_reg[8]_0\(3 downto 0)
    );
\sub_ln1319_fu_164_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1319_fu_164_p2_carry__2_n_2\,
      CO(3) => \sub_ln1319_fu_164_p2_carry__3_n_2\,
      CO(2) => \sub_ln1319_fu_164_p2_carry__3_n_3\,
      CO(1) => \sub_ln1319_fu_164_p2_carry__3_n_4\,
      CO(0) => \sub_ln1319_fu_164_p2_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q0(18 downto 15),
      O(3 downto 0) => sub_ln1319_fu_164_p2(20 downto 17),
      S(3 downto 0) => \tmp_1_reg_296_reg[12]_0\(3 downto 0)
    );
\sub_ln1319_fu_164_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1319_fu_164_p2_carry__3_n_2\,
      CO(3) => \sub_ln1319_fu_164_p2_carry__4_n_2\,
      CO(2) => \sub_ln1319_fu_164_p2_carry__4_n_3\,
      CO(1) => \sub_ln1319_fu_164_p2_carry__4_n_4\,
      CO(0) => \sub_ln1319_fu_164_p2_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q0(22 downto 19),
      O(3 downto 0) => sub_ln1319_fu_164_p2(24 downto 21),
      S(3 downto 0) => \tmp_1_reg_296_reg[16]_0\(3 downto 0)
    );
\sub_ln1319_fu_164_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1319_fu_164_p2_carry__4_n_2\,
      CO(3) => \sub_ln1319_fu_164_p2_carry__5_n_2\,
      CO(2) => \sub_ln1319_fu_164_p2_carry__5_n_3\,
      CO(1) => \sub_ln1319_fu_164_p2_carry__5_n_4\,
      CO(0) => \sub_ln1319_fu_164_p2_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q0(26 downto 23),
      O(3 downto 0) => sub_ln1319_fu_164_p2(28 downto 25),
      S(3 downto 0) => \tmp_1_reg_296_reg[20]_0\(3 downto 0)
    );
\sub_ln1319_fu_164_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1319_fu_164_p2_carry__5_n_2\,
      CO(3) => \sub_ln1319_fu_164_p2_carry__6_n_2\,
      CO(2) => \sub_ln1319_fu_164_p2_carry__6_n_3\,
      CO(1) => \sub_ln1319_fu_164_p2_carry__6_n_4\,
      CO(0) => \sub_ln1319_fu_164_p2_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => q0(30 downto 27),
      O(3 downto 0) => sub_ln1319_fu_164_p2(32 downto 29),
      S(3 downto 0) => S(3 downto 0)
    );
\sub_ln1319_fu_164_p2_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln1319_fu_164_p2_carry__6_n_2\,
      CO(3 downto 0) => \NLW_sub_ln1319_fu_164_p2_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_ln1319_fu_164_p2_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln1319_fu_164_p2(33),
      S(3 downto 1) => B"000",
      S(0) => \r_V_2_reg_291_reg[33]_1\(0)
    );
sub_ln1319_fu_164_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(0),
      O => sub_ln1319_fu_164_p2_carry_i_1_n_2
    );
sub_ln1319_fu_164_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q0(1),
      O => sub_ln1319_fu_164_p2_carry_i_5_n_2
    );
\tmp_1_reg_296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(8),
      Q => tmp_1_reg_296(0),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(18),
      Q => tmp_1_reg_296(10),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(19),
      Q => tmp_1_reg_296(11),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(20),
      Q => tmp_1_reg_296(12),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(21),
      Q => tmp_1_reg_296(13),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(22),
      Q => tmp_1_reg_296(14),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(23),
      Q => tmp_1_reg_296(15),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(24),
      Q => tmp_1_reg_296(16),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(25),
      Q => tmp_1_reg_296(17),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(26),
      Q => tmp_1_reg_296(18),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(27),
      Q => tmp_1_reg_296(19),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(9),
      Q => tmp_1_reg_296(1),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(28),
      Q => tmp_1_reg_296(20),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(29),
      Q => tmp_1_reg_296(21),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(30),
      Q => tmp_1_reg_296(22),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(31),
      Q => tmp_1_reg_296(23),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(32),
      Q => tmp_1_reg_296(24),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(10),
      Q => tmp_1_reg_296(2),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(11),
      Q => tmp_1_reg_296(3),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(12),
      Q => tmp_1_reg_296(4),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(13),
      Q => tmp_1_reg_296(5),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(14),
      Q => tmp_1_reg_296(6),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(15),
      Q => tmp_1_reg_296(7),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(16),
      Q => tmp_1_reg_296(8),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(17),
      Q => tmp_1_reg_296(9),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_int_4_reg_308[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(0),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(0),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(0),
      O => \result_4_reg_984_reg[31]\(0)
    );
\tmp_int_4_reg_308[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(10),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(10),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(10),
      O => \result_4_reg_984_reg[31]\(10)
    );
\tmp_int_4_reg_308[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(11),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(11),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(11),
      O => \result_4_reg_984_reg[31]\(11)
    );
\tmp_int_4_reg_308[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(12),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(12),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(12),
      O => \result_4_reg_984_reg[31]\(12)
    );
\tmp_int_4_reg_308[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(13),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(13),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(13),
      O => \result_4_reg_984_reg[31]\(13)
    );
\tmp_int_4_reg_308[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(14),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(14),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(14),
      O => \result_4_reg_984_reg[31]\(14)
    );
\tmp_int_4_reg_308[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(15),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(15),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(15),
      O => \result_4_reg_984_reg[31]\(15)
    );
\tmp_int_4_reg_308[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(16),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(16),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(16),
      O => \result_4_reg_984_reg[31]\(16)
    );
\tmp_int_4_reg_308[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(17),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(17),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(17),
      O => \result_4_reg_984_reg[31]\(17)
    );
\tmp_int_4_reg_308[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(18),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(18),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(18),
      O => \result_4_reg_984_reg[31]\(18)
    );
\tmp_int_4_reg_308[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(19),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(19),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(19),
      O => \result_4_reg_984_reg[31]\(19)
    );
\tmp_int_4_reg_308[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(1),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(1),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(1),
      O => \result_4_reg_984_reg[31]\(1)
    );
\tmp_int_4_reg_308[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(20),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(20),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(20),
      O => \result_4_reg_984_reg[31]\(20)
    );
\tmp_int_4_reg_308[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(21),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(21),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(21),
      O => \result_4_reg_984_reg[31]\(21)
    );
\tmp_int_4_reg_308[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(22),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(22),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(22),
      O => \result_4_reg_984_reg[31]\(22)
    );
\tmp_int_4_reg_308[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(23),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(23),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(23),
      O => \result_4_reg_984_reg[31]\(23)
    );
\tmp_int_4_reg_308[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(24),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(24),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(24),
      O => \result_4_reg_984_reg[31]\(24)
    );
\tmp_int_4_reg_308[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(25),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(25),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(25),
      O => \result_4_reg_984_reg[31]\(25)
    );
\tmp_int_4_reg_308[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(26),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(26),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(26),
      O => \result_4_reg_984_reg[31]\(26)
    );
\tmp_int_4_reg_308[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(27),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(27),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(27),
      O => \result_4_reg_984_reg[31]\(27)
    );
\tmp_int_4_reg_308[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(28),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(28),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(28),
      O => \result_4_reg_984_reg[31]\(28)
    );
\tmp_int_4_reg_308[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(29),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(29),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(29),
      O => \result_4_reg_984_reg[31]\(29)
    );
\tmp_int_4_reg_308[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(2),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(2),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(2),
      O => \result_4_reg_984_reg[31]\(2)
    );
\tmp_int_4_reg_308[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(30),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(30),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(30),
      O => \result_4_reg_984_reg[31]\(30)
    );
\tmp_int_4_reg_308[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(31),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(31),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(31),
      O => \result_4_reg_984_reg[31]\(31)
    );
\tmp_int_4_reg_308[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(3),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(3),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(3),
      O => \result_4_reg_984_reg[31]\(3)
    );
\tmp_int_4_reg_308[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(4),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(4),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(4),
      O => \result_4_reg_984_reg[31]\(4)
    );
\tmp_int_4_reg_308[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(5),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(5),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(5),
      O => \result_4_reg_984_reg[31]\(5)
    );
\tmp_int_4_reg_308[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(6),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(6),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(6),
      O => \result_4_reg_984_reg[31]\(6)
    );
\tmp_int_4_reg_308[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(7),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(7),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(7),
      O => \result_4_reg_984_reg[31]\(7)
    );
\tmp_int_4_reg_308[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(8),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(8),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(8),
      O => \result_4_reg_984_reg[31]\(8)
    );
\tmp_int_4_reg_308[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => \tmp_int_4_reg_308_reg[31]\(9),
      I1 => Q(2),
      I2 => tmp_1_reg_837,
      I3 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(9),
      I4 => Q(5),
      I5 => \tmp_int_reg_328_reg[31]\(9),
      O => \result_4_reg_984_reg[31]\(9)
    );
\tmp_int_reg_328[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(0),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(0),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(0),
      O => D(0)
    );
\tmp_int_reg_328[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(10),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(10),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(10),
      O => D(10)
    );
\tmp_int_reg_328[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(11),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(11),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(11),
      O => D(11)
    );
\tmp_int_reg_328[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(12),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(12),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(12),
      O => D(12)
    );
\tmp_int_reg_328[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(13),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(13),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(13),
      O => D(13)
    );
\tmp_int_reg_328[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(14),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(14),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(14),
      O => D(14)
    );
\tmp_int_reg_328[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(15),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(15),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(15),
      O => D(15)
    );
\tmp_int_reg_328[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(16),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(16),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(16),
      O => D(16)
    );
\tmp_int_reg_328[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(17),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(17),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(17),
      O => D(17)
    );
\tmp_int_reg_328[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(18),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(18),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(18),
      O => D(18)
    );
\tmp_int_reg_328[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(19),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(19),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(19),
      O => D(19)
    );
\tmp_int_reg_328[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(1),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(1),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(1),
      O => D(1)
    );
\tmp_int_reg_328[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(20),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(20),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(20),
      O => D(20)
    );
\tmp_int_reg_328[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(21),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(21),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(21),
      O => D(21)
    );
\tmp_int_reg_328[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(22),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(22),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(22),
      O => D(22)
    );
\tmp_int_reg_328[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(23),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(23),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(23),
      O => D(23)
    );
\tmp_int_reg_328[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(24),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(24),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(24),
      O => D(24)
    );
\tmp_int_reg_328[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(25),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(25),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(25),
      O => D(25)
    );
\tmp_int_reg_328[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(26),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(26),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(26),
      O => D(26)
    );
\tmp_int_reg_328[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(27),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(27),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(27),
      O => D(27)
    );
\tmp_int_reg_328[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(28),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(28),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(28),
      O => D(28)
    );
\tmp_int_reg_328[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(29),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(29),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(29),
      O => D(29)
    );
\tmp_int_reg_328[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(2),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(2),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(2),
      O => D(2)
    );
\tmp_int_reg_328[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(30),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(30),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(30),
      O => D(30)
    );
\tmp_int_reg_328[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(31),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(31),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(31),
      O => D(31)
    );
\tmp_int_reg_328[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(3),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(3),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(3),
      O => D(3)
    );
\tmp_int_reg_328[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(4),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(4),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(4),
      O => D(4)
    );
\tmp_int_reg_328[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(5),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(5),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(5),
      O => D(5)
    );
\tmp_int_reg_328[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(6),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(6),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(6),
      O => D(6)
    );
\tmp_int_reg_328[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(7),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(7),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(7),
      O => D(7)
    );
\tmp_int_reg_328[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(8),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(8),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(8),
      O => D(8)
    );
\tmp_int_reg_328[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^grp_guitar_effects_pipeline_lpf_loop_fu_353_p_out\(9),
      I1 => tmp_1_reg_837,
      I2 => \tmp_int_reg_328_reg[31]\(9),
      I3 => Q(5),
      I4 => tmp_2_reg_841,
      I5 => \tmp_int_reg_328_reg[31]_0\(9),
      O => D(9)
    );
\trunc_ln1049_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => q0(0),
      Q => trunc_ln1049_reg_301(0),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(1),
      Q => trunc_ln1049_reg_301(1),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(2),
      Q => trunc_ln1049_reg_301(2),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(3),
      Q => trunc_ln1049_reg_301(3),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(4),
      Q => trunc_ln1049_reg_301(4),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(5),
      Q => trunc_ln1049_reg_301(5),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(6),
      Q => trunc_ln1049_reg_301(6),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(7),
      Q => trunc_ln1049_reg_301(7),
      R => \r_V_2_reg_291_reg[33]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1 is
  port (
    \ap_CS_fsm_reg[48]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[40]\ : out STD_LOGIC;
    \remd_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    start : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1 : entity is "guitar_effects_srem_32ns_17ns_16_36_seq_1";
end guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1 is
  signal \dividend0[11]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[11]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[11]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[11]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[15]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[15]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[15]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[15]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[19]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[19]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[19]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[19]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[23]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[23]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[23]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[23]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[27]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[27]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[27]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[27]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_4__0_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_5__0_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[3]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[3]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[3]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_7_n_2\ : STD_LOGIC;
  signal \dividend0[7]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[7]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[7]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[7]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_u : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal dividend_u0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal done0 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_10 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_11 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_12 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_13 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_14 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_15 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_16 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_17 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_18 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_19 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_20 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_21 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_6 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_7 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_8 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dividend0_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dividend0_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend0[10]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dividend0[11]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \dividend0[12]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \dividend0[13]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dividend0[14]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dividend0[15]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dividend0[16]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dividend0[17]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dividend0[18]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dividend0[19]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dividend0[20]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dividend0[21]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dividend0[22]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dividend0[23]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dividend0[24]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dividend0[25]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dividend0[26]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dividend0[27]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dividend0[28]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dividend0[29]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dividend0[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \dividend0[30]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dividend0[31]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dividend0[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \dividend0[4]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \dividend0[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \dividend0[6]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \dividend0[7]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dividend0[8]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dividend0[9]_i_1\ : label is "soft_lutpair220";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dividend0_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[8]_i_2\ : label is 35;
begin
\dividend0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(10),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[10]\,
      O => dividend_u(10)
    );
\dividend0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(11),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[11]\,
      O => dividend_u(11)
    );
\dividend0[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(11),
      O => \dividend0[11]_i_2_n_2\
    );
\dividend0[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(10),
      O => \dividend0[11]_i_3_n_2\
    );
\dividend0[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(9),
      O => \dividend0[11]_i_4_n_2\
    );
\dividend0[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(8),
      O => \dividend0[11]_i_5_n_2\
    );
\dividend0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(12),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[12]\,
      O => dividend_u(12)
    );
\dividend0[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      O => \dividend0[12]_i_3_n_2\
    );
\dividend0[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      O => \dividend0[12]_i_4_n_2\
    );
\dividend0[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      O => \dividend0[12]_i_5_n_2\
    );
\dividend0[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      O => \dividend0[12]_i_6_n_2\
    );
\dividend0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(13),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[13]\,
      O => dividend_u(13)
    );
\dividend0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(14),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[14]\,
      O => dividend_u(14)
    );
\dividend0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(15),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[15]\,
      O => dividend_u(15)
    );
\dividend0[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(15),
      O => \dividend0[15]_i_2_n_2\
    );
\dividend0[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(14),
      O => \dividend0[15]_i_3_n_2\
    );
\dividend0[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(13),
      O => \dividend0[15]_i_4_n_2\
    );
\dividend0[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(12),
      O => \dividend0[15]_i_5_n_2\
    );
\dividend0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(16),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[16]\,
      O => dividend_u(16)
    );
\dividend0[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      O => \dividend0[16]_i_3_n_2\
    );
\dividend0[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[15]\,
      O => \dividend0[16]_i_4_n_2\
    );
\dividend0[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      O => \dividend0[16]_i_5_n_2\
    );
\dividend0[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      O => \dividend0[16]_i_6_n_2\
    );
\dividend0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(17),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[17]\,
      O => dividend_u(17)
    );
\dividend0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(18),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[18]\,
      O => dividend_u(18)
    );
\dividend0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(19),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[19]\,
      O => dividend_u(19)
    );
\dividend0[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(19),
      O => \dividend0[19]_i_2_n_2\
    );
\dividend0[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(18),
      O => \dividend0[19]_i_3_n_2\
    );
\dividend0[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(17),
      O => \dividend0[19]_i_4_n_2\
    );
\dividend0[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(16),
      O => \dividend0[19]_i_5_n_2\
    );
\dividend0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(1),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[1]\,
      O => dividend_u(1)
    );
\dividend0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(20),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[20]\,
      O => dividend_u(20)
    );
\dividend0[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[20]\,
      O => \dividend0[20]_i_3_n_2\
    );
\dividend0[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[19]\,
      O => \dividend0[20]_i_4_n_2\
    );
\dividend0[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[18]\,
      O => \dividend0[20]_i_5_n_2\
    );
\dividend0[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[17]\,
      O => \dividend0[20]_i_6_n_2\
    );
\dividend0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(21),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[21]\,
      O => dividend_u(21)
    );
\dividend0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(22),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[22]\,
      O => dividend_u(22)
    );
\dividend0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(23),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[23]\,
      O => dividend_u(23)
    );
\dividend0[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(23),
      O => \dividend0[23]_i_2_n_2\
    );
\dividend0[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(22),
      O => \dividend0[23]_i_3_n_2\
    );
\dividend0[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(21),
      O => \dividend0[23]_i_4_n_2\
    );
\dividend0[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(20),
      O => \dividend0[23]_i_5_n_2\
    );
\dividend0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(24),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[24]\,
      O => dividend_u(24)
    );
\dividend0[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[24]\,
      O => \dividend0[24]_i_3_n_2\
    );
\dividend0[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[23]\,
      O => \dividend0[24]_i_4_n_2\
    );
\dividend0[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[22]\,
      O => \dividend0[24]_i_5_n_2\
    );
\dividend0[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[21]\,
      O => \dividend0[24]_i_6_n_2\
    );
\dividend0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(25),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[25]\,
      O => dividend_u(25)
    );
\dividend0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(26),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[26]\,
      O => dividend_u(26)
    );
\dividend0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(27),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[27]\,
      O => dividend_u(27)
    );
\dividend0[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(27),
      O => \dividend0[27]_i_2_n_2\
    );
\dividend0[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(26),
      O => \dividend0[27]_i_3_n_2\
    );
\dividend0[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(25),
      O => \dividend0[27]_i_4_n_2\
    );
\dividend0[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(24),
      O => \dividend0[27]_i_5_n_2\
    );
\dividend0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(28),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[28]\,
      O => dividend_u(28)
    );
\dividend0[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[28]\,
      O => \dividend0[28]_i_3_n_2\
    );
\dividend0[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[27]\,
      O => \dividend0[28]_i_4_n_2\
    );
\dividend0[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[26]\,
      O => \dividend0[28]_i_5_n_2\
    );
\dividend0[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[25]\,
      O => \dividend0[28]_i_6_n_2\
    );
\dividend0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(29),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[29]\,
      O => dividend_u(29)
    );
\dividend0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(2),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[2]\,
      O => dividend_u(2)
    );
\dividend0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(30),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[30]\,
      O => dividend_u(30)
    );
\dividend0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in,
      I1 => dividend_u0(31),
      O => dividend_u(31)
    );
\dividend0[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(31),
      O => \dividend0[31]_i_2_n_2\
    );
\dividend0[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(30),
      O => \dividend0[31]_i_3_n_2\
    );
\dividend0[31]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      O => \dividend0[31]_i_3__0_n_2\
    );
\dividend0[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(29),
      O => \dividend0[31]_i_4_n_2\
    );
\dividend0[31]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[30]\,
      O => \dividend0[31]_i_4__0_n_2\
    );
\dividend0[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(28),
      O => \dividend0[31]_i_5_n_2\
    );
\dividend0[31]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[29]\,
      O => \dividend0[31]_i_5__0_n_2\
    );
\dividend0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(3),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[3]\,
      O => dividend_u(3)
    );
\dividend0[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(3),
      O => \dividend0[3]_i_2_n_2\
    );
\dividend0[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(2),
      O => \dividend0[3]_i_3_n_2\
    );
\dividend0[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(1),
      O => \dividend0[3]_i_4_n_2\
    );
\dividend0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(4),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[4]\,
      O => dividend_u(4)
    );
\dividend0[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[0]\,
      O => \dividend0[4]_i_3_n_2\
    );
\dividend0[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      O => \dividend0[4]_i_4_n_2\
    );
\dividend0[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[3]\,
      O => \dividend0[4]_i_5_n_2\
    );
\dividend0[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[2]\,
      O => \dividend0[4]_i_6_n_2\
    );
\dividend0[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[1]\,
      O => \dividend0[4]_i_7_n_2\
    );
\dividend0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(5),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[5]\,
      O => dividend_u(5)
    );
\dividend0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(6),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[6]\,
      O => dividend_u(6)
    );
\dividend0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(7),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[7]\,
      O => dividend_u(7)
    );
\dividend0[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(7),
      O => \dividend0[7]_i_2_n_2\
    );
\dividend0[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(6),
      O => \dividend0[7]_i_3_n_2\
    );
\dividend0[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(5),
      O => \dividend0[7]_i_4_n_2\
    );
\dividend0[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(4),
      O => \dividend0[7]_i_5_n_2\
    );
\dividend0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(8),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[8]\,
      O => dividend_u(8)
    );
\dividend0[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      O => \dividend0[8]_i_3_n_2\
    );
\dividend0[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      O => \dividend0[8]_i_4_n_2\
    );
\dividend0[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      O => \dividend0[8]_i_5_n_2\
    );
\dividend0[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      O => \dividend0[8]_i_6_n_2\
    );
\dividend0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(9),
      I1 => p_1_in,
      I2 => \dividend0_reg_n_2_[9]\,
      O => dividend_u(9)
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[3]_i_1_n_9\,
      Q => \dividend0_reg_n_2_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[11]_i_1_n_7\,
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[11]_i_1_n_6\,
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1_n_2\,
      CO(3) => \dividend0_reg[11]_i_1_n_2\,
      CO(2) => \dividend0_reg[11]_i_1_n_3\,
      CO(1) => \dividend0_reg[11]_i_1_n_4\,
      CO(0) => \dividend0_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dividend0_reg[11]_i_1_n_6\,
      O(2) => \dividend0_reg[11]_i_1_n_7\,
      O(1) => \dividend0_reg[11]_i_1_n_8\,
      O(0) => \dividend0_reg[11]_i_1_n_9\,
      S(3) => \dividend0[11]_i_2_n_2\,
      S(2) => \dividend0[11]_i_3_n_2\,
      S(1) => \dividend0[11]_i_4_n_2\,
      S(0) => \dividend0[11]_i_5_n_2\
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[15]_i_1_n_9\,
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[8]_i_2_n_2\,
      CO(3) => \dividend0_reg[12]_i_2_n_2\,
      CO(2) => \dividend0_reg[12]_i_2_n_3\,
      CO(1) => \dividend0_reg[12]_i_2_n_4\,
      CO(0) => \dividend0_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(12 downto 9),
      S(3) => \dividend0[12]_i_3_n_2\,
      S(2) => \dividend0[12]_i_4_n_2\,
      S(1) => \dividend0[12]_i_5_n_2\,
      S(0) => \dividend0[12]_i_6_n_2\
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[15]_i_1_n_8\,
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[15]_i_1_n_7\,
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[15]_i_1_n_6\,
      Q => \dividend0_reg_n_2_[15]\,
      R => '0'
    );
\dividend0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1_n_2\,
      CO(3) => \dividend0_reg[15]_i_1_n_2\,
      CO(2) => \dividend0_reg[15]_i_1_n_3\,
      CO(1) => \dividend0_reg[15]_i_1_n_4\,
      CO(0) => \dividend0_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dividend0_reg[15]_i_1_n_6\,
      O(2) => \dividend0_reg[15]_i_1_n_7\,
      O(1) => \dividend0_reg[15]_i_1_n_8\,
      O(0) => \dividend0_reg[15]_i_1_n_9\,
      S(3) => \dividend0[15]_i_2_n_2\,
      S(2) => \dividend0[15]_i_3_n_2\,
      S(1) => \dividend0[15]_i_4_n_2\,
      S(0) => \dividend0[15]_i_5_n_2\
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[19]_i_1_n_9\,
      Q => \dividend0_reg_n_2_[16]\,
      R => '0'
    );
\dividend0_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[12]_i_2_n_2\,
      CO(3) => \dividend0_reg[16]_i_2_n_2\,
      CO(2) => \dividend0_reg[16]_i_2_n_3\,
      CO(1) => \dividend0_reg[16]_i_2_n_4\,
      CO(0) => \dividend0_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(16 downto 13),
      S(3) => \dividend0[16]_i_3_n_2\,
      S(2) => \dividend0[16]_i_4_n_2\,
      S(1) => \dividend0[16]_i_5_n_2\,
      S(0) => \dividend0[16]_i_6_n_2\
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[19]_i_1_n_8\,
      Q => \dividend0_reg_n_2_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[19]_i_1_n_7\,
      Q => \dividend0_reg_n_2_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[19]_i_1_n_6\,
      Q => \dividend0_reg_n_2_[19]\,
      R => '0'
    );
\dividend0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1_n_2\,
      CO(3) => \dividend0_reg[19]_i_1_n_2\,
      CO(2) => \dividend0_reg[19]_i_1_n_3\,
      CO(1) => \dividend0_reg[19]_i_1_n_4\,
      CO(0) => \dividend0_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dividend0_reg[19]_i_1_n_6\,
      O(2) => \dividend0_reg[19]_i_1_n_7\,
      O(1) => \dividend0_reg[19]_i_1_n_8\,
      O(0) => \dividend0_reg[19]_i_1_n_9\,
      S(3) => \dividend0[19]_i_2_n_2\,
      S(2) => \dividend0[19]_i_3_n_2\,
      S(1) => \dividend0[19]_i_4_n_2\,
      S(0) => \dividend0[19]_i_5_n_2\
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[3]_i_1_n_8\,
      Q => \dividend0_reg_n_2_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[23]_i_1_n_9\,
      Q => \dividend0_reg_n_2_[20]\,
      R => '0'
    );
\dividend0_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[16]_i_2_n_2\,
      CO(3) => \dividend0_reg[20]_i_2_n_2\,
      CO(2) => \dividend0_reg[20]_i_2_n_3\,
      CO(1) => \dividend0_reg[20]_i_2_n_4\,
      CO(0) => \dividend0_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(20 downto 17),
      S(3) => \dividend0[20]_i_3_n_2\,
      S(2) => \dividend0[20]_i_4_n_2\,
      S(1) => \dividend0[20]_i_5_n_2\,
      S(0) => \dividend0[20]_i_6_n_2\
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[23]_i_1_n_8\,
      Q => \dividend0_reg_n_2_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[23]_i_1_n_7\,
      Q => \dividend0_reg_n_2_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[23]_i_1_n_6\,
      Q => \dividend0_reg_n_2_[23]\,
      R => '0'
    );
\dividend0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1_n_2\,
      CO(3) => \dividend0_reg[23]_i_1_n_2\,
      CO(2) => \dividend0_reg[23]_i_1_n_3\,
      CO(1) => \dividend0_reg[23]_i_1_n_4\,
      CO(0) => \dividend0_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dividend0_reg[23]_i_1_n_6\,
      O(2) => \dividend0_reg[23]_i_1_n_7\,
      O(1) => \dividend0_reg[23]_i_1_n_8\,
      O(0) => \dividend0_reg[23]_i_1_n_9\,
      S(3) => \dividend0[23]_i_2_n_2\,
      S(2) => \dividend0[23]_i_3_n_2\,
      S(1) => \dividend0[23]_i_4_n_2\,
      S(0) => \dividend0[23]_i_5_n_2\
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[27]_i_1_n_9\,
      Q => \dividend0_reg_n_2_[24]\,
      R => '0'
    );
\dividend0_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[20]_i_2_n_2\,
      CO(3) => \dividend0_reg[24]_i_2_n_2\,
      CO(2) => \dividend0_reg[24]_i_2_n_3\,
      CO(1) => \dividend0_reg[24]_i_2_n_4\,
      CO(0) => \dividend0_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(24 downto 21),
      S(3) => \dividend0[24]_i_3_n_2\,
      S(2) => \dividend0[24]_i_4_n_2\,
      S(1) => \dividend0[24]_i_5_n_2\,
      S(0) => \dividend0[24]_i_6_n_2\
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[27]_i_1_n_8\,
      Q => \dividend0_reg_n_2_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[27]_i_1_n_7\,
      Q => \dividend0_reg_n_2_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[27]_i_1_n_6\,
      Q => \dividend0_reg_n_2_[27]\,
      R => '0'
    );
\dividend0_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1_n_2\,
      CO(3) => \dividend0_reg[27]_i_1_n_2\,
      CO(2) => \dividend0_reg[27]_i_1_n_3\,
      CO(1) => \dividend0_reg[27]_i_1_n_4\,
      CO(0) => \dividend0_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dividend0_reg[27]_i_1_n_6\,
      O(2) => \dividend0_reg[27]_i_1_n_7\,
      O(1) => \dividend0_reg[27]_i_1_n_8\,
      O(0) => \dividend0_reg[27]_i_1_n_9\,
      S(3) => \dividend0[27]_i_2_n_2\,
      S(2) => \dividend0[27]_i_3_n_2\,
      S(1) => \dividend0[27]_i_4_n_2\,
      S(0) => \dividend0[27]_i_5_n_2\
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[31]_i_1_n_9\,
      Q => \dividend0_reg_n_2_[28]\,
      R => '0'
    );
\dividend0_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[24]_i_2_n_2\,
      CO(3) => \dividend0_reg[28]_i_2_n_2\,
      CO(2) => \dividend0_reg[28]_i_2_n_3\,
      CO(1) => \dividend0_reg[28]_i_2_n_4\,
      CO(0) => \dividend0_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(28 downto 25),
      S(3) => \dividend0[28]_i_3_n_2\,
      S(2) => \dividend0[28]_i_4_n_2\,
      S(1) => \dividend0[28]_i_5_n_2\,
      S(0) => \dividend0[28]_i_6_n_2\
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[31]_i_1_n_8\,
      Q => \dividend0_reg_n_2_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[3]_i_1_n_7\,
      Q => \dividend0_reg_n_2_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[31]_i_1_n_7\,
      Q => \dividend0_reg_n_2_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[31]_i_1_n_6\,
      Q => p_1_in,
      R => '0'
    );
\dividend0_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1_n_2\,
      CO(3) => \NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dividend0_reg[31]_i_1_n_3\,
      CO(1) => \dividend0_reg[31]_i_1_n_4\,
      CO(0) => \dividend0_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dividend0_reg[31]_i_1_n_6\,
      O(2) => \dividend0_reg[31]_i_1_n_7\,
      O(1) => \dividend0_reg[31]_i_1_n_8\,
      O(0) => \dividend0_reg[31]_i_1_n_9\,
      S(3) => \dividend0[31]_i_2_n_2\,
      S(2) => \dividend0[31]_i_3_n_2\,
      S(1) => \dividend0[31]_i_4_n_2\,
      S(0) => \dividend0[31]_i_5_n_2\
    );
\dividend0_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_dividend0_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dividend0_reg[31]_i_2_n_4\,
      CO(0) => \dividend0_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => dividend_u0(31 downto 29),
      S(3) => '0',
      S(2) => \dividend0[31]_i_3__0_n_2\,
      S(1) => \dividend0[31]_i_4__0_n_2\,
      S(0) => \dividend0[31]_i_5__0_n_2\
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[3]_i_1_n_6\,
      Q => \dividend0_reg_n_2_[3]\,
      R => '0'
    );
\dividend0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1_n_2\,
      CO(2) => \dividend0_reg[3]_i_1_n_3\,
      CO(1) => \dividend0_reg[3]_i_1_n_4\,
      CO(0) => \dividend0_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \dividend0_reg[3]_i_1_n_6\,
      O(2) => \dividend0_reg[3]_i_1_n_7\,
      O(1) => \dividend0_reg[3]_i_1_n_8\,
      O(0) => \dividend0_reg[3]_i_1_n_9\,
      S(3) => \dividend0[3]_i_2_n_2\,
      S(2) => \dividend0[3]_i_3_n_2\,
      S(1) => \dividend0[3]_i_4_n_2\,
      S(0) => \dividend0_reg[31]_0\(0)
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[7]_i_1_n_9\,
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[4]_i_2_n_2\,
      CO(2) => \dividend0_reg[4]_i_2_n_3\,
      CO(1) => \dividend0_reg[4]_i_2_n_4\,
      CO(0) => \dividend0_reg[4]_i_2_n_5\,
      CYINIT => \dividend0[4]_i_3_n_2\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(4 downto 1),
      S(3) => \dividend0[4]_i_4_n_2\,
      S(2) => \dividend0[4]_i_5_n_2\,
      S(1) => \dividend0[4]_i_6_n_2\,
      S(0) => \dividend0[4]_i_7_n_2\
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[7]_i_1_n_8\,
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[7]_i_1_n_7\,
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[7]_i_1_n_6\,
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1_n_2\,
      CO(3) => \dividend0_reg[7]_i_1_n_2\,
      CO(2) => \dividend0_reg[7]_i_1_n_3\,
      CO(1) => \dividend0_reg[7]_i_1_n_4\,
      CO(0) => \dividend0_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dividend0_reg[7]_i_1_n_6\,
      O(2) => \dividend0_reg[7]_i_1_n_7\,
      O(1) => \dividend0_reg[7]_i_1_n_8\,
      O(0) => \dividend0_reg[7]_i_1_n_9\,
      S(3) => \dividend0[7]_i_2_n_2\,
      S(2) => \dividend0[7]_i_3_n_2\,
      S(1) => \dividend0[7]_i_4_n_2\,
      S(0) => \dividend0[7]_i_5_n_2\
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[11]_i_1_n_9\,
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[4]_i_2_n_2\,
      CO(3) => \dividend0_reg[8]_i_2_n_2\,
      CO(2) => \dividend0_reg[8]_i_2_n_3\,
      CO(1) => \dividend0_reg[8]_i_2_n_4\,
      CO(0) => \dividend0_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(8 downto 5),
      S(3) => \dividend0[8]_i_3_n_2\,
      S(2) => \dividend0[8]_i_4_n_2\,
      S(1) => \dividend0[8]_i_5_n_2\,
      S(0) => \dividend0[8]_i_6_n_2\
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => \dividend0_reg[11]_i_1_n_8\,
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq
     port map (
      D(30 downto 0) => dividend_u(31 downto 1),
      E(0) => start0,
      O116(15) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_6,
      O116(14) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_7,
      O116(13) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_8,
      O116(12) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_9,
      O116(11) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_10,
      O116(10) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_11,
      O116(9) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_12,
      O116(8) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_13,
      O116(7) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_14,
      O116(6) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_15,
      O116(5) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_16,
      O116(4) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_17,
      O116(3) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_18,
      O116(2) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_19,
      O116(1) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_20,
      O116(0) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_21,
      Q(1) => p_1_in,
      Q(0) => \dividend0_reg_n_2_[0]\,
      \ap_CS_fsm[1]_i_2\(15 downto 0) => Q(15 downto 0),
      \ap_CS_fsm_reg[0]\(0) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      \ap_CS_fsm_reg[40]\ => \ap_CS_fsm_reg[40]\,
      \ap_CS_fsm_reg[48]\ => \ap_CS_fsm_reg[48]\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \r_stage_reg[32]_0\(0) => done0
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_21,
      Q => \remd_reg[15]_0\(0),
      R => '0'
    );
\remd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_11,
      Q => \remd_reg[15]_0\(10),
      R => '0'
    );
\remd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_10,
      Q => \remd_reg[15]_0\(11),
      R => '0'
    );
\remd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_9,
      Q => \remd_reg[15]_0\(12),
      R => '0'
    );
\remd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_8,
      Q => \remd_reg[15]_0\(13),
      R => '0'
    );
\remd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_7,
      Q => \remd_reg[15]_0\(14),
      R => '0'
    );
\remd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_6,
      Q => \remd_reg[15]_0\(15),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_20,
      Q => \remd_reg[15]_0\(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_19,
      Q => \remd_reg[15]_0\(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_18,
      Q => \remd_reg[15]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_17,
      Q => \remd_reg[15]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_16,
      Q => \remd_reg[15]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_15,
      Q => \remd_reg[15]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_14,
      Q => \remd_reg[15]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_13,
      Q => \remd_reg[15]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_12,
      Q => \remd_reg[15]_0\(9),
      R => '0'
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_2,
      D => start,
      Q => start0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20_guitar_effects is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    INPUT_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TREADY : out STD_LOGIC;
    INPUT_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INPUT_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INPUT_r_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTPUT_r_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OUTPUT_r_TVALID : out STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    OUTPUT_r_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    OUTPUT_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    OUTPUT_r_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is 7;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "guitar_effects";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b1000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "52'b0000000000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of guitar_effects_design_guitar_effects_0_20_guitar_effects : entity is "yes";
end guitar_effects_design_guitar_effects_0_20_guitar_effects;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20_guitar_effects is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC_VECTOR ( 0 to 0 );
  signal INPUT_r_TDATA_int_regslice : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INPUT_r_TDEST_int_regslice : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal INPUT_r_TID_int_regslice : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal INPUT_r_TKEEP_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal INPUT_r_TLAST_int_regslice : STD_LOGIC;
  signal INPUT_r_TSTRB_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal INPUT_r_TUSER_int_regslice : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal INPUT_r_TVALID_int_regslice : STD_LOGIC;
  signal OUTPUT_r_TREADY_int_regslice : STD_LOGIC;
  signal add_ln141_reg_275 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[1]_i_10_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_11_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_12_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_13_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[38]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state40 : STD_LOGIC;
  signal ap_CS_fsm_state41 : STD_LOGIC;
  signal ap_CS_fsm_state42 : STD_LOGIC;
  signal ap_CS_fsm_state43 : STD_LOGIC;
  signal ap_CS_fsm_state44 : STD_LOGIC;
  signal ap_CS_fsm_state45 : STD_LOGIC;
  signal ap_CS_fsm_state46 : STD_LOGIC;
  signal ap_CS_fsm_state47 : STD_LOGIC;
  signal ap_CS_fsm_state48 : STD_LOGIC;
  signal ap_CS_fsm_state49 : STD_LOGIC;
  signal ap_CS_fsm_state50 : STD_LOGIC;
  signal ap_CS_fsm_state51 : STD_LOGIC;
  signal ap_CS_fsm_state52 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal ap_phi_mux_empty_35_phi_fu_321_p4 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal axilite_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axilite_out_ap_vld : STD_LOGIC;
  signal compression_buffer_U_n_33 : STD_LOGIC;
  signal compression_buffer_U_n_34 : STD_LOGIC;
  signal compression_buffer_U_n_35 : STD_LOGIC;
  signal compression_buffer_U_n_36 : STD_LOGIC;
  signal compression_buffer_U_n_37 : STD_LOGIC;
  signal compression_buffer_U_n_38 : STD_LOGIC;
  signal compression_buffer_U_n_39 : STD_LOGIC;
  signal compression_buffer_U_n_40 : STD_LOGIC;
  signal compression_buffer_U_n_41 : STD_LOGIC;
  signal compression_buffer_U_n_42 : STD_LOGIC;
  signal compression_buffer_U_n_43 : STD_LOGIC;
  signal compression_buffer_U_n_44 : STD_LOGIC;
  signal compression_buffer_U_n_45 : STD_LOGIC;
  signal compression_buffer_U_n_46 : STD_LOGIC;
  signal compression_buffer_U_n_47 : STD_LOGIC;
  signal compression_buffer_U_n_48 : STD_LOGIC;
  signal compression_buffer_U_n_49 : STD_LOGIC;
  signal compression_buffer_U_n_50 : STD_LOGIC;
  signal compression_buffer_U_n_51 : STD_LOGIC;
  signal compression_buffer_U_n_52 : STD_LOGIC;
  signal compression_buffer_U_n_53 : STD_LOGIC;
  signal compression_buffer_U_n_54 : STD_LOGIC;
  signal compression_buffer_U_n_55 : STD_LOGIC;
  signal compression_buffer_U_n_56 : STD_LOGIC;
  signal compression_buffer_U_n_57 : STD_LOGIC;
  signal compression_buffer_U_n_58 : STD_LOGIC;
  signal compression_buffer_U_n_59 : STD_LOGIC;
  signal compression_buffer_U_n_60 : STD_LOGIC;
  signal compression_buffer_U_n_61 : STD_LOGIC;
  signal compression_buffer_U_n_62 : STD_LOGIC;
  signal compression_buffer_U_n_63 : STD_LOGIC;
  signal compression_buffer_U_n_64 : STD_LOGIC;
  signal compression_buffer_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal compression_buffer_ce0 : STD_LOGIC;
  signal compression_buffer_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal compression_buffer_we0 : STD_LOGIC;
  signal control : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal current_level_fu_152 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal current_level_fu_1520 : STD_LOGIC;
  signal delay_buffer_addr_1_reg_876 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_buffer_address0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_buffer_ce0 : STD_LOGIC;
  signal delay_buffer_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_mult : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal delay_samples : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_samples_read_reg_794 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal distortion_clip_factor : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal distortion_threshold : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal distortion_threshold_read_reg_809 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout_reg__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \dout_reg__0_0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal empty_33_fu_649_p3 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal empty_33_reg_992 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \empty_34_reg_298[0]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[10]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[11]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[12]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[13]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[14]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[15]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[16]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[17]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[18]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[19]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[1]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[20]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[21]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[22]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[23]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[24]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[25]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[26]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[27]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[28]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[29]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[2]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[30]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[31]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[3]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[3]_i_2_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[4]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[5]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[6]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[7]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[8]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298[9]_i_1_n_2\ : STD_LOGIC;
  signal \empty_34_reg_298_reg_n_2_[1]\ : STD_LOGIC;
  signal empty_35_reg_318 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \empty_35_reg_318[0]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[10]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[11]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[12]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[13]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[14]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[15]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[16]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[17]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[18]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[19]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[1]_i_2_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[20]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[21]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[22]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[23]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[24]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[25]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[26]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[27]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[28]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[29]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[2]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[30]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[31]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[3]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[4]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[5]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[6]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[7]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[8]_i_1_n_2\ : STD_LOGIC;
  signal \empty_35_reg_318[9]_i_1_n_2\ : STD_LOGIC;
  signal empty_fu_148 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_fu_404_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_341_n_13 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_341_n_3 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_21 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_22 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_23 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_24 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_25 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_26 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_27 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_28 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_29 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_30 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_31 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_32 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_33 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_34 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_35 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_36 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_37 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_38 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_39 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_4 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_40 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_41 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_42 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_43 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_44 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_45 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_46 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_47 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_48 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_49 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_50 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_51 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_52 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_347_n_53 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_102 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_111 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_34 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_35 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_36 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_37 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_38 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_39 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_40 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_41 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_42 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_43 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_44 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_45 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_46 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_47 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_48 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_49 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_50 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_51 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_52 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_53 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_54 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_55 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_56 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_57 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_58 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_59 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_60 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_61 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_62 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_63 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_64 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_65 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_66 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_67 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_68 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_69 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_70 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_71 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_72 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_73 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_74 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_75 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_76 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_77 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_78 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_79 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_80 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_81 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_82 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_83 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_84 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_85 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_86 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_87 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_88 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_89 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_90 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_91 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_92 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_93 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_94 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_95 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_96 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_97 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_98 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icmp_ln116_fu_463_p2 : STD_LOGIC;
  signal icmp_ln116_reg_920 : STD_LOGIC;
  signal lpf_coefficients_V_U_n_3 : STD_LOGIC;
  signal lpf_coefficients_V_q0 : STD_LOGIC;
  signal lpf_coefficients_V_we0 : STD_LOGIC;
  signal mul_32s_10s_42_2_1_U9_n_2 : STD_LOGIC;
  signal mul_32s_10s_42_2_1_U9_n_35 : STD_LOGIC;
  signal mul_32s_10s_42_2_1_U9_n_36 : STD_LOGIC;
  signal mul_32s_10s_42_2_1_U9_n_37 : STD_LOGIC;
  signal mul_32s_10s_42_2_1_U9_n_38 : STD_LOGIC;
  signal mul_32s_10s_42_2_1_U9_n_39 : STD_LOGIC;
  signal mul_32s_10s_42_2_1_U9_n_40 : STD_LOGIC;
  signal mul_32s_10s_42_2_1_U9_n_41 : STD_LOGIC;
  signal mul_32s_10s_42_2_1_U9_n_42 : STD_LOGIC;
  signal negative_threshold_reg_865 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \negative_threshold_reg_865[11]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[11]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[11]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[11]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[15]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[15]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[15]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[15]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[19]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[19]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[19]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[19]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[23]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[23]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[23]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[23]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[27]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[27]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[27]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[27]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[31]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[31]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[31]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[31]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[3]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[3]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[3]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[7]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[7]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[7]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865[7]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_865_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal or_ln118_fu_501_p2 : STD_LOGIC;
  signal or_ln118_reg_935 : STD_LOGIC;
  signal or_ln83_fu_754_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_fu_748_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_reg_1028 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \output_reg_1028[11]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1028[11]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1028[11]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1028[11]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1028[15]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1028[15]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1028[15]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1028[15]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1028[19]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1028[19]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1028[19]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1028[19]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1028[23]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1028[23]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1028[23]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1028[23]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1028[27]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1028[27]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1028[27]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1028[27]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1028[31]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1028[31]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1028[31]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1028[31]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1028[3]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1028[3]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1028[3]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1028[3]_i_6_n_2\ : STD_LOGIC;
  signal \output_reg_1028[3]_i_7_n_2\ : STD_LOGIC;
  signal \output_reg_1028[7]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1028[7]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1028[7]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1028[7]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1028_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1028_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1028_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1028_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1028_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1028_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1028_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1028_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1028_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1028_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1028_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1028_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1028_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1028_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1028_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1028_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1028_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1028_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1028_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1028_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1028_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1028_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1028_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1028_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1028_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1028_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1028_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1028_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1028_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1028_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1028_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal r_V_10_reg_9670 : STD_LOGIC;
  signal r_V_3_fu_468_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_V_fu_473_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_reg_i_45_n_2 : STD_LOGIC;
  signal ram_reg_i_45_n_3 : STD_LOGIC;
  signal ram_reg_i_45_n_4 : STD_LOGIC;
  signal ram_reg_i_45_n_5 : STD_LOGIC;
  signal ram_reg_i_46_n_2 : STD_LOGIC;
  signal ram_reg_i_46_n_3 : STD_LOGIC;
  signal ram_reg_i_46_n_4 : STD_LOGIC;
  signal ram_reg_i_46_n_5 : STD_LOGIC;
  signal ram_reg_i_47_n_2 : STD_LOGIC;
  signal ram_reg_i_47_n_3 : STD_LOGIC;
  signal ram_reg_i_47_n_4 : STD_LOGIC;
  signal ram_reg_i_47_n_5 : STD_LOGIC;
  signal ram_reg_i_48_n_2 : STD_LOGIC;
  signal ram_reg_i_48_n_3 : STD_LOGIC;
  signal ram_reg_i_48_n_4 : STD_LOGIC;
  signal ram_reg_i_48_n_5 : STD_LOGIC;
  signal ram_reg_i_49_n_4 : STD_LOGIC;
  signal ram_reg_i_49_n_5 : STD_LOGIC;
  signal ram_reg_i_50_n_2 : STD_LOGIC;
  signal ram_reg_i_50_n_3 : STD_LOGIC;
  signal ram_reg_i_50_n_4 : STD_LOGIC;
  signal ram_reg_i_50_n_5 : STD_LOGIC;
  signal ram_reg_i_51_n_2 : STD_LOGIC;
  signal ram_reg_i_51_n_3 : STD_LOGIC;
  signal ram_reg_i_51_n_4 : STD_LOGIC;
  signal ram_reg_i_51_n_5 : STD_LOGIC;
  signal ram_reg_i_52_n_2 : STD_LOGIC;
  signal ram_reg_i_52_n_3 : STD_LOGIC;
  signal ram_reg_i_52_n_4 : STD_LOGIC;
  signal ram_reg_i_52_n_5 : STD_LOGIC;
  signal ram_reg_i_54_n_2 : STD_LOGIC;
  signal ram_reg_i_55_n_2 : STD_LOGIC;
  signal ram_reg_i_56_n_2 : STD_LOGIC;
  signal ram_reg_i_57_n_2 : STD_LOGIC;
  signal ram_reg_i_58_n_2 : STD_LOGIC;
  signal ram_reg_i_59_n_2 : STD_LOGIC;
  signal ram_reg_i_60_n_2 : STD_LOGIC;
  signal ram_reg_i_61_n_2 : STD_LOGIC;
  signal ram_reg_i_62_n_2 : STD_LOGIC;
  signal ram_reg_i_63_n_2 : STD_LOGIC;
  signal ram_reg_i_64_n_2 : STD_LOGIC;
  signal ram_reg_i_65_n_2 : STD_LOGIC;
  signal ram_reg_i_66_n_2 : STD_LOGIC;
  signal ram_reg_i_67_n_2 : STD_LOGIC;
  signal ram_reg_i_68_n_2 : STD_LOGIC;
  signal ram_reg_i_69_n_2 : STD_LOGIC;
  signal ram_reg_i_70_n_2 : STD_LOGIC;
  signal ram_reg_i_71_n_2 : STD_LOGIC;
  signal ram_reg_i_72_n_2 : STD_LOGIC;
  signal ram_reg_i_73_n_2 : STD_LOGIC;
  signal ram_reg_i_74_n_2 : STD_LOGIC;
  signal ram_reg_i_75_n_2 : STD_LOGIC;
  signal ram_reg_i_76_n_2 : STD_LOGIC;
  signal ram_reg_i_77_n_2 : STD_LOGIC;
  signal ram_reg_i_78_n_2 : STD_LOGIC;
  signal ram_reg_i_79_n_2 : STD_LOGIC;
  signal ram_reg_i_80_n_2 : STD_LOGIC;
  signal ram_reg_i_81_n_2 : STD_LOGIC;
  signal ram_reg_i_82_n_2 : STD_LOGIC;
  signal ram_reg_i_83_n_2 : STD_LOGIC;
  signal ram_reg_i_84_n_2 : STD_LOGIC;
  signal ram_reg_i_85_n_2 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_64 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_65 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_66 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_67 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_68 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_69 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_70 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_71 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_72 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_73 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_74 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_75 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_76 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_77 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_78 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_79 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_80 : STD_LOGIC;
  signal result_1_fu_617_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_4_fu_634_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_4_reg_984 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \result_4_reg_984[11]_i_10_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[11]_i_3_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[11]_i_4_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[11]_i_5_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[11]_i_6_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[11]_i_7_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[11]_i_8_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[11]_i_9_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[15]_i_10_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[15]_i_3_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[15]_i_4_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[15]_i_5_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[15]_i_6_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[15]_i_7_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[15]_i_8_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[15]_i_9_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[19]_i_10_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[19]_i_3_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[19]_i_4_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[19]_i_5_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[19]_i_6_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[19]_i_7_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[19]_i_8_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[19]_i_9_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[23]_i_10_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[23]_i_3_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[23]_i_4_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[23]_i_5_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[23]_i_6_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[23]_i_7_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[23]_i_8_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[23]_i_9_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[27]_i_10_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[27]_i_3_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[27]_i_4_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[27]_i_5_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[27]_i_6_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[27]_i_7_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[27]_i_8_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[27]_i_9_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[31]_i_3_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[31]_i_4_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[31]_i_5_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[31]_i_6_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[31]_i_7_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[31]_i_8_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[31]_i_9_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_10_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_11_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_14_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_15_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_16_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_17_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_18_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_19_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_4_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_5_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_6_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_8_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[3]_i_9_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[7]_i_10_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[7]_i_3_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[7]_i_4_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[7]_i_5_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[7]_i_6_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[7]_i_7_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[7]_i_8_n_2\ : STD_LOGIC;
  signal \result_4_reg_984[7]_i_9_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_11_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_11_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_12_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \result_4_reg_984_reg[11]_i_2_n_9\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_11_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_12_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_12_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \result_4_reg_984_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_11_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_11_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_11_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_11_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_12_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_12_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_12_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_12_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_2_n_8\ : STD_LOGIC;
  signal \result_4_reg_984_reg[19]_i_2_n_9\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_11_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_11_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_11_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_12_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_12_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_12_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_2_n_8\ : STD_LOGIC;
  signal \result_4_reg_984_reg[23]_i_2_n_9\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_11_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_11_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_11_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_11_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_12_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_12_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_12_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_12_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_2_n_8\ : STD_LOGIC;
  signal \result_4_reg_984_reg[27]_i_2_n_9\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \result_4_reg_984_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_12_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_12_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_13_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_13_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \result_4_reg_984_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_11_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_12_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_12_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \result_4_reg_984_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal ret_V_3_cast_reg_972 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_4_fu_574_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_8_fu_610_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_9_cast_reg_1016 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_cast_reg_955 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rev_fu_410_p2 : STD_LOGIC;
  signal rev_reg_850 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U7_n_2 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U7_n_3 : STD_LOGIC;
  signal sub_ln131_fu_663_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_1_reg_837 : STD_LOGIC;
  signal tmp_2_reg_841 : STD_LOGIC;
  signal tmp_data_V_1_reg_886 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_dest_V_reg_915 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_id_V_reg_910 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_int_4_reg_308 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_int_reg_328 : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[10]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[11]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[12]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[13]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[14]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[15]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[16]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[17]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[18]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[19]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[1]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[20]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[21]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[22]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[23]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[24]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[25]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[26]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[27]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[28]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[29]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[2]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[30]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[31]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[3]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[4]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[5]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[6]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[7]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[8]\ : STD_LOGIC;
  signal \tmp_int_reg_328_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp_keep_V_reg_891 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_last_V_reg_906 : STD_LOGIC;
  signal tmp_reg_830 : STD_LOGIC;
  signal tmp_strb_V_reg_896 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_user_V_reg_901 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln1049_1_reg_979 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln1049_2_reg_1023 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln1049_reg_962 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln19_reg_825 : STD_LOGIC;
  signal vld_in1 : STD_LOGIC;
  signal \NLW_negative_threshold_reg_865_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_output_reg_1028_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_49_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_49_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_4_reg_984_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_4_reg_984_reg[31]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_4_reg_984_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_34_reg_298[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \empty_34_reg_298[3]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \empty_35_reg_318[1]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \empty_35_reg_318[31]_i_1\ : label is "soft_lutpair224";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_865_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_865_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_865_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_865_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_865_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_865_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_865_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_865_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \output_reg_1028_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1028_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1028_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1028_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1028_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1028_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1028_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1028_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1028_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1028_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1028_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1028_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1028_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1028_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1028_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1028_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_45 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_45 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_46 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_46 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_47 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_47 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_48 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_48 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_49 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_49 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_50 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_50 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_51 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_51 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_52 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_52 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \result_4_reg_984[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \result_4_reg_984[10]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \result_4_reg_984[11]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \result_4_reg_984[12]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \result_4_reg_984[13]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \result_4_reg_984[14]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \result_4_reg_984[15]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \result_4_reg_984[16]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \result_4_reg_984[17]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \result_4_reg_984[18]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \result_4_reg_984[19]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \result_4_reg_984[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \result_4_reg_984[20]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \result_4_reg_984[21]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \result_4_reg_984[22]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \result_4_reg_984[23]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \result_4_reg_984[24]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \result_4_reg_984[25]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \result_4_reg_984[26]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \result_4_reg_984[27]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \result_4_reg_984[28]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \result_4_reg_984[29]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \result_4_reg_984[2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \result_4_reg_984[30]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \result_4_reg_984[31]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \result_4_reg_984[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \result_4_reg_984[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \result_4_reg_984[5]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \result_4_reg_984[6]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \result_4_reg_984[7]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \result_4_reg_984[8]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \result_4_reg_984[9]_i_1\ : label is "soft_lutpair236";
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[11]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[11]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \result_4_reg_984_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[15]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[15]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \result_4_reg_984_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[19]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[19]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[19]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \result_4_reg_984_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[23]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[23]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[23]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \result_4_reg_984_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[27]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[27]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[27]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \result_4_reg_984_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[31]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[31]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \result_4_reg_984_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[3]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[3]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \result_4_reg_984_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[7]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[7]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \result_4_reg_984_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \result_4_reg_984_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[31]\,
      I1 => \ap_CS_fsm_reg_n_2_[10]\,
      I2 => \ap_CS_fsm_reg_n_2_[14]\,
      I3 => \ap_CS_fsm_reg_n_2_[11]\,
      O => \ap_CS_fsm[1]_i_10_n_2\
    );
\ap_CS_fsm[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[19]\,
      I1 => \ap_CS_fsm_reg_n_2_[18]\,
      I2 => \ap_CS_fsm_reg_n_2_[21]\,
      I3 => \ap_CS_fsm_reg_n_2_[13]\,
      O => \ap_CS_fsm[1]_i_11_n_2\
    );
\ap_CS_fsm[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[2]\,
      I1 => \ap_CS_fsm_reg_n_2_[4]\,
      I2 => \ap_CS_fsm_reg_n_2_[30]\,
      I3 => \ap_CS_fsm_reg_n_2_[16]\,
      O => \ap_CS_fsm[1]_i_12_n_2\
    );
\ap_CS_fsm[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[25]\,
      I1 => \ap_CS_fsm_reg_n_2_[7]\,
      I2 => \ap_CS_fsm_reg_n_2_[27]\,
      I3 => \ap_CS_fsm_reg_n_2_[6]\,
      O => \ap_CS_fsm[1]_i_13_n_2\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => srem_32ns_17ns_16_36_seq_1_U7_n_3,
      I1 => ap_CS_fsm_state45,
      I2 => ap_CS_fsm_state47,
      I3 => ap_CS_fsm_state44,
      I4 => \ap_CS_fsm[1]_i_6_n_2\,
      I5 => srem_32ns_17ns_16_36_seq_1_U7_n_2,
      O => \ap_CS_fsm[1]_i_2_n_2\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_7_n_2\,
      I1 => \ap_CS_fsm[1]_i_8_n_2\,
      I2 => \ap_CS_fsm[1]_i_9_n_2\,
      I3 => \ap_CS_fsm[1]_i_10_n_2\,
      O => \ap_CS_fsm[1]_i_3_n_2\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_11_n_2\,
      I1 => \ap_CS_fsm[1]_i_12_n_2\,
      I2 => \ap_CS_fsm[1]_i_13_n_2\,
      I3 => \ap_CS_fsm_reg_n_2_[8]\,
      I4 => \ap_CS_fsm_reg_n_2_[34]\,
      I5 => \ap_CS_fsm_reg_n_2_[22]\,
      O => \ap_CS_fsm[1]_i_4_n_2\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state48,
      I1 => ap_CS_fsm_state43,
      I2 => \ap_CS_fsm_reg_n_2_[9]\,
      I3 => \ap_CS_fsm_reg_n_2_[24]\,
      I4 => \ap_CS_fsm_reg_n_2_[3]\,
      I5 => \ap_CS_fsm_reg_n_2_[5]\,
      O => \ap_CS_fsm[1]_i_6_n_2\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[29]\,
      I1 => \ap_CS_fsm_reg_n_2_[23]\,
      I2 => \ap_CS_fsm_reg_n_2_[33]\,
      I3 => \ap_CS_fsm_reg_n_2_[20]\,
      O => \ap_CS_fsm[1]_i_7_n_2\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[15]\,
      I1 => \ap_CS_fsm_reg_n_2_[12]\,
      I2 => \ap_CS_fsm_reg_n_2_[32]\,
      I3 => lpf_coefficients_V_we0,
      O => \ap_CS_fsm[1]_i_8_n_2\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[28]\,
      I1 => \ap_CS_fsm_reg_n_2_[26]\,
      I2 => \ap_CS_fsm_reg_n_2_[35]\,
      I3 => \ap_CS_fsm_reg_n_2_[17]\,
      O => \ap_CS_fsm[1]_i_9_n_2\
    );
\ap_CS_fsm[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_837,
      I1 => ap_CS_fsm_state42,
      O => ap_NS_fsm(42)
    );
\ap_CS_fsm[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_2_reg_841,
      I1 => ap_CS_fsm_state45,
      O => ap_NS_fsm(45)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[9]\,
      Q => \ap_CS_fsm_reg_n_2_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[10]\,
      Q => \ap_CS_fsm_reg_n_2_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[11]\,
      Q => \ap_CS_fsm_reg_n_2_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[12]\,
      Q => \ap_CS_fsm_reg_n_2_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[13]\,
      Q => \ap_CS_fsm_reg_n_2_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[14]\,
      Q => \ap_CS_fsm_reg_n_2_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[15]\,
      Q => \ap_CS_fsm_reg_n_2_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[16]\,
      Q => \ap_CS_fsm_reg_n_2_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[17]\,
      Q => \ap_CS_fsm_reg_n_2_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[18]\,
      Q => \ap_CS_fsm_reg_n_2_[19]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[19]\,
      Q => \ap_CS_fsm_reg_n_2_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[20]\,
      Q => \ap_CS_fsm_reg_n_2_[21]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[21]\,
      Q => \ap_CS_fsm_reg_n_2_[22]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[22]\,
      Q => \ap_CS_fsm_reg_n_2_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[23]\,
      Q => \ap_CS_fsm_reg_n_2_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[24]\,
      Q => \ap_CS_fsm_reg_n_2_[25]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[25]\,
      Q => \ap_CS_fsm_reg_n_2_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[26]\,
      Q => \ap_CS_fsm_reg_n_2_[27]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[27]\,
      Q => \ap_CS_fsm_reg_n_2_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[28]\,
      Q => \ap_CS_fsm_reg_n_2_[29]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[29]\,
      Q => \ap_CS_fsm_reg_n_2_[30]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[30]\,
      Q => \ap_CS_fsm_reg_n_2_[31]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[31]\,
      Q => \ap_CS_fsm_reg_n_2_[32]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[32]\,
      Q => \ap_CS_fsm_reg_n_2_[33]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[33]\,
      Q => \ap_CS_fsm_reg_n_2_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[34]\,
      Q => \ap_CS_fsm_reg_n_2_[35]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[35]\,
      Q => lpf_coefficients_V_we0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(37),
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => \ap_CS_fsm_reg_n_2_[38]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[38]\,
      Q => ap_CS_fsm_state40,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[2]\,
      Q => \ap_CS_fsm_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state40,
      Q => ap_CS_fsm_state41,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state41,
      Q => ap_CS_fsm_state42,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(42),
      Q => ap_CS_fsm_state43,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(43),
      Q => ap_CS_fsm_state44,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(44),
      Q => ap_CS_fsm_state45,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(45),
      Q => ap_CS_fsm_state46,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state46,
      Q => ap_CS_fsm_state47,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state47,
      Q => ap_CS_fsm_state48,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state48,
      Q => ap_CS_fsm_state49,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(49),
      Q => ap_CS_fsm_state50,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[3]\,
      Q => \ap_CS_fsm_reg_n_2_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(50),
      Q => ap_CS_fsm_state51,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(51),
      Q => ap_CS_fsm_state52,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[4]\,
      Q => \ap_CS_fsm_reg_n_2_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[5]\,
      Q => \ap_CS_fsm_reg_n_2_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[6]\,
      Q => \ap_CS_fsm_reg_n_2_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[7]\,
      Q => \ap_CS_fsm_reg_n_2_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[8]\,
      Q => \ap_CS_fsm_reg_n_2_[9]\,
      R => ap_rst_n_inv
    );
compression_buffer_U: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_compression_buffer_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(7 downto 0) => compression_buffer_address0(7 downto 0),
      Q(31 downto 0) => result_4_reg_984(31 downto 0),
      S(3) => compression_buffer_U_n_33,
      S(2) => compression_buffer_U_n_34,
      S(1) => compression_buffer_U_n_35,
      S(0) => compression_buffer_U_n_36,
      WEA(0) => compression_buffer_we0,
      ap_clk => ap_clk,
      compression_buffer_ce0 => compression_buffer_ce0,
      q0(30) => compression_buffer_q0(31),
      q0(29 downto 0) => compression_buffer_q0(29 downto 0),
      ram_reg_0(2) => compression_buffer_U_n_37,
      ram_reg_0(1) => compression_buffer_U_n_38,
      ram_reg_0(0) => compression_buffer_U_n_39,
      ram_reg_1(3) => compression_buffer_U_n_40,
      ram_reg_1(2) => compression_buffer_U_n_41,
      ram_reg_1(1) => compression_buffer_U_n_42,
      ram_reg_1(0) => compression_buffer_U_n_43,
      ram_reg_2(3) => compression_buffer_U_n_44,
      ram_reg_2(2) => compression_buffer_U_n_45,
      ram_reg_2(1) => compression_buffer_U_n_46,
      ram_reg_2(0) => compression_buffer_U_n_47,
      ram_reg_3(3) => compression_buffer_U_n_48,
      ram_reg_3(2) => compression_buffer_U_n_49,
      ram_reg_3(1) => compression_buffer_U_n_50,
      ram_reg_3(0) => compression_buffer_U_n_51,
      ram_reg_4(3) => compression_buffer_U_n_52,
      ram_reg_4(2) => compression_buffer_U_n_53,
      ram_reg_4(1) => compression_buffer_U_n_54,
      ram_reg_4(0) => compression_buffer_U_n_55,
      ram_reg_5(3) => compression_buffer_U_n_56,
      ram_reg_5(2) => compression_buffer_U_n_57,
      ram_reg_5(1) => compression_buffer_U_n_58,
      ram_reg_5(0) => compression_buffer_U_n_59,
      ram_reg_6(3) => compression_buffer_U_n_60,
      ram_reg_6(2) => compression_buffer_U_n_61,
      ram_reg_6(1) => compression_buffer_U_n_62,
      ram_reg_6(0) => compression_buffer_U_n_63,
      ram_reg_7(0) => compression_buffer_U_n_64,
      ram_reg_8(0) => ap_CS_fsm_state42,
      sub_ln131_fu_663_p2(30 downto 0) => sub_ln131_fu_663_p2(31 downto 1)
    );
control_r_s_axi_U: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_control_r_s_axi
     port map (
      D(31 downto 1) => ap_phi_mux_empty_35_phi_fu_321_p4(31 downto 1),
      D(0) => axilite_out(0),
      E(0) => axilite_out_ap_vld,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_r_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_r_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_r_WREADY,
      Q(9 downto 0) => distortion_clip_factor(9 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_35_reg_318(31 downto 0) => empty_35_reg_318(31 downto 0),
      \int_axilite_out_reg[0]_0\(0) => ap_CS_fsm_state50,
      \int_axilite_out_reg[31]_0\(30 downto 1) => or_ln83_fu_754_p2(31 downto 2),
      \int_axilite_out_reg[31]_0\(0) => or_ln83_fu_754_p2(0),
      \int_control_reg[3]_0\(3 downto 0) => control(3 downto 0),
      \int_delay_mult_reg[9]_0\(9 downto 0) => delay_mult(9 downto 0),
      \int_delay_samples_reg[31]_0\(31 downto 0) => delay_samples(31 downto 0),
      \int_distortion_threshold_reg[31]_0\(31 downto 0) => distortion_threshold(31 downto 0),
      s_axi_control_r_ARADDR(6 downto 0) => s_axi_control_r_ARADDR(6 downto 0),
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(6 downto 0) => s_axi_control_r_AWADDR(6 downto 0),
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID,
      tmp_2_reg_841 => tmp_2_reg_841,
      trunc_ln19_reg_825 => trunc_ln19_reg_825
    );
\current_level_fu_152[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_1_reg_837,
      I1 => ap_CS_fsm_state45,
      O => current_level_fu_1520
    );
\current_level_fu_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(0),
      Q => current_level_fu_152(0),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(10),
      Q => current_level_fu_152(10),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(11),
      Q => current_level_fu_152(11),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(12),
      Q => current_level_fu_152(12),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(13),
      Q => current_level_fu_152(13),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(14),
      Q => current_level_fu_152(14),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(15),
      Q => current_level_fu_152(15),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(16),
      Q => current_level_fu_152(16),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(17),
      Q => current_level_fu_152(17),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(18),
      Q => current_level_fu_152(18),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(19),
      Q => current_level_fu_152(19),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(1),
      Q => current_level_fu_152(1),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(20),
      Q => current_level_fu_152(20),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(21),
      Q => current_level_fu_152(21),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(22),
      Q => current_level_fu_152(22),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(23),
      Q => current_level_fu_152(23),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(24),
      Q => current_level_fu_152(24),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(25),
      Q => current_level_fu_152(25),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(26),
      Q => current_level_fu_152(26),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(27),
      Q => current_level_fu_152(27),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(28),
      Q => current_level_fu_152(28),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(29),
      Q => current_level_fu_152(29),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(2),
      Q => current_level_fu_152(2),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(30),
      Q => current_level_fu_152(30),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(31),
      Q => current_level_fu_152(31),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(3),
      Q => current_level_fu_152(3),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(4),
      Q => current_level_fu_152(4),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(5),
      Q => current_level_fu_152(5),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(6),
      Q => current_level_fu_152(6),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(7),
      Q => current_level_fu_152(7),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(8),
      Q => current_level_fu_152(8),
      R => ap_CS_fsm_state1
    );
\current_level_fu_152_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_level_fu_1520,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(9),
      Q => current_level_fu_152(9),
      R => ap_CS_fsm_state1
    );
delay_buffer_U: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_delay_buffer_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(15) => grp_guitar_effects_Pipeline_2_fu_347_n_37,
      ADDRARDADDR(14) => grp_guitar_effects_Pipeline_2_fu_347_n_38,
      ADDRARDADDR(13) => grp_guitar_effects_Pipeline_2_fu_347_n_39,
      ADDRARDADDR(12) => grp_guitar_effects_Pipeline_2_fu_347_n_40,
      ADDRARDADDR(11) => grp_guitar_effects_Pipeline_2_fu_347_n_41,
      ADDRARDADDR(10) => grp_guitar_effects_Pipeline_2_fu_347_n_42,
      ADDRARDADDR(9) => grp_guitar_effects_Pipeline_2_fu_347_n_43,
      ADDRARDADDR(8) => grp_guitar_effects_Pipeline_2_fu_347_n_44,
      ADDRARDADDR(7) => grp_guitar_effects_Pipeline_2_fu_347_n_45,
      ADDRARDADDR(6) => grp_guitar_effects_Pipeline_2_fu_347_n_46,
      ADDRARDADDR(5) => grp_guitar_effects_Pipeline_2_fu_347_n_47,
      ADDRARDADDR(4) => grp_guitar_effects_Pipeline_2_fu_347_n_48,
      ADDRARDADDR(3) => grp_guitar_effects_Pipeline_2_fu_347_n_49,
      ADDRARDADDR(2) => grp_guitar_effects_Pipeline_2_fu_347_n_50,
      ADDRARDADDR(1) => grp_guitar_effects_Pipeline_2_fu_347_n_51,
      ADDRARDADDR(0) => grp_guitar_effects_Pipeline_2_fu_347_n_52,
      Q(0) => ap_CS_fsm_state50,
      WEA(0) => regslice_both_OUTPUT_r_V_data_V_U_n_71,
      ap_clk => ap_clk,
      delay_buffer_ce0 => delay_buffer_ce0,
      q0(31 downto 0) => delay_buffer_q0(31 downto 0),
      ram_reg_0_10_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_69,
      ram_reg_0_11_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_46,
      ram_reg_0_12_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_49,
      ram_reg_0_13_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_51,
      ram_reg_0_14_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_53,
      ram_reg_0_15_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_55,
      ram_reg_0_16_0 => regslice_both_OUTPUT_r_V_data_V_U_n_14,
      ram_reg_0_16_1(15) => grp_guitar_effects_Pipeline_2_fu_347_n_21,
      ram_reg_0_16_1(14) => grp_guitar_effects_Pipeline_2_fu_347_n_22,
      ram_reg_0_16_1(13) => grp_guitar_effects_Pipeline_2_fu_347_n_23,
      ram_reg_0_16_1(12) => grp_guitar_effects_Pipeline_2_fu_347_n_24,
      ram_reg_0_16_1(11) => grp_guitar_effects_Pipeline_2_fu_347_n_25,
      ram_reg_0_16_1(10) => grp_guitar_effects_Pipeline_2_fu_347_n_26,
      ram_reg_0_16_1(9) => grp_guitar_effects_Pipeline_2_fu_347_n_27,
      ram_reg_0_16_1(8) => grp_guitar_effects_Pipeline_2_fu_347_n_28,
      ram_reg_0_16_1(7) => grp_guitar_effects_Pipeline_2_fu_347_n_29,
      ram_reg_0_16_1(6) => grp_guitar_effects_Pipeline_2_fu_347_n_30,
      ram_reg_0_16_1(5) => grp_guitar_effects_Pipeline_2_fu_347_n_31,
      ram_reg_0_16_1(4) => grp_guitar_effects_Pipeline_2_fu_347_n_32,
      ram_reg_0_16_1(3) => grp_guitar_effects_Pipeline_2_fu_347_n_33,
      ram_reg_0_16_1(2) => grp_guitar_effects_Pipeline_2_fu_347_n_34,
      ram_reg_0_16_1(1) => grp_guitar_effects_Pipeline_2_fu_347_n_35,
      ram_reg_0_16_1(0) => grp_guitar_effects_Pipeline_2_fu_347_n_36,
      ram_reg_0_16_2(0) => regslice_both_OUTPUT_r_V_data_V_U_n_57,
      ram_reg_0_17_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_37,
      ram_reg_0_18_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_39,
      ram_reg_0_19_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_41,
      ram_reg_0_1_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_73,
      ram_reg_0_20_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_43,
      ram_reg_0_21_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_45,
      ram_reg_0_22_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_27,
      ram_reg_0_23_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_29,
      ram_reg_0_24_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_31,
      ram_reg_0_25_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_33,
      ram_reg_0_26_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_35,
      ram_reg_0_27_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_17,
      ram_reg_0_28_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_19,
      ram_reg_0_29_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_21,
      ram_reg_0_2_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_75,
      ram_reg_0_30_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_23,
      ram_reg_0_31_0(31 downto 0) => output_reg_1028(31 downto 0),
      ram_reg_0_31_1(0) => regslice_both_OUTPUT_r_V_data_V_U_n_25,
      ram_reg_0_3_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_77,
      ram_reg_0_4_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_79,
      ram_reg_0_5_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_59,
      ram_reg_0_6_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_61,
      ram_reg_0_7_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_63,
      ram_reg_0_8_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_65,
      ram_reg_0_9_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_67,
      ram_reg_1_0_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_70,
      ram_reg_1_10_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_68,
      ram_reg_1_11_0(1) => regslice_both_OUTPUT_r_V_data_V_U_n_47,
      ram_reg_1_11_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_48,
      ram_reg_1_12_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_50,
      ram_reg_1_13_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_52,
      ram_reg_1_14_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_54,
      ram_reg_1_15_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_56,
      ram_reg_1_16_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_58,
      ram_reg_1_17_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_36,
      ram_reg_1_18_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_38,
      ram_reg_1_19_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_40,
      ram_reg_1_1_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_72,
      ram_reg_1_20_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_42,
      ram_reg_1_21_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_44,
      ram_reg_1_22_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_26,
      ram_reg_1_23_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_28,
      ram_reg_1_24_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_30,
      ram_reg_1_25_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_32,
      ram_reg_1_26_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_34,
      ram_reg_1_27_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_16,
      ram_reg_1_28_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_18,
      ram_reg_1_29_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_20,
      ram_reg_1_2_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_74,
      ram_reg_1_30_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_22,
      ram_reg_1_31_0(15 downto 0) => delay_buffer_address0(15 downto 0),
      ram_reg_1_31_1(0) => regslice_both_OUTPUT_r_V_data_V_U_n_24,
      ram_reg_1_3_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_76,
      ram_reg_1_4_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_78,
      ram_reg_1_5_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_80,
      ram_reg_1_6_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_60,
      ram_reg_1_7_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_62,
      ram_reg_1_8_0 => regslice_both_OUTPUT_r_V_data_V_U_n_15,
      ram_reg_1_8_1(0) => regslice_both_OUTPUT_r_V_data_V_U_n_64,
      ram_reg_1_9_0(0) => regslice_both_OUTPUT_r_V_data_V_U_n_66
    );
\delay_buffer_addr_1_reg_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(0),
      Q => delay_buffer_addr_1_reg_876(0),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(10),
      Q => delay_buffer_addr_1_reg_876(10),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(11),
      Q => delay_buffer_addr_1_reg_876(11),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(12),
      Q => delay_buffer_addr_1_reg_876(12),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(13),
      Q => delay_buffer_addr_1_reg_876(13),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(14),
      Q => delay_buffer_addr_1_reg_876(14),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(15),
      Q => delay_buffer_addr_1_reg_876(15),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(1),
      Q => delay_buffer_addr_1_reg_876(1),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(2),
      Q => delay_buffer_addr_1_reg_876(2),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(3),
      Q => delay_buffer_addr_1_reg_876(3),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(4),
      Q => delay_buffer_addr_1_reg_876(4),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(5),
      Q => delay_buffer_addr_1_reg_876(5),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(6),
      Q => delay_buffer_addr_1_reg_876(6),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(7),
      Q => delay_buffer_addr_1_reg_876(7),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(8),
      Q => delay_buffer_addr_1_reg_876(8),
      R => '0'
    );
\delay_buffer_addr_1_reg_876_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => grp_fu_404_p2(9),
      Q => delay_buffer_addr_1_reg_876(9),
      R => '0'
    );
\delay_samples_read_reg_794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(0),
      Q => delay_samples_read_reg_794(0),
      R => '0'
    );
\delay_samples_read_reg_794_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(10),
      Q => delay_samples_read_reg_794(10),
      R => '0'
    );
\delay_samples_read_reg_794_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(11),
      Q => delay_samples_read_reg_794(11),
      R => '0'
    );
\delay_samples_read_reg_794_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(12),
      Q => delay_samples_read_reg_794(12),
      R => '0'
    );
\delay_samples_read_reg_794_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(13),
      Q => delay_samples_read_reg_794(13),
      R => '0'
    );
\delay_samples_read_reg_794_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(14),
      Q => delay_samples_read_reg_794(14),
      R => '0'
    );
\delay_samples_read_reg_794_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(15),
      Q => delay_samples_read_reg_794(15),
      R => '0'
    );
\delay_samples_read_reg_794_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(16),
      Q => delay_samples_read_reg_794(16),
      R => '0'
    );
\delay_samples_read_reg_794_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(17),
      Q => delay_samples_read_reg_794(17),
      R => '0'
    );
\delay_samples_read_reg_794_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(18),
      Q => delay_samples_read_reg_794(18),
      R => '0'
    );
\delay_samples_read_reg_794_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(19),
      Q => delay_samples_read_reg_794(19),
      R => '0'
    );
\delay_samples_read_reg_794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(1),
      Q => delay_samples_read_reg_794(1),
      R => '0'
    );
\delay_samples_read_reg_794_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(20),
      Q => delay_samples_read_reg_794(20),
      R => '0'
    );
\delay_samples_read_reg_794_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(21),
      Q => delay_samples_read_reg_794(21),
      R => '0'
    );
\delay_samples_read_reg_794_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(22),
      Q => delay_samples_read_reg_794(22),
      R => '0'
    );
\delay_samples_read_reg_794_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(23),
      Q => delay_samples_read_reg_794(23),
      R => '0'
    );
\delay_samples_read_reg_794_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(24),
      Q => delay_samples_read_reg_794(24),
      R => '0'
    );
\delay_samples_read_reg_794_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(25),
      Q => delay_samples_read_reg_794(25),
      R => '0'
    );
\delay_samples_read_reg_794_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(26),
      Q => delay_samples_read_reg_794(26),
      R => '0'
    );
\delay_samples_read_reg_794_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(27),
      Q => delay_samples_read_reg_794(27),
      R => '0'
    );
\delay_samples_read_reg_794_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(28),
      Q => delay_samples_read_reg_794(28),
      R => '0'
    );
\delay_samples_read_reg_794_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(29),
      Q => delay_samples_read_reg_794(29),
      R => '0'
    );
\delay_samples_read_reg_794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(2),
      Q => delay_samples_read_reg_794(2),
      R => '0'
    );
\delay_samples_read_reg_794_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(30),
      Q => delay_samples_read_reg_794(30),
      R => '0'
    );
\delay_samples_read_reg_794_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(31),
      Q => delay_samples_read_reg_794(31),
      R => '0'
    );
\delay_samples_read_reg_794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(3),
      Q => delay_samples_read_reg_794(3),
      R => '0'
    );
\delay_samples_read_reg_794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(4),
      Q => delay_samples_read_reg_794(4),
      R => '0'
    );
\delay_samples_read_reg_794_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(5),
      Q => delay_samples_read_reg_794(5),
      R => '0'
    );
\delay_samples_read_reg_794_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(6),
      Q => delay_samples_read_reg_794(6),
      R => '0'
    );
\delay_samples_read_reg_794_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(7),
      Q => delay_samples_read_reg_794(7),
      R => '0'
    );
\delay_samples_read_reg_794_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(8),
      Q => delay_samples_read_reg_794(8),
      R => '0'
    );
\delay_samples_read_reg_794_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => delay_samples(9),
      Q => delay_samples_read_reg_794(9),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(0),
      Q => distortion_threshold_read_reg_809(0),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(10),
      Q => distortion_threshold_read_reg_809(10),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(11),
      Q => distortion_threshold_read_reg_809(11),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(12),
      Q => distortion_threshold_read_reg_809(12),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(13),
      Q => distortion_threshold_read_reg_809(13),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(14),
      Q => distortion_threshold_read_reg_809(14),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(15),
      Q => distortion_threshold_read_reg_809(15),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(16),
      Q => distortion_threshold_read_reg_809(16),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(17),
      Q => distortion_threshold_read_reg_809(17),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(18),
      Q => distortion_threshold_read_reg_809(18),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(19),
      Q => distortion_threshold_read_reg_809(19),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(1),
      Q => distortion_threshold_read_reg_809(1),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(20),
      Q => distortion_threshold_read_reg_809(20),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(21),
      Q => distortion_threshold_read_reg_809(21),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(22),
      Q => distortion_threshold_read_reg_809(22),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(23),
      Q => distortion_threshold_read_reg_809(23),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(24),
      Q => distortion_threshold_read_reg_809(24),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(25),
      Q => distortion_threshold_read_reg_809(25),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(26),
      Q => distortion_threshold_read_reg_809(26),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(27),
      Q => distortion_threshold_read_reg_809(27),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(28),
      Q => distortion_threshold_read_reg_809(28),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(29),
      Q => distortion_threshold_read_reg_809(29),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(2),
      Q => distortion_threshold_read_reg_809(2),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(30),
      Q => distortion_threshold_read_reg_809(30),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(31),
      Q => distortion_threshold_read_reg_809(31),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(3),
      Q => distortion_threshold_read_reg_809(3),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(4),
      Q => distortion_threshold_read_reg_809(4),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(5),
      Q => distortion_threshold_read_reg_809(5),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(6),
      Q => distortion_threshold_read_reg_809(6),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(7),
      Q => distortion_threshold_read_reg_809(7),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(8),
      Q => distortion_threshold_read_reg_809(8),
      R => '0'
    );
\distortion_threshold_read_reg_809_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => distortion_threshold(9),
      Q => distortion_threshold_read_reg_809(9),
      R => '0'
    );
\empty_33_reg_992[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => empty_fu_148(3),
      O => empty_33_fu_649_p3(3)
    );
\empty_33_reg_992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(0),
      Q => empty_33_reg_992(0),
      R => '0'
    );
\empty_33_reg_992_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(10),
      Q => empty_33_reg_992(10),
      R => '0'
    );
\empty_33_reg_992_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(11),
      Q => empty_33_reg_992(11),
      R => '0'
    );
\empty_33_reg_992_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(12),
      Q => empty_33_reg_992(12),
      R => '0'
    );
\empty_33_reg_992_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(13),
      Q => empty_33_reg_992(13),
      R => '0'
    );
\empty_33_reg_992_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(14),
      Q => empty_33_reg_992(14),
      R => '0'
    );
\empty_33_reg_992_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(15),
      Q => empty_33_reg_992(15),
      R => '0'
    );
\empty_33_reg_992_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(16),
      Q => empty_33_reg_992(16),
      R => '0'
    );
\empty_33_reg_992_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(17),
      Q => empty_33_reg_992(17),
      R => '0'
    );
\empty_33_reg_992_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(18),
      Q => empty_33_reg_992(18),
      R => '0'
    );
\empty_33_reg_992_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(19),
      Q => empty_33_reg_992(19),
      R => '0'
    );
\empty_33_reg_992_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(1),
      Q => empty_33_reg_992(1),
      R => '0'
    );
\empty_33_reg_992_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(20),
      Q => empty_33_reg_992(20),
      R => '0'
    );
\empty_33_reg_992_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(21),
      Q => empty_33_reg_992(21),
      R => '0'
    );
\empty_33_reg_992_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(22),
      Q => empty_33_reg_992(22),
      R => '0'
    );
\empty_33_reg_992_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(23),
      Q => empty_33_reg_992(23),
      R => '0'
    );
\empty_33_reg_992_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(24),
      Q => empty_33_reg_992(24),
      R => '0'
    );
\empty_33_reg_992_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(25),
      Q => empty_33_reg_992(25),
      R => '0'
    );
\empty_33_reg_992_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(26),
      Q => empty_33_reg_992(26),
      R => '0'
    );
\empty_33_reg_992_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(27),
      Q => empty_33_reg_992(27),
      R => '0'
    );
\empty_33_reg_992_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(28),
      Q => empty_33_reg_992(28),
      R => '0'
    );
\empty_33_reg_992_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(29),
      Q => empty_33_reg_992(29),
      R => '0'
    );
\empty_33_reg_992_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(30),
      Q => empty_33_reg_992(30),
      R => '0'
    );
\empty_33_reg_992_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(31),
      Q => empty_33_reg_992(31),
      R => '0'
    );
\empty_33_reg_992_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_33_fu_649_p3(3),
      Q => empty_33_reg_992(3),
      R => '0'
    );
\empty_33_reg_992_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(4),
      Q => empty_33_reg_992(4),
      R => '0'
    );
\empty_33_reg_992_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(5),
      Q => empty_33_reg_992(5),
      R => '0'
    );
\empty_33_reg_992_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(6),
      Q => empty_33_reg_992(6),
      R => '0'
    );
\empty_33_reg_992_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(7),
      Q => empty_33_reg_992(7),
      R => '0'
    );
\empty_33_reg_992_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(8),
      Q => empty_33_reg_992(8),
      R => '0'
    );
\empty_33_reg_992_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state42,
      D => empty_fu_148(9),
      Q => empty_33_reg_992(9),
      R => '0'
    );
\empty_34_reg_298[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(0),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(0),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(0),
      O => \empty_34_reg_298[0]_i_1_n_2\
    );
\empty_34_reg_298[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(10),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(10),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(10),
      O => \empty_34_reg_298[10]_i_1_n_2\
    );
\empty_34_reg_298[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(11),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(11),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(11),
      O => \empty_34_reg_298[11]_i_1_n_2\
    );
\empty_34_reg_298[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(12),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(12),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(12),
      O => \empty_34_reg_298[12]_i_1_n_2\
    );
\empty_34_reg_298[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(13),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(13),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(13),
      O => \empty_34_reg_298[13]_i_1_n_2\
    );
\empty_34_reg_298[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(14),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(14),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(14),
      O => \empty_34_reg_298[14]_i_1_n_2\
    );
\empty_34_reg_298[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(15),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(15),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(15),
      O => \empty_34_reg_298[15]_i_1_n_2\
    );
\empty_34_reg_298[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(16),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(16),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(16),
      O => \empty_34_reg_298[16]_i_1_n_2\
    );
\empty_34_reg_298[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(17),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(17),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(17),
      O => \empty_34_reg_298[17]_i_1_n_2\
    );
\empty_34_reg_298[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(18),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(18),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(18),
      O => \empty_34_reg_298[18]_i_1_n_2\
    );
\empty_34_reg_298[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(19),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(19),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(19),
      O => \empty_34_reg_298[19]_i_1_n_2\
    );
\empty_34_reg_298[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(1),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(1),
      I4 => ap_CS_fsm_state45,
      I5 => \empty_34_reg_298_reg_n_2_[1]\,
      O => \empty_34_reg_298[1]_i_1_n_2\
    );
\empty_34_reg_298[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(20),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(20),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(20),
      O => \empty_34_reg_298[20]_i_1_n_2\
    );
\empty_34_reg_298[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(21),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(21),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(21),
      O => \empty_34_reg_298[21]_i_1_n_2\
    );
\empty_34_reg_298[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(22),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(22),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(22),
      O => \empty_34_reg_298[22]_i_1_n_2\
    );
\empty_34_reg_298[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(23),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(23),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(23),
      O => \empty_34_reg_298[23]_i_1_n_2\
    );
\empty_34_reg_298[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(24),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(24),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(24),
      O => \empty_34_reg_298[24]_i_1_n_2\
    );
\empty_34_reg_298[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(25),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(25),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(25),
      O => \empty_34_reg_298[25]_i_1_n_2\
    );
\empty_34_reg_298[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(26),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(26),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(26),
      O => \empty_34_reg_298[26]_i_1_n_2\
    );
\empty_34_reg_298[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(27),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(27),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(27),
      O => \empty_34_reg_298[27]_i_1_n_2\
    );
\empty_34_reg_298[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(28),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(28),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(28),
      O => \empty_34_reg_298[28]_i_1_n_2\
    );
\empty_34_reg_298[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(29),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(29),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(29),
      O => \empty_34_reg_298[29]_i_1_n_2\
    );
\empty_34_reg_298[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF8FB08"
    )
        port map (
      I0 => empty_fu_148(2),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => or_ln83_fu_754_p2(2),
      I4 => ap_CS_fsm_state45,
      O => \empty_34_reg_298[2]_i_1_n_2\
    );
\empty_34_reg_298[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(30),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(30),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(30),
      O => \empty_34_reg_298[30]_i_1_n_2\
    );
\empty_34_reg_298[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(31),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(31),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(31),
      O => \empty_34_reg_298[31]_i_1_n_2\
    );
\empty_34_reg_298[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0E0E0"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => empty_fu_148(3),
      I2 => \empty_34_reg_298[3]_i_2_n_2\,
      I3 => empty_33_reg_992(3),
      I4 => current_level_fu_1520,
      I5 => or_ln83_fu_754_p2(3),
      O => \empty_34_reg_298[3]_i_1_n_2\
    );
\empty_34_reg_298[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state42,
      I1 => tmp_1_reg_837,
      O => \empty_34_reg_298[3]_i_2_n_2\
    );
\empty_34_reg_298[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(4),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(4),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(4),
      O => \empty_34_reg_298[4]_i_1_n_2\
    );
\empty_34_reg_298[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(5),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(5),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(5),
      O => \empty_34_reg_298[5]_i_1_n_2\
    );
\empty_34_reg_298[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(6),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(6),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(6),
      O => \empty_34_reg_298[6]_i_1_n_2\
    );
\empty_34_reg_298[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(7),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(7),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(7),
      O => \empty_34_reg_298[7]_i_1_n_2\
    );
\empty_34_reg_298[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(8),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(8),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(8),
      O => \empty_34_reg_298[8]_i_1_n_2\
    );
\empty_34_reg_298[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0BFBFBF8080808"
    )
        port map (
      I0 => empty_fu_148(9),
      I1 => ap_CS_fsm_state42,
      I2 => tmp_1_reg_837,
      I3 => empty_33_reg_992(9),
      I4 => ap_CS_fsm_state45,
      I5 => or_ln83_fu_754_p2(9),
      O => \empty_34_reg_298[9]_i_1_n_2\
    );
\empty_34_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[0]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(0),
      R => '0'
    );
\empty_34_reg_298_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[10]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(10),
      R => '0'
    );
\empty_34_reg_298_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[11]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(11),
      R => '0'
    );
\empty_34_reg_298_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[12]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(12),
      R => '0'
    );
\empty_34_reg_298_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[13]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(13),
      R => '0'
    );
\empty_34_reg_298_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[14]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(14),
      R => '0'
    );
\empty_34_reg_298_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[15]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(15),
      R => '0'
    );
\empty_34_reg_298_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[16]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(16),
      R => '0'
    );
\empty_34_reg_298_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[17]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(17),
      R => '0'
    );
\empty_34_reg_298_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[18]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(18),
      R => '0'
    );
\empty_34_reg_298_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[19]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(19),
      R => '0'
    );
\empty_34_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[1]_i_1_n_2\,
      Q => \empty_34_reg_298_reg_n_2_[1]\,
      R => '0'
    );
\empty_34_reg_298_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[20]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(20),
      R => '0'
    );
\empty_34_reg_298_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[21]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(21),
      R => '0'
    );
\empty_34_reg_298_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[22]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(22),
      R => '0'
    );
\empty_34_reg_298_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[23]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(23),
      R => '0'
    );
\empty_34_reg_298_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[24]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(24),
      R => '0'
    );
\empty_34_reg_298_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[25]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(25),
      R => '0'
    );
\empty_34_reg_298_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[26]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(26),
      R => '0'
    );
\empty_34_reg_298_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[27]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(27),
      R => '0'
    );
\empty_34_reg_298_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[28]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(28),
      R => '0'
    );
\empty_34_reg_298_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[29]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(29),
      R => '0'
    );
\empty_34_reg_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[2]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(2),
      R => '0'
    );
\empty_34_reg_298_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[30]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(30),
      R => '0'
    );
\empty_34_reg_298_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[31]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(31),
      R => '0'
    );
\empty_34_reg_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[3]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(3),
      R => '0'
    );
\empty_34_reg_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[4]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(4),
      R => '0'
    );
\empty_34_reg_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[5]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(5),
      R => '0'
    );
\empty_34_reg_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[6]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(6),
      R => '0'
    );
\empty_34_reg_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[7]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(7),
      R => '0'
    );
\empty_34_reg_298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[8]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(8),
      R => '0'
    );
\empty_34_reg_298_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_34_reg_298[9]_i_1_n_2\,
      Q => or_ln83_fu_754_p2(9),
      R => '0'
    );
\empty_35_reg_318[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(0),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(0),
      O => \empty_35_reg_318[0]_i_1_n_2\
    );
\empty_35_reg_318[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(10),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(10),
      O => \empty_35_reg_318[10]_i_1_n_2\
    );
\empty_35_reg_318[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(11),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(11),
      O => \empty_35_reg_318[11]_i_1_n_2\
    );
\empty_35_reg_318[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(12),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(12),
      O => \empty_35_reg_318[12]_i_1_n_2\
    );
\empty_35_reg_318[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(13),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(13),
      O => \empty_35_reg_318[13]_i_1_n_2\
    );
\empty_35_reg_318[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(14),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(14),
      O => \empty_35_reg_318[14]_i_1_n_2\
    );
\empty_35_reg_318[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(15),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(15),
      O => \empty_35_reg_318[15]_i_1_n_2\
    );
\empty_35_reg_318[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(16),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(16),
      O => \empty_35_reg_318[16]_i_1_n_2\
    );
\empty_35_reg_318[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(17),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(17),
      O => \empty_35_reg_318[17]_i_1_n_2\
    );
\empty_35_reg_318[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(18),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(18),
      O => \empty_35_reg_318[18]_i_1_n_2\
    );
\empty_35_reg_318[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(19),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(19),
      O => \empty_35_reg_318[19]_i_1_n_2\
    );
\empty_35_reg_318[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state45,
      I1 => tmp_2_reg_841,
      O => \empty_35_reg_318[1]_i_2_n_2\
    );
\empty_35_reg_318[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(20),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(20),
      O => \empty_35_reg_318[20]_i_1_n_2\
    );
\empty_35_reg_318[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(21),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(21),
      O => \empty_35_reg_318[21]_i_1_n_2\
    );
\empty_35_reg_318[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(22),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(22),
      O => \empty_35_reg_318[22]_i_1_n_2\
    );
\empty_35_reg_318[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(23),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(23),
      O => \empty_35_reg_318[23]_i_1_n_2\
    );
\empty_35_reg_318[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(24),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(24),
      O => \empty_35_reg_318[24]_i_1_n_2\
    );
\empty_35_reg_318[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(25),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(25),
      O => \empty_35_reg_318[25]_i_1_n_2\
    );
\empty_35_reg_318[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(26),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(26),
      O => \empty_35_reg_318[26]_i_1_n_2\
    );
\empty_35_reg_318[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(27),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(27),
      O => \empty_35_reg_318[27]_i_1_n_2\
    );
\empty_35_reg_318[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(28),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(28),
      O => \empty_35_reg_318[28]_i_1_n_2\
    );
\empty_35_reg_318[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(29),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(29),
      O => \empty_35_reg_318[29]_i_1_n_2\
    );
\empty_35_reg_318[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => or_ln83_fu_754_p2(2),
      I1 => tmp_2_reg_841,
      I2 => tmp_1_reg_837,
      I3 => ap_CS_fsm_state45,
      O => \empty_35_reg_318[2]_i_1_n_2\
    );
\empty_35_reg_318[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(30),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(30),
      O => \empty_35_reg_318[30]_i_1_n_2\
    );
\empty_35_reg_318[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(31),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(31),
      O => \empty_35_reg_318[31]_i_1_n_2\
    );
\empty_35_reg_318[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(3),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(3),
      O => \empty_35_reg_318[3]_i_1_n_2\
    );
\empty_35_reg_318[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(4),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(4),
      O => \empty_35_reg_318[4]_i_1_n_2\
    );
\empty_35_reg_318[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(5),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(5),
      O => \empty_35_reg_318[5]_i_1_n_2\
    );
\empty_35_reg_318[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(6),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(6),
      O => \empty_35_reg_318[6]_i_1_n_2\
    );
\empty_35_reg_318[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(7),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(7),
      O => \empty_35_reg_318[7]_i_1_n_2\
    );
\empty_35_reg_318[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(8),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(8),
      O => \empty_35_reg_318[8]_i_1_n_2\
    );
\empty_35_reg_318[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => empty_33_reg_992(9),
      I1 => tmp_1_reg_837,
      I2 => ap_CS_fsm_state45,
      I3 => tmp_2_reg_841,
      I4 => or_ln83_fu_754_p2(9),
      O => \empty_35_reg_318[9]_i_1_n_2\
    );
\empty_35_reg_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[0]_i_1_n_2\,
      Q => empty_35_reg_318(0),
      R => '0'
    );
\empty_35_reg_318_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[10]_i_1_n_2\,
      Q => empty_35_reg_318(10),
      R => '0'
    );
\empty_35_reg_318_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[11]_i_1_n_2\,
      Q => empty_35_reg_318(11),
      R => '0'
    );
\empty_35_reg_318_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[12]_i_1_n_2\,
      Q => empty_35_reg_318(12),
      R => '0'
    );
\empty_35_reg_318_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[13]_i_1_n_2\,
      Q => empty_35_reg_318(13),
      R => '0'
    );
\empty_35_reg_318_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[14]_i_1_n_2\,
      Q => empty_35_reg_318(14),
      R => '0'
    );
\empty_35_reg_318_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[15]_i_1_n_2\,
      Q => empty_35_reg_318(15),
      R => '0'
    );
\empty_35_reg_318_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[16]_i_1_n_2\,
      Q => empty_35_reg_318(16),
      R => '0'
    );
\empty_35_reg_318_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[17]_i_1_n_2\,
      Q => empty_35_reg_318(17),
      R => '0'
    );
\empty_35_reg_318_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[18]_i_1_n_2\,
      Q => empty_35_reg_318(18),
      R => '0'
    );
\empty_35_reg_318_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[19]_i_1_n_2\,
      Q => empty_35_reg_318(19),
      R => '0'
    );
\empty_35_reg_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_OUTPUT_r_V_data_V_U_n_4,
      Q => empty_35_reg_318(1),
      R => '0'
    );
\empty_35_reg_318_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[20]_i_1_n_2\,
      Q => empty_35_reg_318(20),
      R => '0'
    );
\empty_35_reg_318_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[21]_i_1_n_2\,
      Q => empty_35_reg_318(21),
      R => '0'
    );
\empty_35_reg_318_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[22]_i_1_n_2\,
      Q => empty_35_reg_318(22),
      R => '0'
    );
\empty_35_reg_318_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[23]_i_1_n_2\,
      Q => empty_35_reg_318(23),
      R => '0'
    );
\empty_35_reg_318_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[24]_i_1_n_2\,
      Q => empty_35_reg_318(24),
      R => '0'
    );
\empty_35_reg_318_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[25]_i_1_n_2\,
      Q => empty_35_reg_318(25),
      R => '0'
    );
\empty_35_reg_318_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[26]_i_1_n_2\,
      Q => empty_35_reg_318(26),
      R => '0'
    );
\empty_35_reg_318_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[27]_i_1_n_2\,
      Q => empty_35_reg_318(27),
      R => '0'
    );
\empty_35_reg_318_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[28]_i_1_n_2\,
      Q => empty_35_reg_318(28),
      R => '0'
    );
\empty_35_reg_318_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[29]_i_1_n_2\,
      Q => empty_35_reg_318(29),
      R => '0'
    );
\empty_35_reg_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[2]_i_1_n_2\,
      Q => empty_35_reg_318(2),
      R => '0'
    );
\empty_35_reg_318_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[30]_i_1_n_2\,
      Q => empty_35_reg_318(30),
      R => '0'
    );
\empty_35_reg_318_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[31]_i_1_n_2\,
      Q => empty_35_reg_318(31),
      R => '0'
    );
\empty_35_reg_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[3]_i_1_n_2\,
      Q => empty_35_reg_318(3),
      R => '0'
    );
\empty_35_reg_318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[4]_i_1_n_2\,
      Q => empty_35_reg_318(4),
      R => '0'
    );
\empty_35_reg_318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[5]_i_1_n_2\,
      Q => empty_35_reg_318(5),
      R => '0'
    );
\empty_35_reg_318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[6]_i_1_n_2\,
      Q => empty_35_reg_318(6),
      R => '0'
    );
\empty_35_reg_318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[7]_i_1_n_2\,
      Q => empty_35_reg_318(7),
      R => '0'
    );
\empty_35_reg_318_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[8]_i_1_n_2\,
      Q => empty_35_reg_318(8),
      R => '0'
    );
\empty_35_reg_318_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => \empty_35_reg_318[9]_i_1_n_2\,
      Q => empty_35_reg_318(9),
      R => '0'
    );
\empty_fu_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => axilite_out(0),
      Q => empty_fu_148(0),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(10),
      Q => empty_fu_148(10),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(11),
      Q => empty_fu_148(11),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(12),
      Q => empty_fu_148(12),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(13),
      Q => empty_fu_148(13),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(14),
      Q => empty_fu_148(14),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(15),
      Q => empty_fu_148(15),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(16),
      Q => empty_fu_148(16),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(17),
      Q => empty_fu_148(17),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(18),
      Q => empty_fu_148(18),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(19),
      Q => empty_fu_148(19),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(1),
      Q => empty_fu_148(1),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(20),
      Q => empty_fu_148(20),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(21),
      Q => empty_fu_148(21),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(22),
      Q => empty_fu_148(22),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(23),
      Q => empty_fu_148(23),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(24),
      Q => empty_fu_148(24),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(25),
      Q => empty_fu_148(25),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(26),
      Q => empty_fu_148(26),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(27),
      Q => empty_fu_148(27),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(28),
      Q => empty_fu_148(28),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(29),
      Q => empty_fu_148(29),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(2),
      Q => empty_fu_148(2),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(30),
      Q => empty_fu_148(30),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(31),
      Q => empty_fu_148(31),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(3),
      Q => empty_fu_148(3),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(4),
      Q => empty_fu_148(4),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(5),
      Q => empty_fu_148(5),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(6),
      Q => empty_fu_148(6),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(7),
      Q => empty_fu_148(7),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(8),
      Q => empty_fu_148(8),
      R => ap_CS_fsm_state1
    );
\empty_fu_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_35_phi_fu_321_p4(9),
      Q => empty_fu_148(9),
      R => ap_CS_fsm_state1
    );
grp_guitar_effects_Pipeline_1_fu_341: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_1
     port map (
      ADDRARDADDR(7 downto 0) => compression_buffer_address0(7 downto 0),
      Q(3) => ap_CS_fsm_state44,
      Q(2) => ap_CS_fsm_state42,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      WEA(0) => compression_buffer_we0,
      add_ln141_reg_275(7 downto 0) => add_ln141_reg_275(7 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_loop_init_int_reg => grp_guitar_effects_Pipeline_1_fu_341_n_3,
      ap_loop_init_int_reg_0 => grp_guitar_effects_Pipeline_1_fu_341_n_13,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      ram_reg => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_102,
      start => ap_NS_fsm(2),
      start0_reg => grp_guitar_effects_Pipeline_2_fu_347_n_4,
      tmp_1_reg_837 => tmp_1_reg_837
    );
grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_1_fu_341_n_13,
      Q => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_guitar_effects_Pipeline_2_fu_347: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_2
     port map (
      ADDRARDADDR(15) => grp_guitar_effects_Pipeline_2_fu_347_n_37,
      ADDRARDADDR(14) => grp_guitar_effects_Pipeline_2_fu_347_n_38,
      ADDRARDADDR(13) => grp_guitar_effects_Pipeline_2_fu_347_n_39,
      ADDRARDADDR(12) => grp_guitar_effects_Pipeline_2_fu_347_n_40,
      ADDRARDADDR(11) => grp_guitar_effects_Pipeline_2_fu_347_n_41,
      ADDRARDADDR(10) => grp_guitar_effects_Pipeline_2_fu_347_n_42,
      ADDRARDADDR(9) => grp_guitar_effects_Pipeline_2_fu_347_n_43,
      ADDRARDADDR(8) => grp_guitar_effects_Pipeline_2_fu_347_n_44,
      ADDRARDADDR(7) => grp_guitar_effects_Pipeline_2_fu_347_n_45,
      ADDRARDADDR(6) => grp_guitar_effects_Pipeline_2_fu_347_n_46,
      ADDRARDADDR(5) => grp_guitar_effects_Pipeline_2_fu_347_n_47,
      ADDRARDADDR(4) => grp_guitar_effects_Pipeline_2_fu_347_n_48,
      ADDRARDADDR(3) => grp_guitar_effects_Pipeline_2_fu_347_n_49,
      ADDRARDADDR(2) => grp_guitar_effects_Pipeline_2_fu_347_n_50,
      ADDRARDADDR(1) => grp_guitar_effects_Pipeline_2_fu_347_n_51,
      ADDRARDADDR(0) => grp_guitar_effects_Pipeline_2_fu_347_n_52,
      D(0) => ap_NS_fsm(1),
      Q(2) => ap_CS_fsm_state50,
      Q(1) => ap_CS_fsm_state45,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[0]\ => grp_guitar_effects_Pipeline_2_fu_347_n_53,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm[1]_i_2_n_2\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_3_n_2\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm[1]_i_4_n_2\,
      \ap_CS_fsm_reg[1]_2\ => grp_guitar_effects_Pipeline_1_fu_341_n_3,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_loop_init_int_reg(15 downto 0) => delay_buffer_address0(15 downto 0),
      ap_loop_init_int_reg_0(15) => grp_guitar_effects_Pipeline_2_fu_347_n_21,
      ap_loop_init_int_reg_0(14) => grp_guitar_effects_Pipeline_2_fu_347_n_22,
      ap_loop_init_int_reg_0(13) => grp_guitar_effects_Pipeline_2_fu_347_n_23,
      ap_loop_init_int_reg_0(12) => grp_guitar_effects_Pipeline_2_fu_347_n_24,
      ap_loop_init_int_reg_0(11) => grp_guitar_effects_Pipeline_2_fu_347_n_25,
      ap_loop_init_int_reg_0(10) => grp_guitar_effects_Pipeline_2_fu_347_n_26,
      ap_loop_init_int_reg_0(9) => grp_guitar_effects_Pipeline_2_fu_347_n_27,
      ap_loop_init_int_reg_0(8) => grp_guitar_effects_Pipeline_2_fu_347_n_28,
      ap_loop_init_int_reg_0(7) => grp_guitar_effects_Pipeline_2_fu_347_n_29,
      ap_loop_init_int_reg_0(6) => grp_guitar_effects_Pipeline_2_fu_347_n_30,
      ap_loop_init_int_reg_0(5) => grp_guitar_effects_Pipeline_2_fu_347_n_31,
      ap_loop_init_int_reg_0(4) => grp_guitar_effects_Pipeline_2_fu_347_n_32,
      ap_loop_init_int_reg_0(3) => grp_guitar_effects_Pipeline_2_fu_347_n_33,
      ap_loop_init_int_reg_0(2) => grp_guitar_effects_Pipeline_2_fu_347_n_34,
      ap_loop_init_int_reg_0(1) => grp_guitar_effects_Pipeline_2_fu_347_n_35,
      ap_loop_init_int_reg_0(0) => grp_guitar_effects_Pipeline_2_fu_347_n_36,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg => grp_guitar_effects_Pipeline_2_fu_347_n_4,
      ram_reg_1_8(15 downto 0) => delay_buffer_addr_1_reg_876(15 downto 0)
    );
grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_2_fu_347_n_53,
      Q => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_guitar_effects_Pipeline_LPF_Loop_fu_353: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_guitar_effects_Pipeline_LPF_Loop
     port map (
      D(31) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_35,
      D(30) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_36,
      D(29) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_37,
      D(28) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_38,
      D(27) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_39,
      D(26) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_40,
      D(25) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_41,
      D(24) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_42,
      D(23) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_43,
      D(22) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_44,
      D(21) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_45,
      D(20) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_46,
      D(19) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_47,
      D(18) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_48,
      D(17) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_49,
      D(16) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_50,
      D(15) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_51,
      D(14) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_52,
      D(13) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_53,
      D(12) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_54,
      D(11) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_55,
      D(10) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_56,
      D(9) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_57,
      D(8) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_58,
      D(7) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_59,
      D(6) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_60,
      D(5) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_61,
      D(4) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_62,
      D(3) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_63,
      D(2) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_64,
      D(1) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_65,
      D(0) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_66,
      Q(5) => ap_CS_fsm_state45,
      Q(4) => ap_CS_fsm_state44,
      Q(3) => ap_CS_fsm_state43,
      Q(2) => ap_CS_fsm_state42,
      Q(1) => lpf_coefficients_V_we0,
      Q(0) => ap_CS_fsm_state2,
      S(3) => compression_buffer_U_n_33,
      S(2) => compression_buffer_U_n_34,
      S(1) => compression_buffer_U_n_35,
      S(0) => compression_buffer_U_n_36,
      add_ln141_reg_275(7 downto 0) => add_ln141_reg_275(7 downto 0),
      \add_ln141_reg_275_reg[0]_0\ => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_102,
      \ap_CS_fsm_reg[36]\ => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_34,
      \ap_CS_fsm_reg[42]\ => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_111,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      compression_buffer_ce0 => compression_buffer_ce0,
      \empty_fu_54_reg[31]_0\(31 downto 0) => current_level_fu_152(31 downto 0),
      grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg => grp_guitar_effects_Pipeline_1_fu_341_ap_start_reg,
      grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(31 downto 0) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_p_out(31 downto 0),
      lpf_coefficients_V_q0 => lpf_coefficients_V_q0,
      q0(30) => compression_buffer_q0(31),
      q0(29 downto 0) => compression_buffer_q0(29 downto 0),
      \r_V_2_reg_291_reg[33]_0\ => lpf_coefficients_V_U_n_3,
      \r_V_2_reg_291_reg[33]_1\(0) => compression_buffer_U_n_64,
      \result_4_reg_984_reg[31]\(31) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_67,
      \result_4_reg_984_reg[31]\(30) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_68,
      \result_4_reg_984_reg[31]\(29) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_69,
      \result_4_reg_984_reg[31]\(28) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_70,
      \result_4_reg_984_reg[31]\(27) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_71,
      \result_4_reg_984_reg[31]\(26) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_72,
      \result_4_reg_984_reg[31]\(25) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_73,
      \result_4_reg_984_reg[31]\(24) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_74,
      \result_4_reg_984_reg[31]\(23) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_75,
      \result_4_reg_984_reg[31]\(22) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_76,
      \result_4_reg_984_reg[31]\(21) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_77,
      \result_4_reg_984_reg[31]\(20) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_78,
      \result_4_reg_984_reg[31]\(19) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_79,
      \result_4_reg_984_reg[31]\(18) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_80,
      \result_4_reg_984_reg[31]\(17) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_81,
      \result_4_reg_984_reg[31]\(16) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_82,
      \result_4_reg_984_reg[31]\(15) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_83,
      \result_4_reg_984_reg[31]\(14) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_84,
      \result_4_reg_984_reg[31]\(13) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_85,
      \result_4_reg_984_reg[31]\(12) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_86,
      \result_4_reg_984_reg[31]\(11) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_87,
      \result_4_reg_984_reg[31]\(10) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_88,
      \result_4_reg_984_reg[31]\(9) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_89,
      \result_4_reg_984_reg[31]\(8) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_90,
      \result_4_reg_984_reg[31]\(7) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_91,
      \result_4_reg_984_reg[31]\(6) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_92,
      \result_4_reg_984_reg[31]\(5) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_93,
      \result_4_reg_984_reg[31]\(4) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_94,
      \result_4_reg_984_reg[31]\(3) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_95,
      \result_4_reg_984_reg[31]\(2) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_96,
      \result_4_reg_984_reg[31]\(1) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_97,
      \result_4_reg_984_reg[31]\(0) => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_98,
      \tmp_1_reg_296_reg[0]_0\(3) => compression_buffer_U_n_40,
      \tmp_1_reg_296_reg[0]_0\(2) => compression_buffer_U_n_41,
      \tmp_1_reg_296_reg[0]_0\(1) => compression_buffer_U_n_42,
      \tmp_1_reg_296_reg[0]_0\(0) => compression_buffer_U_n_43,
      \tmp_1_reg_296_reg[12]_0\(3) => compression_buffer_U_n_52,
      \tmp_1_reg_296_reg[12]_0\(2) => compression_buffer_U_n_53,
      \tmp_1_reg_296_reg[12]_0\(1) => compression_buffer_U_n_54,
      \tmp_1_reg_296_reg[12]_0\(0) => compression_buffer_U_n_55,
      \tmp_1_reg_296_reg[16]_0\(3) => compression_buffer_U_n_56,
      \tmp_1_reg_296_reg[16]_0\(2) => compression_buffer_U_n_57,
      \tmp_1_reg_296_reg[16]_0\(1) => compression_buffer_U_n_58,
      \tmp_1_reg_296_reg[16]_0\(0) => compression_buffer_U_n_59,
      \tmp_1_reg_296_reg[20]_0\(3) => compression_buffer_U_n_60,
      \tmp_1_reg_296_reg[20]_0\(2) => compression_buffer_U_n_61,
      \tmp_1_reg_296_reg[20]_0\(1) => compression_buffer_U_n_62,
      \tmp_1_reg_296_reg[20]_0\(0) => compression_buffer_U_n_63,
      \tmp_1_reg_296_reg[4]_0\(3) => compression_buffer_U_n_44,
      \tmp_1_reg_296_reg[4]_0\(2) => compression_buffer_U_n_45,
      \tmp_1_reg_296_reg[4]_0\(1) => compression_buffer_U_n_46,
      \tmp_1_reg_296_reg[4]_0\(0) => compression_buffer_U_n_47,
      \tmp_1_reg_296_reg[8]_0\(3) => compression_buffer_U_n_48,
      \tmp_1_reg_296_reg[8]_0\(2) => compression_buffer_U_n_49,
      \tmp_1_reg_296_reg[8]_0\(1) => compression_buffer_U_n_50,
      \tmp_1_reg_296_reg[8]_0\(0) => compression_buffer_U_n_51,
      tmp_1_reg_837 => tmp_1_reg_837,
      \tmp_1_reg_837_reg[0]\(1 downto 0) => ap_NS_fsm(44 downto 43),
      tmp_2_reg_841 => tmp_2_reg_841,
      \tmp_int_4_reg_308_reg[31]\(31 downto 0) => result_4_reg_984(31 downto 0),
      \tmp_int_reg_328_reg[31]\(31 downto 0) => tmp_int_4_reg_308(31 downto 0),
      \tmp_int_reg_328_reg[31]_0\(31 downto 0) => output_reg_1028(31 downto 0),
      \trunc_ln1049_reg_301_reg[4]_0\(2) => compression_buffer_U_n_37,
      \trunc_ln1049_reg_301_reg[4]_0\(1) => compression_buffer_U_n_38,
      \trunc_ln1049_reg_301_reg[4]_0\(0) => compression_buffer_U_n_39
    );
grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_111,
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln116_reg_920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => icmp_ln116_fu_463_p2,
      Q => icmp_ln116_reg_920,
      R => '0'
    );
lpf_coefficients_V_U: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W
     port map (
      ap_clk => ap_clk,
      lpf_coefficients_V_q0 => lpf_coefficients_V_q0,
      \q0_reg[0]_0\ => lpf_coefficients_V_U_n_3,
      \q0_reg[0]_1\ => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_34
    );
mul_32s_10s_42_2_1_U10: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1
     port map (
      Q(2) => ap_CS_fsm_state46,
      Q(1) => lpf_coefficients_V_we0,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      \dout_reg__0\(40) => \dout_reg__0\(41),
      \dout_reg__0\(39 downto 0) => \dout_reg__0\(39 downto 0),
      q0(31 downto 0) => delay_buffer_q0(31 downto 0),
      tmp_product_0(9 downto 0) => delay_mult(9 downto 0)
    );
mul_32s_10s_42_2_1_U8: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_0
     port map (
      Q(2) => ap_CS_fsm_state38,
      Q(1) => lpf_coefficients_V_we0,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      \dout_reg__0\(40) => \dout_reg__0_0\(41),
      \dout_reg__0\(39 downto 0) => \dout_reg__0_0\(39 downto 0),
      r_V_3_fu_468_p2(31 downto 0) => r_V_3_fu_468_p2(31 downto 0),
      tmp_product_0(9 downto 0) => distortion_clip_factor(9 downto 0)
    );
mul_32s_10s_42_2_1_U9: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_mul_32s_10s_42_2_1_1
     port map (
      P(23) => mul_32s_10s_42_2_1_U9_n_2,
      P(22 downto 0) => p_0_in(31 downto 9),
      Q(2) => ap_CS_fsm_state38,
      Q(1) => lpf_coefficients_V_we0,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      \dout_reg[16]_0\(16 downto 8) => p_0_in(8 downto 0),
      \dout_reg[16]_0\(7) => mul_32s_10s_42_2_1_U9_n_35,
      \dout_reg[16]_0\(6) => mul_32s_10s_42_2_1_U9_n_36,
      \dout_reg[16]_0\(5) => mul_32s_10s_42_2_1_U9_n_37,
      \dout_reg[16]_0\(4) => mul_32s_10s_42_2_1_U9_n_38,
      \dout_reg[16]_0\(3) => mul_32s_10s_42_2_1_U9_n_39,
      \dout_reg[16]_0\(2) => mul_32s_10s_42_2_1_U9_n_40,
      \dout_reg[16]_0\(1) => mul_32s_10s_42_2_1_U9_n_41,
      \dout_reg[16]_0\(0) => mul_32s_10s_42_2_1_U9_n_42,
      r_V_fu_473_p2(31 downto 0) => r_V_fu_473_p2(31 downto 0),
      tmp_product_0(9 downto 0) => distortion_clip_factor(9 downto 0)
    );
\negative_threshold_reg_865[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(11),
      O => \negative_threshold_reg_865[11]_i_2_n_2\
    );
\negative_threshold_reg_865[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(10),
      O => \negative_threshold_reg_865[11]_i_3_n_2\
    );
\negative_threshold_reg_865[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(9),
      O => \negative_threshold_reg_865[11]_i_4_n_2\
    );
\negative_threshold_reg_865[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(8),
      O => \negative_threshold_reg_865[11]_i_5_n_2\
    );
\negative_threshold_reg_865[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(15),
      O => \negative_threshold_reg_865[15]_i_2_n_2\
    );
\negative_threshold_reg_865[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(14),
      O => \negative_threshold_reg_865[15]_i_3_n_2\
    );
\negative_threshold_reg_865[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(13),
      O => \negative_threshold_reg_865[15]_i_4_n_2\
    );
\negative_threshold_reg_865[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(12),
      O => \negative_threshold_reg_865[15]_i_5_n_2\
    );
\negative_threshold_reg_865[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(19),
      O => \negative_threshold_reg_865[19]_i_2_n_2\
    );
\negative_threshold_reg_865[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(18),
      O => \negative_threshold_reg_865[19]_i_3_n_2\
    );
\negative_threshold_reg_865[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(17),
      O => \negative_threshold_reg_865[19]_i_4_n_2\
    );
\negative_threshold_reg_865[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(16),
      O => \negative_threshold_reg_865[19]_i_5_n_2\
    );
\negative_threshold_reg_865[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(23),
      O => \negative_threshold_reg_865[23]_i_2_n_2\
    );
\negative_threshold_reg_865[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(22),
      O => \negative_threshold_reg_865[23]_i_3_n_2\
    );
\negative_threshold_reg_865[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(21),
      O => \negative_threshold_reg_865[23]_i_4_n_2\
    );
\negative_threshold_reg_865[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(20),
      O => \negative_threshold_reg_865[23]_i_5_n_2\
    );
\negative_threshold_reg_865[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(27),
      O => \negative_threshold_reg_865[27]_i_2_n_2\
    );
\negative_threshold_reg_865[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(26),
      O => \negative_threshold_reg_865[27]_i_3_n_2\
    );
\negative_threshold_reg_865[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(25),
      O => \negative_threshold_reg_865[27]_i_4_n_2\
    );
\negative_threshold_reg_865[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(24),
      O => \negative_threshold_reg_865[27]_i_5_n_2\
    );
\negative_threshold_reg_865[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(31),
      O => \negative_threshold_reg_865[31]_i_2_n_2\
    );
\negative_threshold_reg_865[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(30),
      O => \negative_threshold_reg_865[31]_i_3_n_2\
    );
\negative_threshold_reg_865[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(29),
      O => \negative_threshold_reg_865[31]_i_4_n_2\
    );
\negative_threshold_reg_865[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(28),
      O => \negative_threshold_reg_865[31]_i_5_n_2\
    );
\negative_threshold_reg_865[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(3),
      O => \negative_threshold_reg_865[3]_i_2_n_2\
    );
\negative_threshold_reg_865[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(2),
      O => \negative_threshold_reg_865[3]_i_3_n_2\
    );
\negative_threshold_reg_865[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(1),
      O => \negative_threshold_reg_865[3]_i_4_n_2\
    );
\negative_threshold_reg_865[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(7),
      O => \negative_threshold_reg_865[7]_i_2_n_2\
    );
\negative_threshold_reg_865[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(6),
      O => \negative_threshold_reg_865[7]_i_3_n_2\
    );
\negative_threshold_reg_865[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(5),
      O => \negative_threshold_reg_865[7]_i_4_n_2\
    );
\negative_threshold_reg_865[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(4),
      O => \negative_threshold_reg_865[7]_i_5_n_2\
    );
\negative_threshold_reg_865_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(0),
      Q => negative_threshold_reg_865(0),
      R => '0'
    );
\negative_threshold_reg_865_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(10),
      Q => negative_threshold_reg_865(10),
      R => '0'
    );
\negative_threshold_reg_865_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(11),
      Q => negative_threshold_reg_865(11),
      R => '0'
    );
\negative_threshold_reg_865_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_865_reg[7]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_865_reg[11]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_865_reg[11]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_865_reg[11]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_865_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result_1_fu_617_p2(11 downto 8),
      S(3) => \negative_threshold_reg_865[11]_i_2_n_2\,
      S(2) => \negative_threshold_reg_865[11]_i_3_n_2\,
      S(1) => \negative_threshold_reg_865[11]_i_4_n_2\,
      S(0) => \negative_threshold_reg_865[11]_i_5_n_2\
    );
\negative_threshold_reg_865_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(12),
      Q => negative_threshold_reg_865(12),
      R => '0'
    );
\negative_threshold_reg_865_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(13),
      Q => negative_threshold_reg_865(13),
      R => '0'
    );
\negative_threshold_reg_865_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(14),
      Q => negative_threshold_reg_865(14),
      R => '0'
    );
\negative_threshold_reg_865_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(15),
      Q => negative_threshold_reg_865(15),
      R => '0'
    );
\negative_threshold_reg_865_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_865_reg[11]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_865_reg[15]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_865_reg[15]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_865_reg[15]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_865_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result_1_fu_617_p2(15 downto 12),
      S(3) => \negative_threshold_reg_865[15]_i_2_n_2\,
      S(2) => \negative_threshold_reg_865[15]_i_3_n_2\,
      S(1) => \negative_threshold_reg_865[15]_i_4_n_2\,
      S(0) => \negative_threshold_reg_865[15]_i_5_n_2\
    );
\negative_threshold_reg_865_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(16),
      Q => negative_threshold_reg_865(16),
      R => '0'
    );
\negative_threshold_reg_865_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(17),
      Q => negative_threshold_reg_865(17),
      R => '0'
    );
\negative_threshold_reg_865_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(18),
      Q => negative_threshold_reg_865(18),
      R => '0'
    );
\negative_threshold_reg_865_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(19),
      Q => negative_threshold_reg_865(19),
      R => '0'
    );
\negative_threshold_reg_865_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_865_reg[15]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_865_reg[19]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_865_reg[19]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_865_reg[19]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_865_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result_1_fu_617_p2(19 downto 16),
      S(3) => \negative_threshold_reg_865[19]_i_2_n_2\,
      S(2) => \negative_threshold_reg_865[19]_i_3_n_2\,
      S(1) => \negative_threshold_reg_865[19]_i_4_n_2\,
      S(0) => \negative_threshold_reg_865[19]_i_5_n_2\
    );
\negative_threshold_reg_865_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(1),
      Q => negative_threshold_reg_865(1),
      R => '0'
    );
\negative_threshold_reg_865_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(20),
      Q => negative_threshold_reg_865(20),
      R => '0'
    );
\negative_threshold_reg_865_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(21),
      Q => negative_threshold_reg_865(21),
      R => '0'
    );
\negative_threshold_reg_865_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(22),
      Q => negative_threshold_reg_865(22),
      R => '0'
    );
\negative_threshold_reg_865_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(23),
      Q => negative_threshold_reg_865(23),
      R => '0'
    );
\negative_threshold_reg_865_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_865_reg[19]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_865_reg[23]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_865_reg[23]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_865_reg[23]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_865_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result_1_fu_617_p2(23 downto 20),
      S(3) => \negative_threshold_reg_865[23]_i_2_n_2\,
      S(2) => \negative_threshold_reg_865[23]_i_3_n_2\,
      S(1) => \negative_threshold_reg_865[23]_i_4_n_2\,
      S(0) => \negative_threshold_reg_865[23]_i_5_n_2\
    );
\negative_threshold_reg_865_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(24),
      Q => negative_threshold_reg_865(24),
      R => '0'
    );
\negative_threshold_reg_865_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(25),
      Q => negative_threshold_reg_865(25),
      R => '0'
    );
\negative_threshold_reg_865_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(26),
      Q => negative_threshold_reg_865(26),
      R => '0'
    );
\negative_threshold_reg_865_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(27),
      Q => negative_threshold_reg_865(27),
      R => '0'
    );
\negative_threshold_reg_865_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_865_reg[23]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_865_reg[27]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_865_reg[27]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_865_reg[27]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_865_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result_1_fu_617_p2(27 downto 24),
      S(3) => \negative_threshold_reg_865[27]_i_2_n_2\,
      S(2) => \negative_threshold_reg_865[27]_i_3_n_2\,
      S(1) => \negative_threshold_reg_865[27]_i_4_n_2\,
      S(0) => \negative_threshold_reg_865[27]_i_5_n_2\
    );
\negative_threshold_reg_865_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(28),
      Q => negative_threshold_reg_865(28),
      R => '0'
    );
\negative_threshold_reg_865_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(29),
      Q => negative_threshold_reg_865(29),
      R => '0'
    );
\negative_threshold_reg_865_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(2),
      Q => negative_threshold_reg_865(2),
      R => '0'
    );
\negative_threshold_reg_865_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(30),
      Q => negative_threshold_reg_865(30),
      R => '0'
    );
\negative_threshold_reg_865_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(31),
      Q => negative_threshold_reg_865(31),
      R => '0'
    );
\negative_threshold_reg_865_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_865_reg[27]_i_1_n_2\,
      CO(3) => \NLW_negative_threshold_reg_865_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \negative_threshold_reg_865_reg[31]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_865_reg[31]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_865_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result_1_fu_617_p2(31 downto 28),
      S(3) => \negative_threshold_reg_865[31]_i_2_n_2\,
      S(2) => \negative_threshold_reg_865[31]_i_3_n_2\,
      S(1) => \negative_threshold_reg_865[31]_i_4_n_2\,
      S(0) => \negative_threshold_reg_865[31]_i_5_n_2\
    );
\negative_threshold_reg_865_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(3),
      Q => negative_threshold_reg_865(3),
      R => '0'
    );
\negative_threshold_reg_865_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negative_threshold_reg_865_reg[3]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_865_reg[3]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_865_reg[3]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_865_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => result_1_fu_617_p2(3 downto 0),
      S(3) => \negative_threshold_reg_865[3]_i_2_n_2\,
      S(2) => \negative_threshold_reg_865[3]_i_3_n_2\,
      S(1) => \negative_threshold_reg_865[3]_i_4_n_2\,
      S(0) => distortion_threshold_read_reg_809(0)
    );
\negative_threshold_reg_865_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(4),
      Q => negative_threshold_reg_865(4),
      R => '0'
    );
\negative_threshold_reg_865_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(5),
      Q => negative_threshold_reg_865(5),
      R => '0'
    );
\negative_threshold_reg_865_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(6),
      Q => negative_threshold_reg_865(6),
      R => '0'
    );
\negative_threshold_reg_865_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(7),
      Q => negative_threshold_reg_865(7),
      R => '0'
    );
\negative_threshold_reg_865_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_865_reg[3]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_865_reg[7]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_865_reg[7]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_865_reg[7]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_865_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => result_1_fu_617_p2(7 downto 4),
      S(3) => \negative_threshold_reg_865[7]_i_2_n_2\,
      S(2) => \negative_threshold_reg_865[7]_i_3_n_2\,
      S(1) => \negative_threshold_reg_865[7]_i_4_n_2\,
      S(0) => \negative_threshold_reg_865[7]_i_5_n_2\
    );
\negative_threshold_reg_865_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(8),
      Q => negative_threshold_reg_865(8),
      R => '0'
    );
\negative_threshold_reg_865_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => result_1_fu_617_p2(9),
      Q => negative_threshold_reg_865(9),
      R => '0'
    );
\or_ln118_reg_935_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => or_ln118_fu_501_p2,
      Q => or_ln118_reg_935,
      R => '0'
    );
\output_reg_1028[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(11),
      I1 => tmp_int_4_reg_308(11),
      O => \output_reg_1028[11]_i_2_n_2\
    );
\output_reg_1028[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(10),
      I1 => tmp_int_4_reg_308(10),
      O => \output_reg_1028[11]_i_3_n_2\
    );
\output_reg_1028[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(9),
      I1 => tmp_int_4_reg_308(9),
      O => \output_reg_1028[11]_i_4_n_2\
    );
\output_reg_1028[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(8),
      I1 => tmp_int_4_reg_308(8),
      O => \output_reg_1028[11]_i_5_n_2\
    );
\output_reg_1028[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(15),
      I1 => tmp_int_4_reg_308(15),
      O => \output_reg_1028[15]_i_2_n_2\
    );
\output_reg_1028[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(14),
      I1 => tmp_int_4_reg_308(14),
      O => \output_reg_1028[15]_i_3_n_2\
    );
\output_reg_1028[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(13),
      I1 => tmp_int_4_reg_308(13),
      O => \output_reg_1028[15]_i_4_n_2\
    );
\output_reg_1028[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(12),
      I1 => tmp_int_4_reg_308(12),
      O => \output_reg_1028[15]_i_5_n_2\
    );
\output_reg_1028[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(19),
      I1 => tmp_int_4_reg_308(19),
      O => \output_reg_1028[19]_i_2_n_2\
    );
\output_reg_1028[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(18),
      I1 => tmp_int_4_reg_308(18),
      O => \output_reg_1028[19]_i_3_n_2\
    );
\output_reg_1028[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(17),
      I1 => tmp_int_4_reg_308(17),
      O => \output_reg_1028[19]_i_4_n_2\
    );
\output_reg_1028[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(16),
      I1 => tmp_int_4_reg_308(16),
      O => \output_reg_1028[19]_i_5_n_2\
    );
\output_reg_1028[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(23),
      I1 => tmp_int_4_reg_308(23),
      O => \output_reg_1028[23]_i_2_n_2\
    );
\output_reg_1028[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(22),
      I1 => tmp_int_4_reg_308(22),
      O => \output_reg_1028[23]_i_3_n_2\
    );
\output_reg_1028[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(21),
      I1 => tmp_int_4_reg_308(21),
      O => \output_reg_1028[23]_i_4_n_2\
    );
\output_reg_1028[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(20),
      I1 => tmp_int_4_reg_308(20),
      O => \output_reg_1028[23]_i_5_n_2\
    );
\output_reg_1028[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(27),
      I1 => tmp_int_4_reg_308(27),
      O => \output_reg_1028[27]_i_2_n_2\
    );
\output_reg_1028[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(26),
      I1 => tmp_int_4_reg_308(26),
      O => \output_reg_1028[27]_i_3_n_2\
    );
\output_reg_1028[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(25),
      I1 => tmp_int_4_reg_308(25),
      O => \output_reg_1028[27]_i_4_n_2\
    );
\output_reg_1028[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(24),
      I1 => tmp_int_4_reg_308(24),
      O => \output_reg_1028[27]_i_5_n_2\
    );
\output_reg_1028[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_int_4_reg_308(31),
      I1 => ret_V_9_cast_reg_1016(31),
      O => \output_reg_1028[31]_i_2_n_2\
    );
\output_reg_1028[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(30),
      I1 => tmp_int_4_reg_308(30),
      O => \output_reg_1028[31]_i_3_n_2\
    );
\output_reg_1028[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(29),
      I1 => tmp_int_4_reg_308(29),
      O => \output_reg_1028[31]_i_4_n_2\
    );
\output_reg_1028[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(28),
      I1 => tmp_int_4_reg_308(28),
      O => \output_reg_1028[31]_i_5_n_2\
    );
\output_reg_1028[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \output_reg_1028[3]_i_7_n_2\,
      I2 => trunc_ln1049_2_reg_1023(3),
      I3 => trunc_ln1049_2_reg_1023(1),
      I4 => trunc_ln1049_2_reg_1023(7),
      I5 => trunc_ln1049_2_reg_1023(4),
      O => p_2_out
    );
\output_reg_1028[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(3),
      I1 => tmp_int_4_reg_308(3),
      O => \output_reg_1028[3]_i_3_n_2\
    );
\output_reg_1028[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(2),
      I1 => tmp_int_4_reg_308(2),
      O => \output_reg_1028[3]_i_4_n_2\
    );
\output_reg_1028[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(1),
      I1 => tmp_int_4_reg_308(1),
      O => \output_reg_1028[3]_i_5_n_2\
    );
\output_reg_1028[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(0),
      I1 => tmp_int_4_reg_308(0),
      O => \output_reg_1028[3]_i_6_n_2\
    );
\output_reg_1028[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln1049_2_reg_1023(6),
      I1 => trunc_ln1049_2_reg_1023(5),
      I2 => trunc_ln1049_2_reg_1023(2),
      I3 => trunc_ln1049_2_reg_1023(0),
      O => \output_reg_1028[3]_i_7_n_2\
    );
\output_reg_1028[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(7),
      I1 => tmp_int_4_reg_308(7),
      O => \output_reg_1028[7]_i_2_n_2\
    );
\output_reg_1028[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(6),
      I1 => tmp_int_4_reg_308(6),
      O => \output_reg_1028[7]_i_3_n_2\
    );
\output_reg_1028[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(5),
      I1 => tmp_int_4_reg_308(5),
      O => \output_reg_1028[7]_i_4_n_2\
    );
\output_reg_1028[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_9_cast_reg_1016(4),
      I1 => tmp_int_4_reg_308(4),
      O => \output_reg_1028[7]_i_5_n_2\
    );
\output_reg_1028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(0),
      Q => output_reg_1028(0),
      R => '0'
    );
\output_reg_1028_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(10),
      Q => output_reg_1028(10),
      R => '0'
    );
\output_reg_1028_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(11),
      Q => output_reg_1028(11),
      R => '0'
    );
\output_reg_1028_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1028_reg[7]_i_1_n_2\,
      CO(3) => \output_reg_1028_reg[11]_i_1_n_2\,
      CO(2) => \output_reg_1028_reg[11]_i_1_n_3\,
      CO(1) => \output_reg_1028_reg[11]_i_1_n_4\,
      CO(0) => \output_reg_1028_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_9_cast_reg_1016(11 downto 8),
      O(3 downto 0) => output_fu_748_p2(11 downto 8),
      S(3) => \output_reg_1028[11]_i_2_n_2\,
      S(2) => \output_reg_1028[11]_i_3_n_2\,
      S(1) => \output_reg_1028[11]_i_4_n_2\,
      S(0) => \output_reg_1028[11]_i_5_n_2\
    );
\output_reg_1028_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(12),
      Q => output_reg_1028(12),
      R => '0'
    );
\output_reg_1028_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(13),
      Q => output_reg_1028(13),
      R => '0'
    );
\output_reg_1028_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(14),
      Q => output_reg_1028(14),
      R => '0'
    );
\output_reg_1028_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(15),
      Q => output_reg_1028(15),
      R => '0'
    );
\output_reg_1028_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1028_reg[11]_i_1_n_2\,
      CO(3) => \output_reg_1028_reg[15]_i_1_n_2\,
      CO(2) => \output_reg_1028_reg[15]_i_1_n_3\,
      CO(1) => \output_reg_1028_reg[15]_i_1_n_4\,
      CO(0) => \output_reg_1028_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_9_cast_reg_1016(15 downto 12),
      O(3 downto 0) => output_fu_748_p2(15 downto 12),
      S(3) => \output_reg_1028[15]_i_2_n_2\,
      S(2) => \output_reg_1028[15]_i_3_n_2\,
      S(1) => \output_reg_1028[15]_i_4_n_2\,
      S(0) => \output_reg_1028[15]_i_5_n_2\
    );
\output_reg_1028_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(16),
      Q => output_reg_1028(16),
      R => '0'
    );
\output_reg_1028_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(17),
      Q => output_reg_1028(17),
      R => '0'
    );
\output_reg_1028_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(18),
      Q => output_reg_1028(18),
      R => '0'
    );
\output_reg_1028_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(19),
      Q => output_reg_1028(19),
      R => '0'
    );
\output_reg_1028_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1028_reg[15]_i_1_n_2\,
      CO(3) => \output_reg_1028_reg[19]_i_1_n_2\,
      CO(2) => \output_reg_1028_reg[19]_i_1_n_3\,
      CO(1) => \output_reg_1028_reg[19]_i_1_n_4\,
      CO(0) => \output_reg_1028_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_9_cast_reg_1016(19 downto 16),
      O(3 downto 0) => output_fu_748_p2(19 downto 16),
      S(3) => \output_reg_1028[19]_i_2_n_2\,
      S(2) => \output_reg_1028[19]_i_3_n_2\,
      S(1) => \output_reg_1028[19]_i_4_n_2\,
      S(0) => \output_reg_1028[19]_i_5_n_2\
    );
\output_reg_1028_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(1),
      Q => output_reg_1028(1),
      R => '0'
    );
\output_reg_1028_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(20),
      Q => output_reg_1028(20),
      R => '0'
    );
\output_reg_1028_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(21),
      Q => output_reg_1028(21),
      R => '0'
    );
\output_reg_1028_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(22),
      Q => output_reg_1028(22),
      R => '0'
    );
\output_reg_1028_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(23),
      Q => output_reg_1028(23),
      R => '0'
    );
\output_reg_1028_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1028_reg[19]_i_1_n_2\,
      CO(3) => \output_reg_1028_reg[23]_i_1_n_2\,
      CO(2) => \output_reg_1028_reg[23]_i_1_n_3\,
      CO(1) => \output_reg_1028_reg[23]_i_1_n_4\,
      CO(0) => \output_reg_1028_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_9_cast_reg_1016(23 downto 20),
      O(3 downto 0) => output_fu_748_p2(23 downto 20),
      S(3) => \output_reg_1028[23]_i_2_n_2\,
      S(2) => \output_reg_1028[23]_i_3_n_2\,
      S(1) => \output_reg_1028[23]_i_4_n_2\,
      S(0) => \output_reg_1028[23]_i_5_n_2\
    );
\output_reg_1028_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(24),
      Q => output_reg_1028(24),
      R => '0'
    );
\output_reg_1028_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(25),
      Q => output_reg_1028(25),
      R => '0'
    );
\output_reg_1028_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(26),
      Q => output_reg_1028(26),
      R => '0'
    );
\output_reg_1028_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(27),
      Q => output_reg_1028(27),
      R => '0'
    );
\output_reg_1028_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1028_reg[23]_i_1_n_2\,
      CO(3) => \output_reg_1028_reg[27]_i_1_n_2\,
      CO(2) => \output_reg_1028_reg[27]_i_1_n_3\,
      CO(1) => \output_reg_1028_reg[27]_i_1_n_4\,
      CO(0) => \output_reg_1028_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_9_cast_reg_1016(27 downto 24),
      O(3 downto 0) => output_fu_748_p2(27 downto 24),
      S(3) => \output_reg_1028[27]_i_2_n_2\,
      S(2) => \output_reg_1028[27]_i_3_n_2\,
      S(1) => \output_reg_1028[27]_i_4_n_2\,
      S(0) => \output_reg_1028[27]_i_5_n_2\
    );
\output_reg_1028_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(28),
      Q => output_reg_1028(28),
      R => '0'
    );
\output_reg_1028_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(29),
      Q => output_reg_1028(29),
      R => '0'
    );
\output_reg_1028_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(2),
      Q => output_reg_1028(2),
      R => '0'
    );
\output_reg_1028_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(30),
      Q => output_reg_1028(30),
      R => '0'
    );
\output_reg_1028_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(31),
      Q => output_reg_1028(31),
      R => '0'
    );
\output_reg_1028_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1028_reg[27]_i_1_n_2\,
      CO(3) => \NLW_output_reg_1028_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \output_reg_1028_reg[31]_i_1_n_3\,
      CO(1) => \output_reg_1028_reg[31]_i_1_n_4\,
      CO(0) => \output_reg_1028_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ret_V_9_cast_reg_1016(30 downto 28),
      O(3 downto 0) => output_fu_748_p2(31 downto 28),
      S(3) => \output_reg_1028[31]_i_2_n_2\,
      S(2) => \output_reg_1028[31]_i_3_n_2\,
      S(1) => \output_reg_1028[31]_i_4_n_2\,
      S(0) => \output_reg_1028[31]_i_5_n_2\
    );
\output_reg_1028_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(3),
      Q => output_reg_1028(3),
      R => '0'
    );
\output_reg_1028_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_reg_1028_reg[3]_i_1_n_2\,
      CO(2) => \output_reg_1028_reg[3]_i_1_n_3\,
      CO(1) => \output_reg_1028_reg[3]_i_1_n_4\,
      CO(0) => \output_reg_1028_reg[3]_i_1_n_5\,
      CYINIT => p_2_out,
      DI(3 downto 0) => ret_V_9_cast_reg_1016(3 downto 0),
      O(3 downto 0) => output_fu_748_p2(3 downto 0),
      S(3) => \output_reg_1028[3]_i_3_n_2\,
      S(2) => \output_reg_1028[3]_i_4_n_2\,
      S(1) => \output_reg_1028[3]_i_5_n_2\,
      S(0) => \output_reg_1028[3]_i_6_n_2\
    );
\output_reg_1028_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(4),
      Q => output_reg_1028(4),
      R => '0'
    );
\output_reg_1028_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(5),
      Q => output_reg_1028(5),
      R => '0'
    );
\output_reg_1028_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(6),
      Q => output_reg_1028(6),
      R => '0'
    );
\output_reg_1028_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(7),
      Q => output_reg_1028(7),
      R => '0'
    );
\output_reg_1028_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1028_reg[3]_i_1_n_2\,
      CO(3) => \output_reg_1028_reg[7]_i_1_n_2\,
      CO(2) => \output_reg_1028_reg[7]_i_1_n_3\,
      CO(1) => \output_reg_1028_reg[7]_i_1_n_4\,
      CO(0) => \output_reg_1028_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_9_cast_reg_1016(7 downto 4),
      O(3 downto 0) => output_fu_748_p2(7 downto 4),
      S(3) => \output_reg_1028[7]_i_2_n_2\,
      S(2) => \output_reg_1028[7]_i_3_n_2\,
      S(1) => \output_reg_1028[7]_i_4_n_2\,
      S(0) => \output_reg_1028[7]_i_5_n_2\
    );
\output_reg_1028_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(8),
      Q => output_reg_1028(8),
      R => '0'
    );
\output_reg_1028_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state49,
      D => output_fu_748_p2(9),
      Q => output_reg_1028(9),
      R => '0'
    );
\r_V_10_reg_967[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state40,
      I1 => or_ln118_reg_935,
      O => r_V_10_reg_9670
    );
\r_V_10_reg_967_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => mul_32s_10s_42_2_1_U9_n_2,
      Q => p_0_in7_in,
      R => '0'
    );
\r_V_11_reg_1011_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(41),
      Q => p_0_in1_in,
      R => '0'
    );
\r_V_9_reg_950_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(41),
      Q => p_0_in4_in,
      R => '0'
    );
ram_reg_i_45: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_46_n_2,
      CO(3) => ram_reg_i_45_n_2,
      CO(2) => ram_reg_i_45_n_3,
      CO(1) => ram_reg_i_45_n_4,
      CO(0) => ram_reg_i_45_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_663_p2(16 downto 13),
      S(3) => ram_reg_i_54_n_2,
      S(2) => ram_reg_i_55_n_2,
      S(1) => ram_reg_i_56_n_2,
      S(0) => ram_reg_i_57_n_2
    );
ram_reg_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_47_n_2,
      CO(3) => ram_reg_i_46_n_2,
      CO(2) => ram_reg_i_46_n_3,
      CO(1) => ram_reg_i_46_n_4,
      CO(0) => ram_reg_i_46_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_663_p2(12 downto 9),
      S(3) => ram_reg_i_58_n_2,
      S(2) => ram_reg_i_59_n_2,
      S(1) => ram_reg_i_60_n_2,
      S(0) => ram_reg_i_61_n_2
    );
ram_reg_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_48_n_2,
      CO(3) => ram_reg_i_47_n_2,
      CO(2) => ram_reg_i_47_n_3,
      CO(1) => ram_reg_i_47_n_4,
      CO(0) => ram_reg_i_47_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_663_p2(8 downto 5),
      S(3) => ram_reg_i_62_n_2,
      S(2) => ram_reg_i_63_n_2,
      S(1) => ram_reg_i_64_n_2,
      S(0) => ram_reg_i_65_n_2
    );
ram_reg_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_48_n_2,
      CO(2) => ram_reg_i_48_n_3,
      CO(1) => ram_reg_i_48_n_4,
      CO(0) => ram_reg_i_48_n_5,
      CYINIT => ram_reg_i_66_n_2,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_663_p2(4 downto 1),
      S(3) => ram_reg_i_67_n_2,
      S(2) => ram_reg_i_68_n_2,
      S(1) => ram_reg_i_69_n_2,
      S(0) => ram_reg_i_70_n_2
    );
ram_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_50_n_2,
      CO(3 downto 2) => NLW_ram_reg_i_49_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_49_n_4,
      CO(0) => ram_reg_i_49_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_i_49_O_UNCONNECTED(3),
      O(2 downto 0) => sub_ln131_fu_663_p2(31 downto 29),
      S(3) => '0',
      S(2) => ram_reg_i_71_n_2,
      S(1) => ram_reg_i_72_n_2,
      S(0) => ram_reg_i_73_n_2
    );
ram_reg_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_51_n_2,
      CO(3) => ram_reg_i_50_n_2,
      CO(2) => ram_reg_i_50_n_3,
      CO(1) => ram_reg_i_50_n_4,
      CO(0) => ram_reg_i_50_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_663_p2(28 downto 25),
      S(3) => ram_reg_i_74_n_2,
      S(2) => ram_reg_i_75_n_2,
      S(1) => ram_reg_i_76_n_2,
      S(0) => ram_reg_i_77_n_2
    );
ram_reg_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_52_n_2,
      CO(3) => ram_reg_i_51_n_2,
      CO(2) => ram_reg_i_51_n_3,
      CO(1) => ram_reg_i_51_n_4,
      CO(0) => ram_reg_i_51_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_663_p2(24 downto 21),
      S(3) => ram_reg_i_78_n_2,
      S(2) => ram_reg_i_79_n_2,
      S(1) => ram_reg_i_80_n_2,
      S(0) => ram_reg_i_81_n_2
    );
ram_reg_i_52: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_45_n_2,
      CO(3) => ram_reg_i_52_n_2,
      CO(2) => ram_reg_i_52_n_3,
      CO(1) => ram_reg_i_52_n_4,
      CO(0) => ram_reg_i_52_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_663_p2(20 downto 17),
      S(3) => ram_reg_i_82_n_2,
      S(2) => ram_reg_i_83_n_2,
      S(1) => ram_reg_i_84_n_2,
      S(0) => ram_reg_i_85_n_2
    );
ram_reg_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(16),
      O => ram_reg_i_54_n_2
    );
ram_reg_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(15),
      O => ram_reg_i_55_n_2
    );
ram_reg_i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(14),
      O => ram_reg_i_56_n_2
    );
ram_reg_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(13),
      O => ram_reg_i_57_n_2
    );
ram_reg_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(12),
      O => ram_reg_i_58_n_2
    );
ram_reg_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(11),
      O => ram_reg_i_59_n_2
    );
ram_reg_i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(10),
      O => ram_reg_i_60_n_2
    );
ram_reg_i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(9),
      O => ram_reg_i_61_n_2
    );
ram_reg_i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(8),
      O => ram_reg_i_62_n_2
    );
ram_reg_i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(7),
      O => ram_reg_i_63_n_2
    );
ram_reg_i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(6),
      O => ram_reg_i_64_n_2
    );
ram_reg_i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(5),
      O => ram_reg_i_65_n_2
    );
ram_reg_i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(0),
      O => ram_reg_i_66_n_2
    );
ram_reg_i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(4),
      O => ram_reg_i_67_n_2
    );
ram_reg_i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(3),
      O => ram_reg_i_68_n_2
    );
ram_reg_i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(2),
      O => ram_reg_i_69_n_2
    );
ram_reg_i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(1),
      O => ram_reg_i_70_n_2
    );
ram_reg_i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(31),
      O => ram_reg_i_71_n_2
    );
ram_reg_i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(30),
      O => ram_reg_i_72_n_2
    );
ram_reg_i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(29),
      O => ram_reg_i_73_n_2
    );
ram_reg_i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(28),
      O => ram_reg_i_74_n_2
    );
ram_reg_i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(27),
      O => ram_reg_i_75_n_2
    );
ram_reg_i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(26),
      O => ram_reg_i_76_n_2
    );
ram_reg_i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(25),
      O => ram_reg_i_77_n_2
    );
ram_reg_i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(24),
      O => ram_reg_i_78_n_2
    );
ram_reg_i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(23),
      O => ram_reg_i_79_n_2
    );
ram_reg_i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(22),
      O => ram_reg_i_80_n_2
    );
ram_reg_i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(21),
      O => ram_reg_i_81_n_2
    );
ram_reg_i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(20),
      O => ram_reg_i_82_n_2
    );
ram_reg_i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(19),
      O => ram_reg_i_83_n_2
    );
ram_reg_i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(18),
      O => ram_reg_i_84_n_2
    );
ram_reg_i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_984(17),
      O => ram_reg_i_85_n_2
    );
regslice_both_INPUT_r_V_data_V_U: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[31]_0\(31 downto 0) => INPUT_r_TDATA_int_regslice(31 downto 0),
      \B_V_data_1_state_reg[1]_0\ => INPUT_r_TREADY,
      CO(0) => icmp_ln116_fu_463_p2,
      D(0) => ap_NS_fsm(38),
      INPUT_r_TDATA(31 downto 0) => INPUT_r_TDATA(31 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state38,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln116_reg_920_reg[0]\(31 downto 0) => distortion_threshold_read_reg_809(31 downto 0),
      or_ln118_fu_501_p2 => or_ln118_fu_501_p2,
      \or_ln118_reg_935_reg[0]_i_2_0\(31 downto 0) => negative_threshold_reg_865(31 downto 0),
      r_V_3_fu_468_p2(31 downto 0) => r_V_3_fu_468_p2(31 downto 0),
      r_V_fu_473_p2(31 downto 0) => r_V_fu_473_p2(31 downto 0),
      rev_reg_850 => rev_reg_850
    );
regslice_both_INPUT_r_V_dest_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4\
     port map (
      D(5 downto 0) => INPUT_r_TDEST_int_regslice(5 downto 0),
      INPUT_r_TDEST(5 downto 0) => INPUT_r_TDEST(5 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state38,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_id_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3\
     port map (
      D(4 downto 0) => INPUT_r_TID_int_regslice(4 downto 0),
      INPUT_r_TID(4 downto 0) => INPUT_r_TID(4 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state38,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_keep_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0\
     port map (
      D(3 downto 0) => INPUT_r_TKEEP_int_regslice(3 downto 0),
      INPUT_r_TKEEP(3 downto 0) => INPUT_r_TKEEP(3 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state38,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_last_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2\
     port map (
      INPUT_r_TLAST(0) => INPUT_r_TLAST(0),
      INPUT_r_TLAST_int_regslice => INPUT_r_TLAST_int_regslice,
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state38,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_strb_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_2\
     port map (
      D(3 downto 0) => INPUT_r_TSTRB_int_regslice(3 downto 0),
      INPUT_r_TSTRB(3 downto 0) => INPUT_r_TSTRB(3 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state38,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_user_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1\
     port map (
      D(1 downto 0) => INPUT_r_TUSER_int_regslice(1 downto 0),
      INPUT_r_TUSER(1 downto 0) => INPUT_r_TUSER(1 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state38,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_data_V_U: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both_3
     port map (
      \B_V_data_1_payload_B_reg[31]_0\(31 downto 0) => output_reg_1028(31 downto 0),
      \B_V_data_1_payload_B_reg[31]_1\(31) => \tmp_int_reg_328_reg_n_2_[31]\,
      \B_V_data_1_payload_B_reg[31]_1\(30) => \tmp_int_reg_328_reg_n_2_[30]\,
      \B_V_data_1_payload_B_reg[31]_1\(29) => \tmp_int_reg_328_reg_n_2_[29]\,
      \B_V_data_1_payload_B_reg[31]_1\(28) => \tmp_int_reg_328_reg_n_2_[28]\,
      \B_V_data_1_payload_B_reg[31]_1\(27) => \tmp_int_reg_328_reg_n_2_[27]\,
      \B_V_data_1_payload_B_reg[31]_1\(26) => \tmp_int_reg_328_reg_n_2_[26]\,
      \B_V_data_1_payload_B_reg[31]_1\(25) => \tmp_int_reg_328_reg_n_2_[25]\,
      \B_V_data_1_payload_B_reg[31]_1\(24) => \tmp_int_reg_328_reg_n_2_[24]\,
      \B_V_data_1_payload_B_reg[31]_1\(23) => \tmp_int_reg_328_reg_n_2_[23]\,
      \B_V_data_1_payload_B_reg[31]_1\(22) => \tmp_int_reg_328_reg_n_2_[22]\,
      \B_V_data_1_payload_B_reg[31]_1\(21) => \tmp_int_reg_328_reg_n_2_[21]\,
      \B_V_data_1_payload_B_reg[31]_1\(20) => \tmp_int_reg_328_reg_n_2_[20]\,
      \B_V_data_1_payload_B_reg[31]_1\(19) => \tmp_int_reg_328_reg_n_2_[19]\,
      \B_V_data_1_payload_B_reg[31]_1\(18) => \tmp_int_reg_328_reg_n_2_[18]\,
      \B_V_data_1_payload_B_reg[31]_1\(17) => \tmp_int_reg_328_reg_n_2_[17]\,
      \B_V_data_1_payload_B_reg[31]_1\(16) => \tmp_int_reg_328_reg_n_2_[16]\,
      \B_V_data_1_payload_B_reg[31]_1\(15) => \tmp_int_reg_328_reg_n_2_[15]\,
      \B_V_data_1_payload_B_reg[31]_1\(14) => \tmp_int_reg_328_reg_n_2_[14]\,
      \B_V_data_1_payload_B_reg[31]_1\(13) => \tmp_int_reg_328_reg_n_2_[13]\,
      \B_V_data_1_payload_B_reg[31]_1\(12) => \tmp_int_reg_328_reg_n_2_[12]\,
      \B_V_data_1_payload_B_reg[31]_1\(11) => \tmp_int_reg_328_reg_n_2_[11]\,
      \B_V_data_1_payload_B_reg[31]_1\(10) => \tmp_int_reg_328_reg_n_2_[10]\,
      \B_V_data_1_payload_B_reg[31]_1\(9) => \tmp_int_reg_328_reg_n_2_[9]\,
      \B_V_data_1_payload_B_reg[31]_1\(8) => \tmp_int_reg_328_reg_n_2_[8]\,
      \B_V_data_1_payload_B_reg[31]_1\(7) => \tmp_int_reg_328_reg_n_2_[7]\,
      \B_V_data_1_payload_B_reg[31]_1\(6) => \tmp_int_reg_328_reg_n_2_[6]\,
      \B_V_data_1_payload_B_reg[31]_1\(5) => \tmp_int_reg_328_reg_n_2_[5]\,
      \B_V_data_1_payload_B_reg[31]_1\(4) => \tmp_int_reg_328_reg_n_2_[4]\,
      \B_V_data_1_payload_B_reg[31]_1\(3) => \tmp_int_reg_328_reg_n_2_[3]\,
      \B_V_data_1_payload_B_reg[31]_1\(2) => \tmp_int_reg_328_reg_n_2_[2]\,
      \B_V_data_1_payload_B_reg[31]_1\(1) => \tmp_int_reg_328_reg_n_2_[1]\,
      \B_V_data_1_payload_B_reg[31]_1\(0) => \tmp_int_reg_328_reg_n_2_[0]\,
      \B_V_data_1_state_reg[0]_0\ => OUTPUT_r_TVALID,
      D(4 downto 2) => ap_NS_fsm(51 downto 49),
      D(1) => ap_NS_fsm(37),
      D(0) => ap_NS_fsm(0),
      E(0) => current_level_fu_1520,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      OUTPUT_r_TDATA(31 downto 0) => OUTPUT_r_TDATA(31 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TREADY_int_regslice => OUTPUT_r_TREADY_int_regslice,
      Q(0) => \empty_34_reg_298_reg_n_2_[1]\,
      WEA(0) => regslice_both_OUTPUT_r_V_data_V_U_n_71,
      \ap_CS_fsm_reg[49]\(0) => vld_in1,
      \ap_CS_fsm_reg[49]_0\ => regslice_both_OUTPUT_r_V_data_V_U_n_14,
      \ap_CS_fsm_reg[49]_1\ => regslice_both_OUTPUT_r_V_data_V_U_n_15,
      \ap_CS_fsm_reg[51]\(7) => ap_CS_fsm_state52,
      \ap_CS_fsm_reg[51]\(6) => ap_CS_fsm_state51,
      \ap_CS_fsm_reg[51]\(5) => ap_CS_fsm_state50,
      \ap_CS_fsm_reg[51]\(4) => ap_CS_fsm_state49,
      \ap_CS_fsm_reg[51]\(3) => ap_CS_fsm_state45,
      \ap_CS_fsm_reg[51]\(2) => ap_CS_fsm_state38,
      \ap_CS_fsm_reg[51]\(1) => lpf_coefficients_V_we0,
      \ap_CS_fsm_reg[51]\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      delay_buffer_ce0 => delay_buffer_ce0,
      empty_35_reg_318(0) => empty_35_reg_318(1),
      \empty_35_reg_318_reg[1]\ => regslice_both_OUTPUT_r_V_data_V_U_n_4,
      \empty_35_reg_318_reg[1]_0\(0) => empty_33_reg_992(1),
      \empty_35_reg_318_reg[1]_1\ => \empty_35_reg_318[1]_i_2_n_2\,
      grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_347_ap_start_reg,
      ram_reg_1_27 => grp_guitar_effects_Pipeline_2_fu_347_n_4,
      tmp_2_reg_841 => tmp_2_reg_841,
      \tmp_2_reg_841_reg[0]\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_16,
      \tmp_2_reg_841_reg[0]_0\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_17,
      \tmp_2_reg_841_reg[0]_1\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_18,
      \tmp_2_reg_841_reg[0]_10\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_27,
      \tmp_2_reg_841_reg[0]_11\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_28,
      \tmp_2_reg_841_reg[0]_12\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_29,
      \tmp_2_reg_841_reg[0]_13\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_30,
      \tmp_2_reg_841_reg[0]_14\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_31,
      \tmp_2_reg_841_reg[0]_15\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_32,
      \tmp_2_reg_841_reg[0]_16\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_33,
      \tmp_2_reg_841_reg[0]_17\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_34,
      \tmp_2_reg_841_reg[0]_18\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_35,
      \tmp_2_reg_841_reg[0]_19\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_36,
      \tmp_2_reg_841_reg[0]_2\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_19,
      \tmp_2_reg_841_reg[0]_20\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_37,
      \tmp_2_reg_841_reg[0]_21\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_38,
      \tmp_2_reg_841_reg[0]_22\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_39,
      \tmp_2_reg_841_reg[0]_23\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_40,
      \tmp_2_reg_841_reg[0]_24\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_41,
      \tmp_2_reg_841_reg[0]_25\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_42,
      \tmp_2_reg_841_reg[0]_26\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_43,
      \tmp_2_reg_841_reg[0]_27\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_44,
      \tmp_2_reg_841_reg[0]_28\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_45,
      \tmp_2_reg_841_reg[0]_29\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_46,
      \tmp_2_reg_841_reg[0]_3\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_20,
      \tmp_2_reg_841_reg[0]_30\(1) => regslice_both_OUTPUT_r_V_data_V_U_n_47,
      \tmp_2_reg_841_reg[0]_30\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_48,
      \tmp_2_reg_841_reg[0]_31\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_49,
      \tmp_2_reg_841_reg[0]_32\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_50,
      \tmp_2_reg_841_reg[0]_33\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_51,
      \tmp_2_reg_841_reg[0]_34\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_52,
      \tmp_2_reg_841_reg[0]_35\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_53,
      \tmp_2_reg_841_reg[0]_36\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_54,
      \tmp_2_reg_841_reg[0]_37\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_55,
      \tmp_2_reg_841_reg[0]_38\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_56,
      \tmp_2_reg_841_reg[0]_39\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_57,
      \tmp_2_reg_841_reg[0]_4\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_21,
      \tmp_2_reg_841_reg[0]_40\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_58,
      \tmp_2_reg_841_reg[0]_41\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_59,
      \tmp_2_reg_841_reg[0]_42\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_60,
      \tmp_2_reg_841_reg[0]_43\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_61,
      \tmp_2_reg_841_reg[0]_44\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_62,
      \tmp_2_reg_841_reg[0]_45\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_63,
      \tmp_2_reg_841_reg[0]_46\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_64,
      \tmp_2_reg_841_reg[0]_47\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_65,
      \tmp_2_reg_841_reg[0]_48\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_66,
      \tmp_2_reg_841_reg[0]_49\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_67,
      \tmp_2_reg_841_reg[0]_5\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_22,
      \tmp_2_reg_841_reg[0]_50\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_68,
      \tmp_2_reg_841_reg[0]_51\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_69,
      \tmp_2_reg_841_reg[0]_52\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_70,
      \tmp_2_reg_841_reg[0]_53\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_72,
      \tmp_2_reg_841_reg[0]_54\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_73,
      \tmp_2_reg_841_reg[0]_55\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_74,
      \tmp_2_reg_841_reg[0]_56\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_75,
      \tmp_2_reg_841_reg[0]_57\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_76,
      \tmp_2_reg_841_reg[0]_58\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_77,
      \tmp_2_reg_841_reg[0]_59\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_78,
      \tmp_2_reg_841_reg[0]_6\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_23,
      \tmp_2_reg_841_reg[0]_60\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_79,
      \tmp_2_reg_841_reg[0]_61\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_80,
      \tmp_2_reg_841_reg[0]_7\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_24,
      \tmp_2_reg_841_reg[0]_8\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_25,
      \tmp_2_reg_841_reg[0]_9\(0) => regslice_both_OUTPUT_r_V_data_V_U_n_26,
      tmp_int_reg_328 => tmp_int_reg_328,
      tmp_last_V_reg_906 => tmp_last_V_reg_906,
      \tmp_last_V_reg_906_reg[0]\(0) => axilite_out_ap_vld
    );
regslice_both_OUTPUT_r_V_dest_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized4_4\
     port map (
      \B_V_data_1_payload_A_reg[5]_0\(5 downto 0) => tmp_dest_V_reg_915(5 downto 0),
      OUTPUT_r_TDEST(5 downto 0) => OUTPUT_r_TDEST(5 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TREADY_int_regslice => OUTPUT_r_TREADY_int_regslice,
      Q(0) => ap_CS_fsm_state50,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_id_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized3_5\
     port map (
      \B_V_data_1_payload_A_reg[4]_0\(4 downto 0) => tmp_id_V_reg_910(4 downto 0),
      OUTPUT_r_TID(4 downto 0) => OUTPUT_r_TID(4 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TREADY_int_regslice => OUTPUT_r_TREADY_int_regslice,
      Q(0) => ap_CS_fsm_state50,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_keep_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_6\
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => tmp_keep_V_reg_891(3 downto 0),
      OUTPUT_r_TKEEP(3 downto 0) => OUTPUT_r_TKEEP(3 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TREADY_int_regslice => OUTPUT_r_TREADY_int_regslice,
      Q(0) => ap_CS_fsm_state50,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_last_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized2_7\
     port map (
      OUTPUT_r_TLAST(0) => OUTPUT_r_TLAST(0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TREADY_int_regslice => OUTPUT_r_TREADY_int_regslice,
      Q(0) => ap_CS_fsm_state50,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      tmp_last_V_reg_906 => tmp_last_V_reg_906
    );
regslice_both_OUTPUT_r_V_strb_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized0_8\
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => tmp_strb_V_reg_896(3 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TREADY_int_regslice => OUTPUT_r_TREADY_int_regslice,
      OUTPUT_r_TSTRB(3 downto 0) => OUTPUT_r_TSTRB(3 downto 0),
      Q(0) => ap_CS_fsm_state50,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_user_V_U: entity work.\guitar_effects_design_guitar_effects_0_20_guitar_effects_regslice_both__parameterized1_9\
     port map (
      \B_V_data_1_payload_A_reg[1]_0\(1 downto 0) => tmp_user_V_reg_901(1 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TREADY_int_regslice => OUTPUT_r_TREADY_int_regslice,
      OUTPUT_r_TUSER(1 downto 0) => OUTPUT_r_TUSER(1 downto 0),
      Q(0) => ap_CS_fsm_state50,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
\result_4_reg_984[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(0),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[3]_i_2_n_9\,
      O => result_4_fu_634_p3(0)
    );
\result_4_reg_984[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(10),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[11]_i_2_n_7\,
      O => result_4_fu_634_p3(10)
    );
\result_4_reg_984[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(11),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[11]_i_2_n_6\,
      O => result_4_fu_634_p3(11)
    );
\result_4_reg_984[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(8),
      I1 => ret_V_8_fu_610_p3(8),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(8),
      O => \result_4_reg_984[11]_i_10_n_2\
    );
\result_4_reg_984[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(11),
      O => \result_4_reg_984[11]_i_3_n_2\
    );
\result_4_reg_984[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(10),
      O => \result_4_reg_984[11]_i_4_n_2\
    );
\result_4_reg_984[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(9),
      O => \result_4_reg_984[11]_i_5_n_2\
    );
\result_4_reg_984[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(8),
      O => \result_4_reg_984[11]_i_6_n_2\
    );
\result_4_reg_984[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(11),
      I1 => ret_V_8_fu_610_p3(11),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(11),
      O => \result_4_reg_984[11]_i_7_n_2\
    );
\result_4_reg_984[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(10),
      I1 => ret_V_8_fu_610_p3(10),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(10),
      O => \result_4_reg_984[11]_i_8_n_2\
    );
\result_4_reg_984[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(9),
      I1 => ret_V_8_fu_610_p3(9),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(9),
      O => \result_4_reg_984[11]_i_9_n_2\
    );
\result_4_reg_984[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(12),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[15]_i_2_n_9\,
      O => result_4_fu_634_p3(12)
    );
\result_4_reg_984[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(13),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[15]_i_2_n_8\,
      O => result_4_fu_634_p3(13)
    );
\result_4_reg_984[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(14),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[15]_i_2_n_7\,
      O => result_4_fu_634_p3(14)
    );
\result_4_reg_984[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(15),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[15]_i_2_n_6\,
      O => result_4_fu_634_p3(15)
    );
\result_4_reg_984[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(12),
      I1 => ret_V_8_fu_610_p3(12),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(12),
      O => \result_4_reg_984[15]_i_10_n_2\
    );
\result_4_reg_984[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(15),
      O => \result_4_reg_984[15]_i_3_n_2\
    );
\result_4_reg_984[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(14),
      O => \result_4_reg_984[15]_i_4_n_2\
    );
\result_4_reg_984[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(13),
      O => \result_4_reg_984[15]_i_5_n_2\
    );
\result_4_reg_984[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(12),
      O => \result_4_reg_984[15]_i_6_n_2\
    );
\result_4_reg_984[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(15),
      I1 => ret_V_8_fu_610_p3(15),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(15),
      O => \result_4_reg_984[15]_i_7_n_2\
    );
\result_4_reg_984[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(14),
      I1 => ret_V_8_fu_610_p3(14),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(14),
      O => \result_4_reg_984[15]_i_8_n_2\
    );
\result_4_reg_984[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(13),
      I1 => ret_V_8_fu_610_p3(13),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(13),
      O => \result_4_reg_984[15]_i_9_n_2\
    );
\result_4_reg_984[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(16),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[19]_i_2_n_9\,
      O => result_4_fu_634_p3(16)
    );
\result_4_reg_984[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(17),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[19]_i_2_n_8\,
      O => result_4_fu_634_p3(17)
    );
\result_4_reg_984[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(18),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[19]_i_2_n_7\,
      O => result_4_fu_634_p3(18)
    );
\result_4_reg_984[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(19),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[19]_i_2_n_6\,
      O => result_4_fu_634_p3(19)
    );
\result_4_reg_984[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(16),
      I1 => ret_V_8_fu_610_p3(16),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(16),
      O => \result_4_reg_984[19]_i_10_n_2\
    );
\result_4_reg_984[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(19),
      O => \result_4_reg_984[19]_i_3_n_2\
    );
\result_4_reg_984[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(18),
      O => \result_4_reg_984[19]_i_4_n_2\
    );
\result_4_reg_984[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(17),
      O => \result_4_reg_984[19]_i_5_n_2\
    );
\result_4_reg_984[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(16),
      O => \result_4_reg_984[19]_i_6_n_2\
    );
\result_4_reg_984[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(19),
      I1 => ret_V_8_fu_610_p3(19),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(19),
      O => \result_4_reg_984[19]_i_7_n_2\
    );
\result_4_reg_984[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(18),
      I1 => ret_V_8_fu_610_p3(18),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(18),
      O => \result_4_reg_984[19]_i_8_n_2\
    );
\result_4_reg_984[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(17),
      I1 => ret_V_8_fu_610_p3(17),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(17),
      O => \result_4_reg_984[19]_i_9_n_2\
    );
\result_4_reg_984[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(1),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[3]_i_2_n_8\,
      O => result_4_fu_634_p3(1)
    );
\result_4_reg_984[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(20),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[23]_i_2_n_9\,
      O => result_4_fu_634_p3(20)
    );
\result_4_reg_984[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(21),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[23]_i_2_n_8\,
      O => result_4_fu_634_p3(21)
    );
\result_4_reg_984[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(22),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[23]_i_2_n_7\,
      O => result_4_fu_634_p3(22)
    );
\result_4_reg_984[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(23),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[23]_i_2_n_6\,
      O => result_4_fu_634_p3(23)
    );
\result_4_reg_984[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(20),
      I1 => ret_V_8_fu_610_p3(20),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(20),
      O => \result_4_reg_984[23]_i_10_n_2\
    );
\result_4_reg_984[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(23),
      O => \result_4_reg_984[23]_i_3_n_2\
    );
\result_4_reg_984[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(22),
      O => \result_4_reg_984[23]_i_4_n_2\
    );
\result_4_reg_984[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(21),
      O => \result_4_reg_984[23]_i_5_n_2\
    );
\result_4_reg_984[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(20),
      O => \result_4_reg_984[23]_i_6_n_2\
    );
\result_4_reg_984[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(23),
      I1 => ret_V_8_fu_610_p3(23),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(23),
      O => \result_4_reg_984[23]_i_7_n_2\
    );
\result_4_reg_984[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(22),
      I1 => ret_V_8_fu_610_p3(22),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(22),
      O => \result_4_reg_984[23]_i_8_n_2\
    );
\result_4_reg_984[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(21),
      I1 => ret_V_8_fu_610_p3(21),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(21),
      O => \result_4_reg_984[23]_i_9_n_2\
    );
\result_4_reg_984[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(24),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[27]_i_2_n_9\,
      O => result_4_fu_634_p3(24)
    );
\result_4_reg_984[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(25),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[27]_i_2_n_8\,
      O => result_4_fu_634_p3(25)
    );
\result_4_reg_984[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(26),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[27]_i_2_n_7\,
      O => result_4_fu_634_p3(26)
    );
\result_4_reg_984[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(27),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[27]_i_2_n_6\,
      O => result_4_fu_634_p3(27)
    );
\result_4_reg_984[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(24),
      I1 => ret_V_8_fu_610_p3(24),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(24),
      O => \result_4_reg_984[27]_i_10_n_2\
    );
\result_4_reg_984[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(27),
      O => \result_4_reg_984[27]_i_3_n_2\
    );
\result_4_reg_984[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(26),
      O => \result_4_reg_984[27]_i_4_n_2\
    );
\result_4_reg_984[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(25),
      O => \result_4_reg_984[27]_i_5_n_2\
    );
\result_4_reg_984[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(24),
      O => \result_4_reg_984[27]_i_6_n_2\
    );
\result_4_reg_984[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(27),
      I1 => ret_V_8_fu_610_p3(27),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(27),
      O => \result_4_reg_984[27]_i_7_n_2\
    );
\result_4_reg_984[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(26),
      I1 => ret_V_8_fu_610_p3(26),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(26),
      O => \result_4_reg_984[27]_i_8_n_2\
    );
\result_4_reg_984[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(25),
      I1 => ret_V_8_fu_610_p3(25),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(25),
      O => \result_4_reg_984[27]_i_9_n_2\
    );
\result_4_reg_984[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(28),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[31]_i_2_n_9\,
      O => result_4_fu_634_p3(28)
    );
\result_4_reg_984[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(29),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[31]_i_2_n_8\,
      O => result_4_fu_634_p3(29)
    );
\result_4_reg_984[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(2),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[3]_i_2_n_7\,
      O => result_4_fu_634_p3(2)
    );
\result_4_reg_984[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(30),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[31]_i_2_n_7\,
      O => result_4_fu_634_p3(30)
    );
\result_4_reg_984[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(31),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[31]_i_2_n_6\,
      O => result_4_fu_634_p3(31)
    );
\result_4_reg_984[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(30),
      O => \result_4_reg_984[31]_i_3_n_2\
    );
\result_4_reg_984[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(29),
      O => \result_4_reg_984[31]_i_4_n_2\
    );
\result_4_reg_984[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(28),
      O => \result_4_reg_984[31]_i_5_n_2\
    );
\result_4_reg_984[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AAAC555"
    )
        port map (
      I0 => ret_V_8_fu_610_p3(31),
      I1 => ret_V_4_fu_574_p3(31),
      I2 => icmp_ln116_reg_920,
      I3 => tmp_reg_830,
      I4 => distortion_threshold_read_reg_809(31),
      O => \result_4_reg_984[31]_i_6_n_2\
    );
\result_4_reg_984[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(30),
      I1 => ret_V_8_fu_610_p3(30),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(30),
      O => \result_4_reg_984[31]_i_7_n_2\
    );
\result_4_reg_984[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(29),
      I1 => ret_V_8_fu_610_p3(29),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(29),
      O => \result_4_reg_984[31]_i_8_n_2\
    );
\result_4_reg_984[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(28),
      I1 => ret_V_8_fu_610_p3(28),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(28),
      O => \result_4_reg_984[31]_i_9_n_2\
    );
\result_4_reg_984[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(3),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[3]_i_2_n_6\,
      O => result_4_fu_634_p3(3)
    );
\result_4_reg_984[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(1),
      I1 => ret_V_8_fu_610_p3(1),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(1),
      O => \result_4_reg_984[3]_i_10_n_2\
    );
\result_4_reg_984[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(0),
      O => \result_4_reg_984[3]_i_11_n_2\
    );
\result_4_reg_984[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => ret_V_cast_reg_955(0),
      I1 => \result_4_reg_984[3]_i_16_n_2\,
      I2 => \result_4_reg_984[3]_i_17_n_2\,
      I3 => p_0_in4_in,
      O => \result_4_reg_984[3]_i_14_n_2\
    );
\result_4_reg_984[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => ret_V_3_cast_reg_972(0),
      I1 => \result_4_reg_984[3]_i_18_n_2\,
      I2 => \result_4_reg_984[3]_i_19_n_2\,
      I3 => p_0_in7_in,
      O => \result_4_reg_984[3]_i_15_n_2\
    );
\result_4_reg_984[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln1049_reg_962(3),
      I1 => trunc_ln1049_reg_962(1),
      I2 => trunc_ln1049_reg_962(7),
      I3 => trunc_ln1049_reg_962(4),
      O => \result_4_reg_984[3]_i_16_n_2\
    );
\result_4_reg_984[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln1049_reg_962(6),
      I1 => trunc_ln1049_reg_962(5),
      I2 => trunc_ln1049_reg_962(2),
      I3 => trunc_ln1049_reg_962(0),
      O => \result_4_reg_984[3]_i_17_n_2\
    );
\result_4_reg_984[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln1049_1_reg_979(3),
      I1 => trunc_ln1049_1_reg_979(1),
      I2 => trunc_ln1049_1_reg_979(7),
      I3 => trunc_ln1049_1_reg_979(4),
      O => \result_4_reg_984[3]_i_18_n_2\
    );
\result_4_reg_984[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln1049_1_reg_979(6),
      I1 => trunc_ln1049_1_reg_979(5),
      I2 => trunc_ln1049_1_reg_979(2),
      I3 => trunc_ln1049_1_reg_979(0),
      O => \result_4_reg_984[3]_i_19_n_2\
    );
\result_4_reg_984[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ret_V_4_fu_574_p3(0),
      I1 => icmp_ln116_reg_920,
      I2 => tmp_reg_830,
      I3 => ret_V_8_fu_610_p3(0),
      O => A(0)
    );
\result_4_reg_984[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(3),
      O => \result_4_reg_984[3]_i_4_n_2\
    );
\result_4_reg_984[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(2),
      O => \result_4_reg_984[3]_i_5_n_2\
    );
\result_4_reg_984[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(1),
      O => \result_4_reg_984[3]_i_6_n_2\
    );
\result_4_reg_984[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      O => p_0_out
    );
\result_4_reg_984[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(3),
      I1 => ret_V_8_fu_610_p3(3),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(3),
      O => \result_4_reg_984[3]_i_8_n_2\
    );
\result_4_reg_984[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(2),
      I1 => ret_V_8_fu_610_p3(2),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(2),
      O => \result_4_reg_984[3]_i_9_n_2\
    );
\result_4_reg_984[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(4),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[7]_i_2_n_9\,
      O => result_4_fu_634_p3(4)
    );
\result_4_reg_984[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(5),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[7]_i_2_n_8\,
      O => result_4_fu_634_p3(5)
    );
\result_4_reg_984[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(6),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[7]_i_2_n_7\,
      O => result_4_fu_634_p3(6)
    );
\result_4_reg_984[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(7),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[7]_i_2_n_6\,
      O => result_4_fu_634_p3(7)
    );
\result_4_reg_984[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(4),
      I1 => ret_V_8_fu_610_p3(4),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(4),
      O => \result_4_reg_984[7]_i_10_n_2\
    );
\result_4_reg_984[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(7),
      O => \result_4_reg_984[7]_i_3_n_2\
    );
\result_4_reg_984[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(6),
      O => \result_4_reg_984[7]_i_4_n_2\
    );
\result_4_reg_984[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(5),
      O => \result_4_reg_984[7]_i_5_n_2\
    );
\result_4_reg_984[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_reg_830,
      I1 => icmp_ln116_reg_920,
      I2 => distortion_threshold_read_reg_809(4),
      O => \result_4_reg_984[7]_i_6_n_2\
    );
\result_4_reg_984[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(7),
      I1 => ret_V_8_fu_610_p3(7),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(7),
      O => \result_4_reg_984[7]_i_7_n_2\
    );
\result_4_reg_984[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(6),
      I1 => ret_V_8_fu_610_p3(6),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(6),
      O => \result_4_reg_984[7]_i_8_n_2\
    );
\result_4_reg_984[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5999A999"
    )
        port map (
      I0 => distortion_threshold_read_reg_809(5),
      I1 => ret_V_8_fu_610_p3(5),
      I2 => tmp_reg_830,
      I3 => icmp_ln116_reg_920,
      I4 => ret_V_4_fu_574_p3(5),
      O => \result_4_reg_984[7]_i_9_n_2\
    );
\result_4_reg_984[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(8),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[11]_i_2_n_9\,
      O => result_4_fu_634_p3(8)
    );
\result_4_reg_984[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_1_reg_886(9),
      I1 => or_ln118_reg_935,
      I2 => \result_4_reg_984_reg[11]_i_2_n_8\,
      O => result_4_fu_634_p3(9)
    );
\result_4_reg_984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(0),
      Q => result_4_reg_984(0),
      R => '0'
    );
\result_4_reg_984_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(10),
      Q => result_4_reg_984(10),
      R => '0'
    );
\result_4_reg_984_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(11),
      Q => result_4_reg_984(11),
      R => '0'
    );
\result_4_reg_984_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[7]_i_11_n_2\,
      CO(3) => \result_4_reg_984_reg[11]_i_11_n_2\,
      CO(2) => \result_4_reg_984_reg[11]_i_11_n_3\,
      CO(1) => \result_4_reg_984_reg[11]_i_11_n_4\,
      CO(0) => \result_4_reg_984_reg[11]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_8_fu_610_p3(11 downto 8),
      S(3 downto 0) => ret_V_3_cast_reg_972(11 downto 8)
    );
\result_4_reg_984_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[7]_i_12_n_2\,
      CO(3) => \result_4_reg_984_reg[11]_i_12_n_2\,
      CO(2) => \result_4_reg_984_reg[11]_i_12_n_3\,
      CO(1) => \result_4_reg_984_reg[11]_i_12_n_4\,
      CO(0) => \result_4_reg_984_reg[11]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_574_p3(11 downto 8),
      S(3 downto 0) => ret_V_cast_reg_955(11 downto 8)
    );
\result_4_reg_984_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[7]_i_2_n_2\,
      CO(3) => \result_4_reg_984_reg[11]_i_2_n_2\,
      CO(2) => \result_4_reg_984_reg[11]_i_2_n_3\,
      CO(1) => \result_4_reg_984_reg[11]_i_2_n_4\,
      CO(0) => \result_4_reg_984_reg[11]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \result_4_reg_984[11]_i_3_n_2\,
      DI(2) => \result_4_reg_984[11]_i_4_n_2\,
      DI(1) => \result_4_reg_984[11]_i_5_n_2\,
      DI(0) => \result_4_reg_984[11]_i_6_n_2\,
      O(3) => \result_4_reg_984_reg[11]_i_2_n_6\,
      O(2) => \result_4_reg_984_reg[11]_i_2_n_7\,
      O(1) => \result_4_reg_984_reg[11]_i_2_n_8\,
      O(0) => \result_4_reg_984_reg[11]_i_2_n_9\,
      S(3) => \result_4_reg_984[11]_i_7_n_2\,
      S(2) => \result_4_reg_984[11]_i_8_n_2\,
      S(1) => \result_4_reg_984[11]_i_9_n_2\,
      S(0) => \result_4_reg_984[11]_i_10_n_2\
    );
\result_4_reg_984_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(12),
      Q => result_4_reg_984(12),
      R => '0'
    );
\result_4_reg_984_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(13),
      Q => result_4_reg_984(13),
      R => '0'
    );
\result_4_reg_984_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(14),
      Q => result_4_reg_984(14),
      R => '0'
    );
\result_4_reg_984_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(15),
      Q => result_4_reg_984(15),
      R => '0'
    );
\result_4_reg_984_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[11]_i_11_n_2\,
      CO(3) => \result_4_reg_984_reg[15]_i_11_n_2\,
      CO(2) => \result_4_reg_984_reg[15]_i_11_n_3\,
      CO(1) => \result_4_reg_984_reg[15]_i_11_n_4\,
      CO(0) => \result_4_reg_984_reg[15]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_8_fu_610_p3(15 downto 12),
      S(3 downto 0) => ret_V_3_cast_reg_972(15 downto 12)
    );
\result_4_reg_984_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[11]_i_12_n_2\,
      CO(3) => \result_4_reg_984_reg[15]_i_12_n_2\,
      CO(2) => \result_4_reg_984_reg[15]_i_12_n_3\,
      CO(1) => \result_4_reg_984_reg[15]_i_12_n_4\,
      CO(0) => \result_4_reg_984_reg[15]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_574_p3(15 downto 12),
      S(3 downto 0) => ret_V_cast_reg_955(15 downto 12)
    );
\result_4_reg_984_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[11]_i_2_n_2\,
      CO(3) => \result_4_reg_984_reg[15]_i_2_n_2\,
      CO(2) => \result_4_reg_984_reg[15]_i_2_n_3\,
      CO(1) => \result_4_reg_984_reg[15]_i_2_n_4\,
      CO(0) => \result_4_reg_984_reg[15]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \result_4_reg_984[15]_i_3_n_2\,
      DI(2) => \result_4_reg_984[15]_i_4_n_2\,
      DI(1) => \result_4_reg_984[15]_i_5_n_2\,
      DI(0) => \result_4_reg_984[15]_i_6_n_2\,
      O(3) => \result_4_reg_984_reg[15]_i_2_n_6\,
      O(2) => \result_4_reg_984_reg[15]_i_2_n_7\,
      O(1) => \result_4_reg_984_reg[15]_i_2_n_8\,
      O(0) => \result_4_reg_984_reg[15]_i_2_n_9\,
      S(3) => \result_4_reg_984[15]_i_7_n_2\,
      S(2) => \result_4_reg_984[15]_i_8_n_2\,
      S(1) => \result_4_reg_984[15]_i_9_n_2\,
      S(0) => \result_4_reg_984[15]_i_10_n_2\
    );
\result_4_reg_984_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(16),
      Q => result_4_reg_984(16),
      R => '0'
    );
\result_4_reg_984_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(17),
      Q => result_4_reg_984(17),
      R => '0'
    );
\result_4_reg_984_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(18),
      Q => result_4_reg_984(18),
      R => '0'
    );
\result_4_reg_984_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(19),
      Q => result_4_reg_984(19),
      R => '0'
    );
\result_4_reg_984_reg[19]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[15]_i_11_n_2\,
      CO(3) => \result_4_reg_984_reg[19]_i_11_n_2\,
      CO(2) => \result_4_reg_984_reg[19]_i_11_n_3\,
      CO(1) => \result_4_reg_984_reg[19]_i_11_n_4\,
      CO(0) => \result_4_reg_984_reg[19]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_8_fu_610_p3(19 downto 16),
      S(3 downto 0) => ret_V_3_cast_reg_972(19 downto 16)
    );
\result_4_reg_984_reg[19]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[15]_i_12_n_2\,
      CO(3) => \result_4_reg_984_reg[19]_i_12_n_2\,
      CO(2) => \result_4_reg_984_reg[19]_i_12_n_3\,
      CO(1) => \result_4_reg_984_reg[19]_i_12_n_4\,
      CO(0) => \result_4_reg_984_reg[19]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_574_p3(19 downto 16),
      S(3 downto 0) => ret_V_cast_reg_955(19 downto 16)
    );
\result_4_reg_984_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[15]_i_2_n_2\,
      CO(3) => \result_4_reg_984_reg[19]_i_2_n_2\,
      CO(2) => \result_4_reg_984_reg[19]_i_2_n_3\,
      CO(1) => \result_4_reg_984_reg[19]_i_2_n_4\,
      CO(0) => \result_4_reg_984_reg[19]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \result_4_reg_984[19]_i_3_n_2\,
      DI(2) => \result_4_reg_984[19]_i_4_n_2\,
      DI(1) => \result_4_reg_984[19]_i_5_n_2\,
      DI(0) => \result_4_reg_984[19]_i_6_n_2\,
      O(3) => \result_4_reg_984_reg[19]_i_2_n_6\,
      O(2) => \result_4_reg_984_reg[19]_i_2_n_7\,
      O(1) => \result_4_reg_984_reg[19]_i_2_n_8\,
      O(0) => \result_4_reg_984_reg[19]_i_2_n_9\,
      S(3) => \result_4_reg_984[19]_i_7_n_2\,
      S(2) => \result_4_reg_984[19]_i_8_n_2\,
      S(1) => \result_4_reg_984[19]_i_9_n_2\,
      S(0) => \result_4_reg_984[19]_i_10_n_2\
    );
\result_4_reg_984_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(1),
      Q => result_4_reg_984(1),
      R => '0'
    );
\result_4_reg_984_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(20),
      Q => result_4_reg_984(20),
      R => '0'
    );
\result_4_reg_984_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(21),
      Q => result_4_reg_984(21),
      R => '0'
    );
\result_4_reg_984_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(22),
      Q => result_4_reg_984(22),
      R => '0'
    );
\result_4_reg_984_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(23),
      Q => result_4_reg_984(23),
      R => '0'
    );
\result_4_reg_984_reg[23]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[19]_i_11_n_2\,
      CO(3) => \result_4_reg_984_reg[23]_i_11_n_2\,
      CO(2) => \result_4_reg_984_reg[23]_i_11_n_3\,
      CO(1) => \result_4_reg_984_reg[23]_i_11_n_4\,
      CO(0) => \result_4_reg_984_reg[23]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_8_fu_610_p3(23 downto 20),
      S(3 downto 0) => ret_V_3_cast_reg_972(23 downto 20)
    );
\result_4_reg_984_reg[23]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[19]_i_12_n_2\,
      CO(3) => \result_4_reg_984_reg[23]_i_12_n_2\,
      CO(2) => \result_4_reg_984_reg[23]_i_12_n_3\,
      CO(1) => \result_4_reg_984_reg[23]_i_12_n_4\,
      CO(0) => \result_4_reg_984_reg[23]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_574_p3(23 downto 20),
      S(3 downto 0) => ret_V_cast_reg_955(23 downto 20)
    );
\result_4_reg_984_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[19]_i_2_n_2\,
      CO(3) => \result_4_reg_984_reg[23]_i_2_n_2\,
      CO(2) => \result_4_reg_984_reg[23]_i_2_n_3\,
      CO(1) => \result_4_reg_984_reg[23]_i_2_n_4\,
      CO(0) => \result_4_reg_984_reg[23]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \result_4_reg_984[23]_i_3_n_2\,
      DI(2) => \result_4_reg_984[23]_i_4_n_2\,
      DI(1) => \result_4_reg_984[23]_i_5_n_2\,
      DI(0) => \result_4_reg_984[23]_i_6_n_2\,
      O(3) => \result_4_reg_984_reg[23]_i_2_n_6\,
      O(2) => \result_4_reg_984_reg[23]_i_2_n_7\,
      O(1) => \result_4_reg_984_reg[23]_i_2_n_8\,
      O(0) => \result_4_reg_984_reg[23]_i_2_n_9\,
      S(3) => \result_4_reg_984[23]_i_7_n_2\,
      S(2) => \result_4_reg_984[23]_i_8_n_2\,
      S(1) => \result_4_reg_984[23]_i_9_n_2\,
      S(0) => \result_4_reg_984[23]_i_10_n_2\
    );
\result_4_reg_984_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(24),
      Q => result_4_reg_984(24),
      R => '0'
    );
\result_4_reg_984_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(25),
      Q => result_4_reg_984(25),
      R => '0'
    );
\result_4_reg_984_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(26),
      Q => result_4_reg_984(26),
      R => '0'
    );
\result_4_reg_984_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(27),
      Q => result_4_reg_984(27),
      R => '0'
    );
\result_4_reg_984_reg[27]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[23]_i_11_n_2\,
      CO(3) => \result_4_reg_984_reg[27]_i_11_n_2\,
      CO(2) => \result_4_reg_984_reg[27]_i_11_n_3\,
      CO(1) => \result_4_reg_984_reg[27]_i_11_n_4\,
      CO(0) => \result_4_reg_984_reg[27]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_8_fu_610_p3(27 downto 24),
      S(3 downto 0) => ret_V_3_cast_reg_972(27 downto 24)
    );
\result_4_reg_984_reg[27]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[23]_i_12_n_2\,
      CO(3) => \result_4_reg_984_reg[27]_i_12_n_2\,
      CO(2) => \result_4_reg_984_reg[27]_i_12_n_3\,
      CO(1) => \result_4_reg_984_reg[27]_i_12_n_4\,
      CO(0) => \result_4_reg_984_reg[27]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_574_p3(27 downto 24),
      S(3 downto 0) => ret_V_cast_reg_955(27 downto 24)
    );
\result_4_reg_984_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[23]_i_2_n_2\,
      CO(3) => \result_4_reg_984_reg[27]_i_2_n_2\,
      CO(2) => \result_4_reg_984_reg[27]_i_2_n_3\,
      CO(1) => \result_4_reg_984_reg[27]_i_2_n_4\,
      CO(0) => \result_4_reg_984_reg[27]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \result_4_reg_984[27]_i_3_n_2\,
      DI(2) => \result_4_reg_984[27]_i_4_n_2\,
      DI(1) => \result_4_reg_984[27]_i_5_n_2\,
      DI(0) => \result_4_reg_984[27]_i_6_n_2\,
      O(3) => \result_4_reg_984_reg[27]_i_2_n_6\,
      O(2) => \result_4_reg_984_reg[27]_i_2_n_7\,
      O(1) => \result_4_reg_984_reg[27]_i_2_n_8\,
      O(0) => \result_4_reg_984_reg[27]_i_2_n_9\,
      S(3) => \result_4_reg_984[27]_i_7_n_2\,
      S(2) => \result_4_reg_984[27]_i_8_n_2\,
      S(1) => \result_4_reg_984[27]_i_9_n_2\,
      S(0) => \result_4_reg_984[27]_i_10_n_2\
    );
\result_4_reg_984_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(28),
      Q => result_4_reg_984(28),
      R => '0'
    );
\result_4_reg_984_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(29),
      Q => result_4_reg_984(29),
      R => '0'
    );
\result_4_reg_984_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(2),
      Q => result_4_reg_984(2),
      R => '0'
    );
\result_4_reg_984_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(30),
      Q => result_4_reg_984(30),
      R => '0'
    );
\result_4_reg_984_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(31),
      Q => result_4_reg_984(31),
      R => '0'
    );
\result_4_reg_984_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[27]_i_11_n_2\,
      CO(3) => \NLW_result_4_reg_984_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \result_4_reg_984_reg[31]_i_10_n_3\,
      CO(1) => \result_4_reg_984_reg[31]_i_10_n_4\,
      CO(0) => \result_4_reg_984_reg[31]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_8_fu_610_p3(31 downto 28),
      S(3 downto 0) => ret_V_3_cast_reg_972(31 downto 28)
    );
\result_4_reg_984_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[27]_i_12_n_2\,
      CO(3) => \NLW_result_4_reg_984_reg[31]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \result_4_reg_984_reg[31]_i_11_n_3\,
      CO(1) => \result_4_reg_984_reg[31]_i_11_n_4\,
      CO(0) => \result_4_reg_984_reg[31]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_574_p3(31 downto 28),
      S(3 downto 0) => ret_V_cast_reg_955(31 downto 28)
    );
\result_4_reg_984_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[27]_i_2_n_2\,
      CO(3) => \NLW_result_4_reg_984_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_4_reg_984_reg[31]_i_2_n_3\,
      CO(1) => \result_4_reg_984_reg[31]_i_2_n_4\,
      CO(0) => \result_4_reg_984_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_4_reg_984[31]_i_3_n_2\,
      DI(1) => \result_4_reg_984[31]_i_4_n_2\,
      DI(0) => \result_4_reg_984[31]_i_5_n_2\,
      O(3) => \result_4_reg_984_reg[31]_i_2_n_6\,
      O(2) => \result_4_reg_984_reg[31]_i_2_n_7\,
      O(1) => \result_4_reg_984_reg[31]_i_2_n_8\,
      O(0) => \result_4_reg_984_reg[31]_i_2_n_9\,
      S(3) => \result_4_reg_984[31]_i_6_n_2\,
      S(2) => \result_4_reg_984[31]_i_7_n_2\,
      S(1) => \result_4_reg_984[31]_i_8_n_2\,
      S(0) => \result_4_reg_984[31]_i_9_n_2\
    );
\result_4_reg_984_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(3),
      Q => result_4_reg_984(3),
      R => '0'
    );
\result_4_reg_984_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_4_reg_984_reg[3]_i_12_n_2\,
      CO(2) => \result_4_reg_984_reg[3]_i_12_n_3\,
      CO(1) => \result_4_reg_984_reg[3]_i_12_n_4\,
      CO(0) => \result_4_reg_984_reg[3]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ret_V_cast_reg_955(0),
      O(3 downto 0) => ret_V_4_fu_574_p3(3 downto 0),
      S(3 downto 1) => ret_V_cast_reg_955(3 downto 1),
      S(0) => \result_4_reg_984[3]_i_14_n_2\
    );
\result_4_reg_984_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_4_reg_984_reg[3]_i_13_n_2\,
      CO(2) => \result_4_reg_984_reg[3]_i_13_n_3\,
      CO(1) => \result_4_reg_984_reg[3]_i_13_n_4\,
      CO(0) => \result_4_reg_984_reg[3]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ret_V_3_cast_reg_972(0),
      O(3 downto 0) => ret_V_8_fu_610_p3(3 downto 0),
      S(3 downto 1) => ret_V_3_cast_reg_972(3 downto 1),
      S(0) => \result_4_reg_984[3]_i_15_n_2\
    );
\result_4_reg_984_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_4_reg_984_reg[3]_i_2_n_2\,
      CO(2) => \result_4_reg_984_reg[3]_i_2_n_3\,
      CO(1) => \result_4_reg_984_reg[3]_i_2_n_4\,
      CO(0) => \result_4_reg_984_reg[3]_i_2_n_5\,
      CYINIT => A(0),
      DI(3) => \result_4_reg_984[3]_i_4_n_2\,
      DI(2) => \result_4_reg_984[3]_i_5_n_2\,
      DI(1) => \result_4_reg_984[3]_i_6_n_2\,
      DI(0) => p_0_out,
      O(3) => \result_4_reg_984_reg[3]_i_2_n_6\,
      O(2) => \result_4_reg_984_reg[3]_i_2_n_7\,
      O(1) => \result_4_reg_984_reg[3]_i_2_n_8\,
      O(0) => \result_4_reg_984_reg[3]_i_2_n_9\,
      S(3) => \result_4_reg_984[3]_i_8_n_2\,
      S(2) => \result_4_reg_984[3]_i_9_n_2\,
      S(1) => \result_4_reg_984[3]_i_10_n_2\,
      S(0) => \result_4_reg_984[3]_i_11_n_2\
    );
\result_4_reg_984_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(4),
      Q => result_4_reg_984(4),
      R => '0'
    );
\result_4_reg_984_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(5),
      Q => result_4_reg_984(5),
      R => '0'
    );
\result_4_reg_984_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(6),
      Q => result_4_reg_984(6),
      R => '0'
    );
\result_4_reg_984_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(7),
      Q => result_4_reg_984(7),
      R => '0'
    );
\result_4_reg_984_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[3]_i_13_n_2\,
      CO(3) => \result_4_reg_984_reg[7]_i_11_n_2\,
      CO(2) => \result_4_reg_984_reg[7]_i_11_n_3\,
      CO(1) => \result_4_reg_984_reg[7]_i_11_n_4\,
      CO(0) => \result_4_reg_984_reg[7]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_8_fu_610_p3(7 downto 4),
      S(3 downto 0) => ret_V_3_cast_reg_972(7 downto 4)
    );
\result_4_reg_984_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[3]_i_12_n_2\,
      CO(3) => \result_4_reg_984_reg[7]_i_12_n_2\,
      CO(2) => \result_4_reg_984_reg[7]_i_12_n_3\,
      CO(1) => \result_4_reg_984_reg[7]_i_12_n_4\,
      CO(0) => \result_4_reg_984_reg[7]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_574_p3(7 downto 4),
      S(3 downto 0) => ret_V_cast_reg_955(7 downto 4)
    );
\result_4_reg_984_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_reg_984_reg[3]_i_2_n_2\,
      CO(3) => \result_4_reg_984_reg[7]_i_2_n_2\,
      CO(2) => \result_4_reg_984_reg[7]_i_2_n_3\,
      CO(1) => \result_4_reg_984_reg[7]_i_2_n_4\,
      CO(0) => \result_4_reg_984_reg[7]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \result_4_reg_984[7]_i_3_n_2\,
      DI(2) => \result_4_reg_984[7]_i_4_n_2\,
      DI(1) => \result_4_reg_984[7]_i_5_n_2\,
      DI(0) => \result_4_reg_984[7]_i_6_n_2\,
      O(3) => \result_4_reg_984_reg[7]_i_2_n_6\,
      O(2) => \result_4_reg_984_reg[7]_i_2_n_7\,
      O(1) => \result_4_reg_984_reg[7]_i_2_n_8\,
      O(0) => \result_4_reg_984_reg[7]_i_2_n_9\,
      S(3) => \result_4_reg_984[7]_i_7_n_2\,
      S(2) => \result_4_reg_984[7]_i_8_n_2\,
      S(1) => \result_4_reg_984[7]_i_9_n_2\,
      S(0) => \result_4_reg_984[7]_i_10_n_2\
    );
\result_4_reg_984_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(8),
      Q => result_4_reg_984(8),
      R => '0'
    );
\result_4_reg_984_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => result_4_fu_634_p3(9),
      Q => result_4_reg_984(9),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(0),
      Q => ret_V_3_cast_reg_972(0),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(10),
      Q => ret_V_3_cast_reg_972(10),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(11),
      Q => ret_V_3_cast_reg_972(11),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(12),
      Q => ret_V_3_cast_reg_972(12),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(13),
      Q => ret_V_3_cast_reg_972(13),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(14),
      Q => ret_V_3_cast_reg_972(14),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(15),
      Q => ret_V_3_cast_reg_972(15),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(16),
      Q => ret_V_3_cast_reg_972(16),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(17),
      Q => ret_V_3_cast_reg_972(17),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(18),
      Q => ret_V_3_cast_reg_972(18),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(19),
      Q => ret_V_3_cast_reg_972(19),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(1),
      Q => ret_V_3_cast_reg_972(1),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(20),
      Q => ret_V_3_cast_reg_972(20),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(21),
      Q => ret_V_3_cast_reg_972(21),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(22),
      Q => ret_V_3_cast_reg_972(22),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(23),
      Q => ret_V_3_cast_reg_972(23),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(24),
      Q => ret_V_3_cast_reg_972(24),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(25),
      Q => ret_V_3_cast_reg_972(25),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(26),
      Q => ret_V_3_cast_reg_972(26),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(27),
      Q => ret_V_3_cast_reg_972(27),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(28),
      Q => ret_V_3_cast_reg_972(28),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(29),
      Q => ret_V_3_cast_reg_972(29),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(2),
      Q => ret_V_3_cast_reg_972(2),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(30),
      Q => ret_V_3_cast_reg_972(30),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(31),
      Q => ret_V_3_cast_reg_972(31),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(3),
      Q => ret_V_3_cast_reg_972(3),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(4),
      Q => ret_V_3_cast_reg_972(4),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(5),
      Q => ret_V_3_cast_reg_972(5),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(6),
      Q => ret_V_3_cast_reg_972(6),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(7),
      Q => ret_V_3_cast_reg_972(7),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(8),
      Q => ret_V_3_cast_reg_972(8),
      R => '0'
    );
\ret_V_3_cast_reg_972_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => p_0_in(9),
      Q => ret_V_3_cast_reg_972(9),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(8),
      Q => ret_V_9_cast_reg_1016(0),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(18),
      Q => ret_V_9_cast_reg_1016(10),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(19),
      Q => ret_V_9_cast_reg_1016(11),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(20),
      Q => ret_V_9_cast_reg_1016(12),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(21),
      Q => ret_V_9_cast_reg_1016(13),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(22),
      Q => ret_V_9_cast_reg_1016(14),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(23),
      Q => ret_V_9_cast_reg_1016(15),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(24),
      Q => ret_V_9_cast_reg_1016(16),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(25),
      Q => ret_V_9_cast_reg_1016(17),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(26),
      Q => ret_V_9_cast_reg_1016(18),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(27),
      Q => ret_V_9_cast_reg_1016(19),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(9),
      Q => ret_V_9_cast_reg_1016(1),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(28),
      Q => ret_V_9_cast_reg_1016(20),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(29),
      Q => ret_V_9_cast_reg_1016(21),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(30),
      Q => ret_V_9_cast_reg_1016(22),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(31),
      Q => ret_V_9_cast_reg_1016(23),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(32),
      Q => ret_V_9_cast_reg_1016(24),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(33),
      Q => ret_V_9_cast_reg_1016(25),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(34),
      Q => ret_V_9_cast_reg_1016(26),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(35),
      Q => ret_V_9_cast_reg_1016(27),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(36),
      Q => ret_V_9_cast_reg_1016(28),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(37),
      Q => ret_V_9_cast_reg_1016(29),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(10),
      Q => ret_V_9_cast_reg_1016(2),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(38),
      Q => ret_V_9_cast_reg_1016(30),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(39),
      Q => ret_V_9_cast_reg_1016(31),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(11),
      Q => ret_V_9_cast_reg_1016(3),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(12),
      Q => ret_V_9_cast_reg_1016(4),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(13),
      Q => ret_V_9_cast_reg_1016(5),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(14),
      Q => ret_V_9_cast_reg_1016(6),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(15),
      Q => ret_V_9_cast_reg_1016(7),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(16),
      Q => ret_V_9_cast_reg_1016(8),
      R => '0'
    );
\ret_V_9_cast_reg_1016_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(17),
      Q => ret_V_9_cast_reg_1016(9),
      R => '0'
    );
\ret_V_cast_reg_955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(8),
      Q => ret_V_cast_reg_955(0),
      R => '0'
    );
\ret_V_cast_reg_955_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(18),
      Q => ret_V_cast_reg_955(10),
      R => '0'
    );
\ret_V_cast_reg_955_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(19),
      Q => ret_V_cast_reg_955(11),
      R => '0'
    );
\ret_V_cast_reg_955_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(20),
      Q => ret_V_cast_reg_955(12),
      R => '0'
    );
\ret_V_cast_reg_955_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(21),
      Q => ret_V_cast_reg_955(13),
      R => '0'
    );
\ret_V_cast_reg_955_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(22),
      Q => ret_V_cast_reg_955(14),
      R => '0'
    );
\ret_V_cast_reg_955_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(23),
      Q => ret_V_cast_reg_955(15),
      R => '0'
    );
\ret_V_cast_reg_955_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(24),
      Q => ret_V_cast_reg_955(16),
      R => '0'
    );
\ret_V_cast_reg_955_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(25),
      Q => ret_V_cast_reg_955(17),
      R => '0'
    );
\ret_V_cast_reg_955_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(26),
      Q => ret_V_cast_reg_955(18),
      R => '0'
    );
\ret_V_cast_reg_955_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(27),
      Q => ret_V_cast_reg_955(19),
      R => '0'
    );
\ret_V_cast_reg_955_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(9),
      Q => ret_V_cast_reg_955(1),
      R => '0'
    );
\ret_V_cast_reg_955_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(28),
      Q => ret_V_cast_reg_955(20),
      R => '0'
    );
\ret_V_cast_reg_955_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(29),
      Q => ret_V_cast_reg_955(21),
      R => '0'
    );
\ret_V_cast_reg_955_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(30),
      Q => ret_V_cast_reg_955(22),
      R => '0'
    );
\ret_V_cast_reg_955_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(31),
      Q => ret_V_cast_reg_955(23),
      R => '0'
    );
\ret_V_cast_reg_955_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(32),
      Q => ret_V_cast_reg_955(24),
      R => '0'
    );
\ret_V_cast_reg_955_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(33),
      Q => ret_V_cast_reg_955(25),
      R => '0'
    );
\ret_V_cast_reg_955_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(34),
      Q => ret_V_cast_reg_955(26),
      R => '0'
    );
\ret_V_cast_reg_955_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(35),
      Q => ret_V_cast_reg_955(27),
      R => '0'
    );
\ret_V_cast_reg_955_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(36),
      Q => ret_V_cast_reg_955(28),
      R => '0'
    );
\ret_V_cast_reg_955_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(37),
      Q => ret_V_cast_reg_955(29),
      R => '0'
    );
\ret_V_cast_reg_955_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(10),
      Q => ret_V_cast_reg_955(2),
      R => '0'
    );
\ret_V_cast_reg_955_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(38),
      Q => ret_V_cast_reg_955(30),
      R => '0'
    );
\ret_V_cast_reg_955_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(39),
      Q => ret_V_cast_reg_955(31),
      R => '0'
    );
\ret_V_cast_reg_955_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(11),
      Q => ret_V_cast_reg_955(3),
      R => '0'
    );
\ret_V_cast_reg_955_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(12),
      Q => ret_V_cast_reg_955(4),
      R => '0'
    );
\ret_V_cast_reg_955_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(13),
      Q => ret_V_cast_reg_955(5),
      R => '0'
    );
\ret_V_cast_reg_955_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(14),
      Q => ret_V_cast_reg_955(6),
      R => '0'
    );
\ret_V_cast_reg_955_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(15),
      Q => ret_V_cast_reg_955(7),
      R => '0'
    );
\ret_V_cast_reg_955_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(16),
      Q => ret_V_cast_reg_955(8),
      R => '0'
    );
\ret_V_cast_reg_955_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(17),
      Q => ret_V_cast_reg_955(9),
      R => '0'
    );
\rev_reg_850[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_830,
      O => rev_fu_410_p2
    );
\rev_reg_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lpf_coefficients_V_we0,
      D => rev_fu_410_p2,
      Q => rev_reg_850,
      R => '0'
    );
srem_32ns_17ns_16_36_seq_1_U7: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects_srem_32ns_17ns_16_36_seq_1
     port map (
      Q(15) => ap_CS_fsm_state52,
      Q(14) => ap_CS_fsm_state51,
      Q(13) => ap_CS_fsm_state50,
      Q(12) => ap_CS_fsm_state49,
      Q(11) => ap_CS_fsm_state48,
      Q(10) => ap_CS_fsm_state47,
      Q(9) => ap_CS_fsm_state46,
      Q(8) => ap_CS_fsm_state45,
      Q(7) => ap_CS_fsm_state44,
      Q(6) => ap_CS_fsm_state43,
      Q(5) => ap_CS_fsm_state42,
      Q(4) => ap_CS_fsm_state41,
      Q(3) => ap_CS_fsm_state40,
      Q(2) => \ap_CS_fsm_reg_n_2_[38]\,
      Q(1) => ap_CS_fsm_state38,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[40]\ => srem_32ns_17ns_16_36_seq_1_U7_n_3,
      \ap_CS_fsm_reg[48]\ => srem_32ns_17ns_16_36_seq_1_U7_n_2,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dividend0_reg[31]_0\(31 downto 0) => delay_samples_read_reg_794(31 downto 0),
      \remd_reg[15]_0\(15 downto 0) => grp_fu_404_p2(15 downto 0),
      start => ap_NS_fsm(2)
    );
\tmp_1_reg_837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control(2),
      Q => tmp_1_reg_837,
      R => '0'
    );
\tmp_2_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control(1),
      Q => tmp_2_reg_841,
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(0),
      Q => tmp_data_V_1_reg_886(0),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(10),
      Q => tmp_data_V_1_reg_886(10),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(11),
      Q => tmp_data_V_1_reg_886(11),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(12),
      Q => tmp_data_V_1_reg_886(12),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(13),
      Q => tmp_data_V_1_reg_886(13),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(14),
      Q => tmp_data_V_1_reg_886(14),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(15),
      Q => tmp_data_V_1_reg_886(15),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(16),
      Q => tmp_data_V_1_reg_886(16),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(17),
      Q => tmp_data_V_1_reg_886(17),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(18),
      Q => tmp_data_V_1_reg_886(18),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(19),
      Q => tmp_data_V_1_reg_886(19),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(1),
      Q => tmp_data_V_1_reg_886(1),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(20),
      Q => tmp_data_V_1_reg_886(20),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(21),
      Q => tmp_data_V_1_reg_886(21),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(22),
      Q => tmp_data_V_1_reg_886(22),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(23),
      Q => tmp_data_V_1_reg_886(23),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(24),
      Q => tmp_data_V_1_reg_886(24),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(25),
      Q => tmp_data_V_1_reg_886(25),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(26),
      Q => tmp_data_V_1_reg_886(26),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(27),
      Q => tmp_data_V_1_reg_886(27),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(28),
      Q => tmp_data_V_1_reg_886(28),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(29),
      Q => tmp_data_V_1_reg_886(29),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(2),
      Q => tmp_data_V_1_reg_886(2),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(30),
      Q => tmp_data_V_1_reg_886(30),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(31),
      Q => tmp_data_V_1_reg_886(31),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(3),
      Q => tmp_data_V_1_reg_886(3),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(4),
      Q => tmp_data_V_1_reg_886(4),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(5),
      Q => tmp_data_V_1_reg_886(5),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(6),
      Q => tmp_data_V_1_reg_886(6),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(7),
      Q => tmp_data_V_1_reg_886(7),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(8),
      Q => tmp_data_V_1_reg_886(8),
      R => '0'
    );
\tmp_data_V_1_reg_886_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDATA_int_regslice(9),
      Q => tmp_data_V_1_reg_886(9),
      R => '0'
    );
\tmp_dest_V_reg_915_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDEST_int_regslice(0),
      Q => tmp_dest_V_reg_915(0),
      R => '0'
    );
\tmp_dest_V_reg_915_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDEST_int_regslice(1),
      Q => tmp_dest_V_reg_915(1),
      R => '0'
    );
\tmp_dest_V_reg_915_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDEST_int_regslice(2),
      Q => tmp_dest_V_reg_915(2),
      R => '0'
    );
\tmp_dest_V_reg_915_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDEST_int_regslice(3),
      Q => tmp_dest_V_reg_915(3),
      R => '0'
    );
\tmp_dest_V_reg_915_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDEST_int_regslice(4),
      Q => tmp_dest_V_reg_915(4),
      R => '0'
    );
\tmp_dest_V_reg_915_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TDEST_int_regslice(5),
      Q => tmp_dest_V_reg_915(5),
      R => '0'
    );
\tmp_id_V_reg_910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TID_int_regslice(0),
      Q => tmp_id_V_reg_910(0),
      R => '0'
    );
\tmp_id_V_reg_910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TID_int_regslice(1),
      Q => tmp_id_V_reg_910(1),
      R => '0'
    );
\tmp_id_V_reg_910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TID_int_regslice(2),
      Q => tmp_id_V_reg_910(2),
      R => '0'
    );
\tmp_id_V_reg_910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TID_int_regslice(3),
      Q => tmp_id_V_reg_910(3),
      R => '0'
    );
\tmp_id_V_reg_910_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TID_int_regslice(4),
      Q => tmp_id_V_reg_910(4),
      R => '0'
    );
\tmp_int_4_reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_98,
      Q => tmp_int_4_reg_308(0),
      R => '0'
    );
\tmp_int_4_reg_308_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_88,
      Q => tmp_int_4_reg_308(10),
      R => '0'
    );
\tmp_int_4_reg_308_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_87,
      Q => tmp_int_4_reg_308(11),
      R => '0'
    );
\tmp_int_4_reg_308_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_86,
      Q => tmp_int_4_reg_308(12),
      R => '0'
    );
\tmp_int_4_reg_308_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_85,
      Q => tmp_int_4_reg_308(13),
      R => '0'
    );
\tmp_int_4_reg_308_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_84,
      Q => tmp_int_4_reg_308(14),
      R => '0'
    );
\tmp_int_4_reg_308_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_83,
      Q => tmp_int_4_reg_308(15),
      R => '0'
    );
\tmp_int_4_reg_308_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_82,
      Q => tmp_int_4_reg_308(16),
      R => '0'
    );
\tmp_int_4_reg_308_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_81,
      Q => tmp_int_4_reg_308(17),
      R => '0'
    );
\tmp_int_4_reg_308_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_80,
      Q => tmp_int_4_reg_308(18),
      R => '0'
    );
\tmp_int_4_reg_308_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_79,
      Q => tmp_int_4_reg_308(19),
      R => '0'
    );
\tmp_int_4_reg_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_97,
      Q => tmp_int_4_reg_308(1),
      R => '0'
    );
\tmp_int_4_reg_308_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_78,
      Q => tmp_int_4_reg_308(20),
      R => '0'
    );
\tmp_int_4_reg_308_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_77,
      Q => tmp_int_4_reg_308(21),
      R => '0'
    );
\tmp_int_4_reg_308_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_76,
      Q => tmp_int_4_reg_308(22),
      R => '0'
    );
\tmp_int_4_reg_308_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_75,
      Q => tmp_int_4_reg_308(23),
      R => '0'
    );
\tmp_int_4_reg_308_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_74,
      Q => tmp_int_4_reg_308(24),
      R => '0'
    );
\tmp_int_4_reg_308_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_73,
      Q => tmp_int_4_reg_308(25),
      R => '0'
    );
\tmp_int_4_reg_308_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_72,
      Q => tmp_int_4_reg_308(26),
      R => '0'
    );
\tmp_int_4_reg_308_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_71,
      Q => tmp_int_4_reg_308(27),
      R => '0'
    );
\tmp_int_4_reg_308_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_70,
      Q => tmp_int_4_reg_308(28),
      R => '0'
    );
\tmp_int_4_reg_308_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_69,
      Q => tmp_int_4_reg_308(29),
      R => '0'
    );
\tmp_int_4_reg_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_96,
      Q => tmp_int_4_reg_308(2),
      R => '0'
    );
\tmp_int_4_reg_308_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_68,
      Q => tmp_int_4_reg_308(30),
      R => '0'
    );
\tmp_int_4_reg_308_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_67,
      Q => tmp_int_4_reg_308(31),
      R => '0'
    );
\tmp_int_4_reg_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_95,
      Q => tmp_int_4_reg_308(3),
      R => '0'
    );
\tmp_int_4_reg_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_94,
      Q => tmp_int_4_reg_308(4),
      R => '0'
    );
\tmp_int_4_reg_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_93,
      Q => tmp_int_4_reg_308(5),
      R => '0'
    );
\tmp_int_4_reg_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_92,
      Q => tmp_int_4_reg_308(6),
      R => '0'
    );
\tmp_int_4_reg_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_91,
      Q => tmp_int_4_reg_308(7),
      R => '0'
    );
\tmp_int_4_reg_308_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_90,
      Q => tmp_int_4_reg_308(8),
      R => '0'
    );
\tmp_int_4_reg_308_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_89,
      Q => tmp_int_4_reg_308(9),
      R => '0'
    );
\tmp_int_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_66,
      Q => \tmp_int_reg_328_reg_n_2_[0]\,
      R => '0'
    );
\tmp_int_reg_328_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_56,
      Q => \tmp_int_reg_328_reg_n_2_[10]\,
      R => '0'
    );
\tmp_int_reg_328_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_55,
      Q => \tmp_int_reg_328_reg_n_2_[11]\,
      R => '0'
    );
\tmp_int_reg_328_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_54,
      Q => \tmp_int_reg_328_reg_n_2_[12]\,
      R => '0'
    );
\tmp_int_reg_328_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_53,
      Q => \tmp_int_reg_328_reg_n_2_[13]\,
      R => '0'
    );
\tmp_int_reg_328_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_52,
      Q => \tmp_int_reg_328_reg_n_2_[14]\,
      R => '0'
    );
\tmp_int_reg_328_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_51,
      Q => \tmp_int_reg_328_reg_n_2_[15]\,
      R => '0'
    );
\tmp_int_reg_328_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_50,
      Q => \tmp_int_reg_328_reg_n_2_[16]\,
      R => '0'
    );
\tmp_int_reg_328_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_49,
      Q => \tmp_int_reg_328_reg_n_2_[17]\,
      R => '0'
    );
\tmp_int_reg_328_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_48,
      Q => \tmp_int_reg_328_reg_n_2_[18]\,
      R => '0'
    );
\tmp_int_reg_328_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_47,
      Q => \tmp_int_reg_328_reg_n_2_[19]\,
      R => '0'
    );
\tmp_int_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_65,
      Q => \tmp_int_reg_328_reg_n_2_[1]\,
      R => '0'
    );
\tmp_int_reg_328_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_46,
      Q => \tmp_int_reg_328_reg_n_2_[20]\,
      R => '0'
    );
\tmp_int_reg_328_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_45,
      Q => \tmp_int_reg_328_reg_n_2_[21]\,
      R => '0'
    );
\tmp_int_reg_328_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_44,
      Q => \tmp_int_reg_328_reg_n_2_[22]\,
      R => '0'
    );
\tmp_int_reg_328_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_43,
      Q => \tmp_int_reg_328_reg_n_2_[23]\,
      R => '0'
    );
\tmp_int_reg_328_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_42,
      Q => \tmp_int_reg_328_reg_n_2_[24]\,
      R => '0'
    );
\tmp_int_reg_328_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_41,
      Q => \tmp_int_reg_328_reg_n_2_[25]\,
      R => '0'
    );
\tmp_int_reg_328_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_40,
      Q => \tmp_int_reg_328_reg_n_2_[26]\,
      R => '0'
    );
\tmp_int_reg_328_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_39,
      Q => \tmp_int_reg_328_reg_n_2_[27]\,
      R => '0'
    );
\tmp_int_reg_328_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_38,
      Q => \tmp_int_reg_328_reg_n_2_[28]\,
      R => '0'
    );
\tmp_int_reg_328_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_37,
      Q => \tmp_int_reg_328_reg_n_2_[29]\,
      R => '0'
    );
\tmp_int_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_64,
      Q => \tmp_int_reg_328_reg_n_2_[2]\,
      R => '0'
    );
\tmp_int_reg_328_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_36,
      Q => \tmp_int_reg_328_reg_n_2_[30]\,
      R => '0'
    );
\tmp_int_reg_328_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_35,
      Q => \tmp_int_reg_328_reg_n_2_[31]\,
      R => '0'
    );
\tmp_int_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_63,
      Q => \tmp_int_reg_328_reg_n_2_[3]\,
      R => '0'
    );
\tmp_int_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_62,
      Q => \tmp_int_reg_328_reg_n_2_[4]\,
      R => '0'
    );
\tmp_int_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_61,
      Q => \tmp_int_reg_328_reg_n_2_[5]\,
      R => '0'
    );
\tmp_int_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_60,
      Q => \tmp_int_reg_328_reg_n_2_[6]\,
      R => '0'
    );
\tmp_int_reg_328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_59,
      Q => \tmp_int_reg_328_reg_n_2_[7]\,
      R => '0'
    );
\tmp_int_reg_328_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_58,
      Q => \tmp_int_reg_328_reg_n_2_[8]\,
      R => '0'
    );
\tmp_int_reg_328_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_328,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_353_n_57,
      Q => \tmp_int_reg_328_reg_n_2_[9]\,
      R => '0'
    );
\tmp_keep_V_reg_891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TKEEP_int_regslice(0),
      Q => tmp_keep_V_reg_891(0),
      R => '0'
    );
\tmp_keep_V_reg_891_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TKEEP_int_regslice(1),
      Q => tmp_keep_V_reg_891(1),
      R => '0'
    );
\tmp_keep_V_reg_891_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TKEEP_int_regslice(2),
      Q => tmp_keep_V_reg_891(2),
      R => '0'
    );
\tmp_keep_V_reg_891_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TKEEP_int_regslice(3),
      Q => tmp_keep_V_reg_891(3),
      R => '0'
    );
\tmp_last_V_reg_906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TLAST_int_regslice,
      Q => tmp_last_V_reg_906,
      R => '0'
    );
\tmp_reg_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control(3),
      Q => tmp_reg_830,
      R => '0'
    );
\tmp_strb_V_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TSTRB_int_regslice(0),
      Q => tmp_strb_V_reg_896(0),
      R => '0'
    );
\tmp_strb_V_reg_896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TSTRB_int_regslice(1),
      Q => tmp_strb_V_reg_896(1),
      R => '0'
    );
\tmp_strb_V_reg_896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TSTRB_int_regslice(2),
      Q => tmp_strb_V_reg_896(2),
      R => '0'
    );
\tmp_strb_V_reg_896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TSTRB_int_regslice(3),
      Q => tmp_strb_V_reg_896(3),
      R => '0'
    );
\tmp_user_V_reg_901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TUSER_int_regslice(0),
      Q => tmp_user_V_reg_901(0),
      R => '0'
    );
\tmp_user_V_reg_901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state38,
      D => INPUT_r_TUSER_int_regslice(1),
      Q => tmp_user_V_reg_901(1),
      R => '0'
    );
\trunc_ln1049_1_reg_979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => mul_32s_10s_42_2_1_U9_n_42,
      Q => trunc_ln1049_1_reg_979(0),
      R => '0'
    );
\trunc_ln1049_1_reg_979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => mul_32s_10s_42_2_1_U9_n_41,
      Q => trunc_ln1049_1_reg_979(1),
      R => '0'
    );
\trunc_ln1049_1_reg_979_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => mul_32s_10s_42_2_1_U9_n_40,
      Q => trunc_ln1049_1_reg_979(2),
      R => '0'
    );
\trunc_ln1049_1_reg_979_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => mul_32s_10s_42_2_1_U9_n_39,
      Q => trunc_ln1049_1_reg_979(3),
      R => '0'
    );
\trunc_ln1049_1_reg_979_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => mul_32s_10s_42_2_1_U9_n_38,
      Q => trunc_ln1049_1_reg_979(4),
      R => '0'
    );
\trunc_ln1049_1_reg_979_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => mul_32s_10s_42_2_1_U9_n_37,
      Q => trunc_ln1049_1_reg_979(5),
      R => '0'
    );
\trunc_ln1049_1_reg_979_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => mul_32s_10s_42_2_1_U9_n_36,
      Q => trunc_ln1049_1_reg_979(6),
      R => '0'
    );
\trunc_ln1049_1_reg_979_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => mul_32s_10s_42_2_1_U9_n_35,
      Q => trunc_ln1049_1_reg_979(7),
      R => '0'
    );
\trunc_ln1049_2_reg_1023_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(0),
      Q => trunc_ln1049_2_reg_1023(0),
      R => '0'
    );
\trunc_ln1049_2_reg_1023_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(1),
      Q => trunc_ln1049_2_reg_1023(1),
      R => '0'
    );
\trunc_ln1049_2_reg_1023_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(2),
      Q => trunc_ln1049_2_reg_1023(2),
      R => '0'
    );
\trunc_ln1049_2_reg_1023_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(3),
      Q => trunc_ln1049_2_reg_1023(3),
      R => '0'
    );
\trunc_ln1049_2_reg_1023_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(4),
      Q => trunc_ln1049_2_reg_1023(4),
      R => '0'
    );
\trunc_ln1049_2_reg_1023_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(5),
      Q => trunc_ln1049_2_reg_1023(5),
      R => '0'
    );
\trunc_ln1049_2_reg_1023_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(6),
      Q => trunc_ln1049_2_reg_1023(6),
      R => '0'
    );
\trunc_ln1049_2_reg_1023_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state48,
      D => \dout_reg__0\(7),
      Q => trunc_ln1049_2_reg_1023(7),
      R => '0'
    );
\trunc_ln1049_reg_962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(0),
      Q => trunc_ln1049_reg_962(0),
      R => '0'
    );
\trunc_ln1049_reg_962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(1),
      Q => trunc_ln1049_reg_962(1),
      R => '0'
    );
\trunc_ln1049_reg_962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(2),
      Q => trunc_ln1049_reg_962(2),
      R => '0'
    );
\trunc_ln1049_reg_962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(3),
      Q => trunc_ln1049_reg_962(3),
      R => '0'
    );
\trunc_ln1049_reg_962_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(4),
      Q => trunc_ln1049_reg_962(4),
      R => '0'
    );
\trunc_ln1049_reg_962_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(5),
      Q => trunc_ln1049_reg_962(5),
      R => '0'
    );
\trunc_ln1049_reg_962_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(6),
      Q => trunc_ln1049_reg_962(6),
      R => '0'
    );
\trunc_ln1049_reg_962_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_10_reg_9670,
      D => \dout_reg__0_0\(7),
      Q => trunc_ln1049_reg_962(7),
      R => '0'
    );
\trunc_ln19_reg_825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => control(0),
      Q => trunc_ln19_reg_825,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_20 is
  port (
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TREADY : out STD_LOGIC;
    INPUT_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    INPUT_r_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    INPUT_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INPUT_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    OUTPUT_r_TVALID : out STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    OUTPUT_r_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OUTPUT_r_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTPUT_r_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    OUTPUT_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of guitar_effects_design_guitar_effects_0_20 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of guitar_effects_design_guitar_effects_0_20 : entity is "guitar_effects_design_guitar_effects_0_20,guitar_effects,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of guitar_effects_design_guitar_effects_0_20 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of guitar_effects_design_guitar_effects_0_20 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of guitar_effects_design_guitar_effects_0_20 : entity is "guitar_effects,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of guitar_effects_design_guitar_effects_0_20 : entity is "yes";
end guitar_effects_design_guitar_effects_0_20;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_20 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_control_r_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "52'b0000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "52'b0000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "52'b0000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "52'b0000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "52'b0000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "52'b0000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "52'b0000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "52'b0000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "52'b0000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "52'b0000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "52'b0000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "52'b0000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "52'b0000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "52'b0000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "52'b0000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "52'b0000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "52'b0000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "52'b0000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "52'b0000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "52'b0000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "52'b0000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "52'b0000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "52'b0000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "52'b0000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "52'b0000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "52'b0000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "52'b0000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "52'b0000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "52'b0000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "52'b0000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "52'b0000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "52'b0000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "52'b0000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "52'b0000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "52'b0000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "52'b0000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "52'b0000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "52'b0000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "52'b0000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "52'b0000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "52'b0000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "52'b0000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "52'b0000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "52'b0001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "52'b0000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "52'b0010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "52'b0100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of inst : label is "52'b1000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "52'b0000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "52'b0000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "52'b0000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "52'b0000000000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of INPUT_r_TREADY : signal is "xilinx.com:interface:axis:1.0 INPUT_r TREADY";
  attribute X_INTERFACE_INFO of INPUT_r_TVALID : signal is "xilinx.com:interface:axis:1.0 INPUT_r TVALID";
  attribute X_INTERFACE_INFO of OUTPUT_r_TREADY : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TREADY";
  attribute X_INTERFACE_INFO of OUTPUT_r_TVALID : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TVALID";
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control_r:INPUT_r:OUTPUT_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_r_RREADY : signal is "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_r_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID";
  attribute X_INTERFACE_INFO of INPUT_r_TDATA : signal is "xilinx.com:interface:axis:1.0 INPUT_r TDATA";
  attribute X_INTERFACE_INFO of INPUT_r_TDEST : signal is "xilinx.com:interface:axis:1.0 INPUT_r TDEST";
  attribute X_INTERFACE_INFO of INPUT_r_TID : signal is "xilinx.com:interface:axis:1.0 INPUT_r TID";
  attribute X_INTERFACE_PARAMETER of INPUT_r_TID : signal is "XIL_INTERFACENAME INPUT_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of INPUT_r_TKEEP : signal is "xilinx.com:interface:axis:1.0 INPUT_r TKEEP";
  attribute X_INTERFACE_INFO of INPUT_r_TLAST : signal is "xilinx.com:interface:axis:1.0 INPUT_r TLAST";
  attribute X_INTERFACE_INFO of INPUT_r_TSTRB : signal is "xilinx.com:interface:axis:1.0 INPUT_r TSTRB";
  attribute X_INTERFACE_INFO of INPUT_r_TUSER : signal is "xilinx.com:interface:axis:1.0 INPUT_r TUSER";
  attribute X_INTERFACE_INFO of OUTPUT_r_TDATA : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TDATA";
  attribute X_INTERFACE_INFO of OUTPUT_r_TDEST : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TDEST";
  attribute X_INTERFACE_INFO of OUTPUT_r_TID : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TID";
  attribute X_INTERFACE_PARAMETER of OUTPUT_r_TID : signal is "XIL_INTERFACENAME OUTPUT_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of OUTPUT_r_TKEEP : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TKEEP";
  attribute X_INTERFACE_INFO of OUTPUT_r_TLAST : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TLAST";
  attribute X_INTERFACE_INFO of OUTPUT_r_TSTRB : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TSTRB";
  attribute X_INTERFACE_INFO of OUTPUT_r_TUSER : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB";
begin
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.guitar_effects_design_guitar_effects_0_20_guitar_effects
     port map (
      INPUT_r_TDATA(31 downto 0) => INPUT_r_TDATA(31 downto 0),
      INPUT_r_TDEST(5 downto 0) => INPUT_r_TDEST(5 downto 0),
      INPUT_r_TID(4 downto 0) => INPUT_r_TID(4 downto 0),
      INPUT_r_TKEEP(3 downto 0) => INPUT_r_TKEEP(3 downto 0),
      INPUT_r_TLAST(0) => INPUT_r_TLAST(0),
      INPUT_r_TREADY => INPUT_r_TREADY,
      INPUT_r_TSTRB(3 downto 0) => INPUT_r_TSTRB(3 downto 0),
      INPUT_r_TUSER(1 downto 0) => INPUT_r_TUSER(1 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      OUTPUT_r_TDATA(31 downto 0) => OUTPUT_r_TDATA(31 downto 0),
      OUTPUT_r_TDEST(5 downto 0) => OUTPUT_r_TDEST(5 downto 0),
      OUTPUT_r_TID(4 downto 0) => OUTPUT_r_TID(4 downto 0),
      OUTPUT_r_TKEEP(3 downto 0) => OUTPUT_r_TKEEP(3 downto 0),
      OUTPUT_r_TLAST(0) => OUTPUT_r_TLAST(0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TSTRB(3 downto 0) => OUTPUT_r_TSTRB(3 downto 0),
      OUTPUT_r_TUSER(1 downto 0) => OUTPUT_r_TUSER(1 downto 0),
      OUTPUT_r_TVALID => OUTPUT_r_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      s_axi_control_r_ARADDR(6 downto 0) => s_axi_control_r_ARADDR(6 downto 0),
      s_axi_control_r_ARREADY => s_axi_control_r_ARREADY,
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(6 downto 0) => s_axi_control_r_AWADDR(6 downto 0),
      s_axi_control_r_AWREADY => s_axi_control_r_AWREADY,
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BRESP(1 downto 0) => NLW_inst_s_axi_control_r_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RRESP(1 downto 0) => NLW_inst_s_axi_control_r_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WREADY => s_axi_control_r_WREADY,
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID
    );
end STRUCTURE;
