Analysis & Synthesis report for circuito_projeto
Wed Apr 06 19:54:02 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |circuito_projeto|unidade_controle:uc|Eatual
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: fluxo_dados:fd|contador_m:timer
 15. Port Connectivity Checks: "fluxo_dados:fd|contador_6:conta_jogada"
 16. Port Connectivity Checks: "fluxo_dados:fd|contador_m:timer"
 17. Port Connectivity Checks: "fluxo_dados:fd|ram_16x25:memoria"
 18. Port Connectivity Checks: "fluxo_dados:fd|contador_163:contador_partida"
 19. Port Connectivity Checks: "fluxo_dados:fd"
 20. Port Connectivity Checks: "hexa7seg:display_contagem"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 06 19:54:02 2022       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; circuito_projeto                            ;
; Top-level Entity Name           ; circuito_projeto                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 30                                          ;
; Total pins                      ; 90                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; circuito_projeto   ; circuito_projeto   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                               ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+
; uc.vhd                           ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/uc.vhd                   ;         ;
; registrador_25.vhd               ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/registrador_25.vhd       ;         ;
; ram_16x25.vhd                    ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd            ;         ;
; hexa7seg.vhd                     ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/hexa7seg.vhd             ;         ;
; fd.vhd                           ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/fd.vhd                   ;         ;
; contador_m.vhd                   ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/contador_m.vhd           ;         ;
; contador_163.vhd                 ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/contador_163.vhd         ;         ;
; contador_6.vhd                   ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/contador_6.vhd           ;         ;
; comparador_igualdade.vhd         ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/comparador_igualdade.vhd ;         ;
; circuito_projeto.vhd             ; yes             ; User VHDL File  ; C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd     ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 19                                         ;
;                                             ;                                            ;
; Combinational ALUT usage for logic          ; 17                                         ;
;     -- 7 input functions                    ; 0                                          ;
;     -- 6 input functions                    ; 6                                          ;
;     -- 5 input functions                    ; 2                                          ;
;     -- 4 input functions                    ; 3                                          ;
;     -- <=3 input functions                  ; 6                                          ;
;                                             ;                                            ;
; Dedicated logic registers                   ; 30                                         ;
;                                             ;                                            ;
; I/O pins                                    ; 90                                         ;
;                                             ;                                            ;
; Total DSP Blocks                            ; 0                                          ;
;                                             ;                                            ;
; Maximum fan-out node                        ; unidade_controle:uc|Eatual.preparacao_jogo ;
; Maximum fan-out                             ; 33                                         ;
; Total fan-out                               ; 289                                        ;
; Average fan-out                             ; 1.27                                       ;
+---------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                         ; Entity Name          ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------+----------------------+--------------+
; |circuito_projeto                                  ; 17 (0)              ; 30 (0)                    ; 0                 ; 0          ; 90   ; 0            ; |circuito_projeto                                                           ; circuito_projeto     ; work         ;
;    |fluxo_dados:fd|                                ; 5 (4)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:fd                                            ; fluxo_dados          ; work         ;
;       |comparador_igualdade:\regs:24:comparadores| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:fd|comparador_igualdade:\regs:24:comparadores ; comparador_igualdade ; work         ;
;       |registrador_25:reg_ultima_jogada|           ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|fluxo_dados:fd|registrador_25:reg_ultima_jogada           ; registrador_25       ; work         ;
;    |hexa7seg:display_estado|                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|hexa7seg:display_estado                                   ; hexa7seg             ; work         ;
;    |unidade_controle:uc|                           ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |circuito_projeto|unidade_controle:uc                                       ; unidade_controle     ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |circuito_projeto|unidade_controle:uc|Eatual                                                                                    ;
+------------------------+-------------------+-------------------+----------------+----------------------+------------------------+---------------+
; Name                   ; Eatual.fim_ganhou ; Eatual.fim_perdeu ; Eatual.compara ; Eatual.espera_jogada ; Eatual.preparacao_jogo ; Eatual.espera ;
+------------------------+-------------------+-------------------+----------------+----------------------+------------------------+---------------+
; Eatual.espera          ; 0                 ; 0                 ; 0              ; 0                    ; 0                      ; 0             ;
; Eatual.preparacao_jogo ; 0                 ; 0                 ; 0              ; 0                    ; 1                      ; 1             ;
; Eatual.espera_jogada   ; 0                 ; 0                 ; 0              ; 1                    ; 0                      ; 1             ;
; Eatual.compara         ; 0                 ; 0                 ; 1              ; 0                    ; 0                      ; 1             ;
; Eatual.fim_perdeu      ; 0                 ; 1                 ; 0              ; 0                    ; 0                      ; 1             ;
; Eatual.fim_ganhou      ; 1                 ; 0                 ; 0              ; 0                    ; 0                      ; 1             ;
+------------------------+-------------------+-------------------+----------------+----------------------+------------------------+---------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; unidade_controle:uc|pronto                         ; GND                 ; yes                    ;
; unidade_controle:uc|ganhou                         ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+-------------------------------------------------------+----------------------------------------+
; Register name                                         ; Reason for Removal                     ;
+-------------------------------------------------------+----------------------------------------+
; fluxo_dados:fd|contador_163:contador_partida|IQ[0..3] ; Lost fanout                            ;
; fluxo_dados:fd|contador_6:conta_jogada|IQ[0..2]       ; Stuck at GND due to stuck port data_in ;
; unidade_controle:uc|Eatual.fim_perdeu                 ; Lost fanout                            ;
; Total Number of Removed Registers = 8                 ;                                        ;
+-------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+----------------------------------------------------+--------------------+-----------------------------------------------------+
; Register name                                      ; Reason for Removal ; Registers Removed due to This Register              ;
+----------------------------------------------------+--------------------+-----------------------------------------------------+
; fluxo_dados:fd|contador_163:contador_partida|IQ[0] ; Lost Fanouts       ; fluxo_dados:fd|contador_163:contador_partida|IQ[1], ;
;                                                    ;                    ; fluxo_dados:fd|contador_163:contador_partida|IQ[2], ;
;                                                    ;                    ; fluxo_dados:fd|contador_163:contador_partida|IQ[3]  ;
+----------------------------------------------------+--------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 30    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |circuito_projeto|fluxo_dados:fd|contador_6:conta_jogada|IQ[2] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |circuito_projeto|unidade_controle:uc|Eprox.fim_ganhou         ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |circuito_projeto|hexa7seg:display_partida|sseg[0]             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |circuito_projeto|hexa7seg:display_partida|sseg[4]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:fd|contador_m:timer ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 100   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fd|contador_6:conta_jogada" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; ld   ; Input ; Info     ; Stuck at GND                             ;
; ent  ; Input ; Info     ; Stuck at VCC                             ;
; d    ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fd|contador_m:timer"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; zera_s ; Input  ; Info     ; Stuck at GND                                                                        ;
; fim    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; meio   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fd|ram_16x25:memoria" ;
+--------------+-------+----------+----------------------------+
; Port         ; Type  ; Severity ; Details                    ;
+--------------+-------+----------+----------------------------+
; dado_entrada ; Input ; Info     ; Stuck at GND               ;
; we           ; Input ; Info     ; Stuck at VCC               ;
; ce           ; Input ; Info     ; Stuck at GND               ;
+--------------+-------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fd|contador_163:contador_partida"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ld   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ent  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d    ; Input  ; Info     ; Stuck at GND                                                                        ;
; rco  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:fd"                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; tempo_jogada ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hexa7seg:display_contagem" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; hexa[3] ; Input ; Info     ; Stuck at GND             ;
+---------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 30                          ;
;     CLR               ; 5                           ;
;     ENA CLR           ; 25                          ;
; arriav_lcell_comb     ; 21                          ;
;     normal            ; 21                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 6                           ;
; boundary_port         ; 90                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Apr 06 19:53:42 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_projeto -c circuito_projeto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uc.vhd
    Info (12022): Found design unit 1: unidade_controle-fsm File: C:/Users/Jonas/Documents/lab-digi/uc.vhd Line: 26
    Info (12023): Found entity 1: unidade_controle File: C:/Users/Jonas/Documents/lab-digi/uc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registrador_25.vhd
    Info (12022): Found design unit 1: registrador_25-comportamental File: C:/Users/Jonas/Documents/lab-digi/registrador_25.vhd Line: 28
    Info (12023): Found entity 1: registrador_25 File: C:/Users/Jonas/Documents/lab-digi/registrador_25.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file ram_16x25.vhd
    Info (12022): Found design unit 1: ram_16x25-ram_mif File: C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd Line: 38
    Info (12023): Found entity 1: ram_16x25 File: C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file hexa7seg.vhd
    Info (12022): Found design unit 1: hexa7seg-comportamental File: C:/Users/Jonas/Documents/lab-digi/hexa7seg.vhd Line: 11
    Info (12023): Found entity 1: hexa7seg File: C:/Users/Jonas/Documents/lab-digi/hexa7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fd.vhd
    Info (12022): Found design unit 1: fluxo_dados-estrutural File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 27
    Info (12023): Found entity 1: fluxo_dados File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file estado7seg.vhd
    Info (12022): Found design unit 1: estado7seg-comportamental File: C:/Users/Jonas/Documents/lab-digi/estado7seg.vhd Line: 31
    Info (12023): Found entity 1: estado7seg File: C:/Users/Jonas/Documents/lab-digi/estado7seg.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file contador_m_tb.vhd
    Info (12022): Found design unit 1: contador_m_tb-tb File: C:/Users/Jonas/Documents/lab-digi/contador_m_tb.vhd Line: 26
    Info (12023): Found entity 1: contador_m_tb File: C:/Users/Jonas/Documents/lab-digi/contador_m_tb.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file contador_m.vhd
    Info (12022): Found design unit 1: contador_m-comportamental File: C:/Users/Jonas/Documents/lab-digi/contador_m.vhd Line: 47
    Info (12023): Found entity 1: contador_m File: C:/Users/Jonas/Documents/lab-digi/contador_m.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file contador_163.vhd
    Info (12022): Found design unit 1: contador_163-comportamental File: C:/Users/Jonas/Documents/lab-digi/contador_163.vhd Line: 31
    Info (12023): Found entity 1: contador_163 File: C:/Users/Jonas/Documents/lab-digi/contador_163.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file contador_6.vhd
    Info (12022): Found design unit 1: contador_6-comportamental File: C:/Users/Jonas/Documents/lab-digi/contador_6.vhd Line: 18
    Info (12023): Found entity 1: contador_6 File: C:/Users/Jonas/Documents/lab-digi/contador_6.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparador_igualdade.vhd
    Info (12022): Found design unit 1: comparador_igualdade-dataflow File: C:/Users/Jonas/Documents/lab-digi/comparador_igualdade.vhd Line: 25
    Info (12023): Found entity 1: comparador_igualdade File: C:/Users/Jonas/Documents/lab-digi/comparador_igualdade.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file circuito_projeto.vhd
    Info (12022): Found design unit 1: circuito_projeto-arch File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 22
    Info (12023): Found entity 1: circuito_projeto File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file circuito_exp5_tb_modelo.vhd
    Info (12022): Found design unit 1: circuito_exp5_tb_modelo-tb File: C:/Users/Jonas/Documents/lab-digi/circuito_exp5_tb_modelo.vhd Line: 26
    Info (12023): Found entity 1: circuito_exp5_tb_modelo File: C:/Users/Jonas/Documents/lab-digi/circuito_exp5_tb_modelo.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file alfabeto7seg.vhd
    Info (12022): Found design unit 1: alfabeto7seg-comportamental File: C:/Users/Jonas/Documents/lab-digi/alfabeto7seg.vhd Line: 30
    Info (12023): Found entity 1: alfabeto7seg File: C:/Users/Jonas/Documents/lab-digi/alfabeto7seg.vhd Line: 23
Info (12127): Elaborating entity "circuito_projeto" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at circuito_projeto.vhd(15): used implicit default value for signal "tempo_jogada" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
Warning (10036): Verilog HDL or VHDL warning at circuito_projeto.vhd(82): object "s_tempo_jogada" assigned a value but never read File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 82
Info (12128): Elaborating entity "hexa7seg" for hierarchy "hexa7seg:display_contagem" File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 87
Info (12128): Elaborating entity "fluxo_dados" for hierarchy "fluxo_dados:fd" File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 105
Warning (10541): VHDL Signal Declaration warning at fd.vhd(22): used implicit default value for signal "db_partida" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 22
Warning (10873): Using initial value X (don't care) for net "leds[9..6]" at fd.vhd(23) File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 23
Info (12128): Elaborating entity "comparador_igualdade" for hierarchy "fluxo_dados:fd|comparador_igualdade:\regs:0:comparadores" File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 128
Info (12128): Elaborating entity "contador_163" for hierarchy "fluxo_dados:fd|contador_163:contador_partida" File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 155
Info (12128): Elaborating entity "registrador_25" for hierarchy "fluxo_dados:fd|registrador_25:reg_ultima_jogada" File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 167
Info (12128): Elaborating entity "ram_16x25" for hierarchy "fluxo_dados:fd|ram_16x25:memoria" File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 235
Info (12128): Elaborating entity "contador_m" for hierarchy "fluxo_dados:fd|contador_m:timer" File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 246
Info (12128): Elaborating entity "contador_6" for hierarchy "fluxo_dados:fd|contador_6:conta_jogada" File: C:/Users/Jonas/Documents/lab-digi/fd.vhd Line: 257
Info (12128): Elaborating entity "unidade_controle" for hierarchy "unidade_controle:uc" File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 125
Warning (10541): VHDL Signal Declaration warning at uc.vhd(18): used implicit default value for signal "incrementa_contagem" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jonas/Documents/lab-digi/uc.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at uc.vhd(19): used implicit default value for signal "incrementa_partida" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Jonas/Documents/lab-digi/uc.vhd Line: 19
Info (10041): Inferred latch for "enable_timer" at uc.vhd(67) File: C:/Users/Jonas/Documents/lab-digi/uc.vhd Line: 67
Info (10041): Inferred latch for "pronto" at uc.vhd(64) File: C:/Users/Jonas/Documents/lab-digi/uc.vhd Line: 64
Info (10041): Inferred latch for "perdeu" at uc.vhd(62) File: C:/Users/Jonas/Documents/lab-digi/uc.vhd Line: 62
Info (10041): Inferred latch for "ganhou" at uc.vhd(60) File: C:/Users/Jonas/Documents/lab-digi/uc.vhd Line: 60
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "fluxo_dados:fd|ram_16x25:memoria|memoria" is uninferred due to inappropriate RAM size File: C:/Users/Jonas/Documents/lab-digi/ram_16x25.vhd Line: 40
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "leds_rgb[0]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 11
    Warning (13410): Pin "leds_rgb[1]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 11
    Warning (13410): Pin "leds_rgb[2]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 11
    Warning (13410): Pin "leds_rgb[3]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 11
    Warning (13410): Pin "leds_rgb[4]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 11
    Warning (13410): Pin "leds_rgb[6]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 11
    Warning (13410): Pin "leds_rgb[7]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 11
    Warning (13410): Pin "leds_rgb[8]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 11
    Warning (13410): Pin "leds_rgb[9]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 11
    Warning (13410): Pin "db_contagem[0]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 13
    Warning (13410): Pin "db_contagem[1]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 13
    Warning (13410): Pin "db_contagem[2]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 13
    Warning (13410): Pin "db_contagem[3]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 13
    Warning (13410): Pin "db_contagem[4]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 13
    Warning (13410): Pin "db_contagem[5]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 13
    Warning (13410): Pin "db_contagem[6]" is stuck at VCC File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 13
    Warning (13410): Pin "db_partida[0]" is stuck at VCC File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 14
    Warning (13410): Pin "db_partida[1]" is stuck at VCC File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 14
    Warning (13410): Pin "db_partida[2]" is stuck at VCC File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 14
    Warning (13410): Pin "db_partida[3]" is stuck at VCC File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 14
    Warning (13410): Pin "db_partida[4]" is stuck at VCC File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 14
    Warning (13410): Pin "db_partida[5]" is stuck at VCC File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 14
    Warning (13410): Pin "db_partida[6]" is stuck at VCC File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 14
    Warning (13410): Pin "tempo_jogada[0]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[1]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[2]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[3]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[4]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[5]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[6]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[7]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[8]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[9]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[10]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[11]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[12]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[13]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[14]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[15]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[16]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[17]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[18]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[19]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[20]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[21]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[22]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[23]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[24]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[25]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "tempo_jogada[26]" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 15
    Warning (13410): Pin "perdeu" is stuck at GND File: C:/Users/Jonas/Documents/lab-digi/circuito_projeto.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 132 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 61 output pins
    Info (21061): Implemented 42 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4845 megabytes
    Info: Processing ended: Wed Apr 06 19:54:02 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:34


