-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Mon Jun 19 12:28:24 2023
-- Host        : PCPHESE71 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/eorzes/cernbox/git/fanout_sma/src/ip/udp_bridge/PCS_PMA/PCS_PMA_sim_netlist.vhdl
-- Design      : PCS_PMA
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    userclk : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    rxoutclk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end PCS_PMA_clocking;

architecture STRUCTURE of PCS_PMA_clocking is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of rxrecclk_bufg_inst : label is "MLO";
  attribute box_type of rxrecclk_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk2_bufg_inst : label is "MLO";
  attribute box_type of usrclk2_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk_bufg_inst : label is "MLO";
  attribute box_type of usrclk_bufg_inst : label is "PRIMITIVE";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  lopt <= \<const1>\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => gtrefclk_out,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
rxrecclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '1',
      CLR => \^lopt_1\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => rxoutclk,
      O => rxuserclk2_out
    );
usrclk2_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '1',
      CLR => \^lopt_3\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk,
      O => userclk2
    );
usrclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '1',
      CLR => \^lopt_3\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"001",
      I => txoutclk,
      O => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_0 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_0 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_0;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_0 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_10 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_10;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_10 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_19 is
  port (
    drprst_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_19;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_19 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => drprst_in_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_2 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_2 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_2;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_2 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_22 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_22;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_22 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_23;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_23 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_24;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_24 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_25;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_25 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_26 is
  port (
    \cpll_cal_state_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[19]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_26;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_26 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair63";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[19]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[19]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE00303232"
    )
        port map (
      I0 => Q(0),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(1),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[14]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(0),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_3;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_3 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair88";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_4 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_4;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_4 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_5 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_5;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_5 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair89";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_6 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_6;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_6 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair90";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_7 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_7;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_7 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_8 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_8;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_8 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair91";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_9 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_7_13_bit_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_9;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_9 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair92";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_gte4_drp_arb is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpen_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_gte4_drp_arb : entity is "gtwizard_ultrascale_v1_7_13_gte4_drp_arb";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_gte4_drp_arb;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_gte4_drp_arb is
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[7]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DO_USR_O[47]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 21 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal daddr0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal di : STD_LOGIC;
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_reg_n_0_[9]\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal en : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal \idx[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair46";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \daddr[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \daddr[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \daddr[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \daddr[7]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \di[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \di[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \di[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \di[13]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \di[14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \di[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \di[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \di[9]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \idx[1]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of rd_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of wr_i_2 : label is "soft_lutpair44";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
\DADDR_O[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \DADDR_O[7]_i_1_n_0\
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(1),
      Q => DADDR_O(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(2),
      Q => DADDR_O(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(3),
      Q => DADDR_O(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(4),
      Q => DADDR_O(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(5),
      Q => DADDR_O(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(6),
      Q => DADDR_O(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(7),
      Q => DADDR_O(6),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => DEN_O,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[0]\,
      Q => DI_O(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[10]\,
      Q => DI_O(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[11]\,
      Q => DI_O(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[12]\,
      Q => DI_O(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[13]\,
      Q => DI_O(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[14]\,
      Q => DI_O(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[15]\,
      Q => DI_O(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[1]\,
      Q => DI_O(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[2]\,
      Q => DI_O(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[3]\,
      Q => DI_O(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[4]\,
      Q => DI_O(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[5]\,
      Q => DI_O(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[6]\,
      Q => DI_O(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[7]\,
      Q => DI_O(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[8]\,
      Q => DI_O(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[9]\,
      Q => DI_O(9),
      R => drprst_in_sync
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(1),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \idx_reg_n_0_[1]\,
      O => \DO_USR_O[47]_i_1_n_0\
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000020"
    )
        port map (
      I0 => \DRDY_USR_O[2]_i_2_n_0\,
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(0),
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => DWE_O,
      R => drprst_in_sync
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(2),
      O => p_0_in(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => done_reg_n_0,
      I3 => arb_state(2),
      I4 => arb_state(1),
      I5 => di,
      O => p_0_in(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => arb_state(1),
      I1 => done_reg_n_0,
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => p_0_in(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F0700"
    )
        port map (
      I0 => en(2),
      I1 => \idx_reg_n_0_[1]\,
      I2 => arb_state(3),
      I3 => arb_state(0),
      I4 => arb_state(2),
      I5 => arb_state(1),
      O => p_0_in(3)
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(0),
      Q => arb_state(0),
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(1),
      Q => arb_state(1),
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(2),
      Q => arb_state(2),
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(3),
      Q => arb_state(3),
      R => drprst_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(21),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(22),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(23),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(24),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(25),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(26),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(6)
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(2),
      I2 => arb_state(0),
      I3 => arb_state(3),
      I4 => \idx_reg_n_0_[1]\,
      I5 => en(2),
      O => di
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(27),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(7)
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(1),
      Q => daddr(1),
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(2),
      Q => daddr(2),
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(3),
      Q => daddr(3),
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(4),
      Q => daddr(4),
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(5),
      Q => daddr(5),
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(6),
      Q => daddr(6),
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(7),
      Q => daddr(7),
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(32),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(42),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(43),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(44),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(45),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(46),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(47),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(33),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(34),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(35),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(36),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(37),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(38),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(39),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(40),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => data_i(41),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[0]_i_1_n_0\,
      Q => \di_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[10]_i_1_n_0\,
      Q => \di_reg_n_0_[10]\,
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[11]_i_1_n_0\,
      Q => \di_reg_n_0_[11]\,
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[12]_i_1_n_0\,
      Q => \di_reg_n_0_[12]\,
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[13]_i_1_n_0\,
      Q => \di_reg_n_0_[13]\,
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[14]_i_1_n_0\,
      Q => \di_reg_n_0_[14]\,
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[15]_i_1_n_0\,
      Q => \di_reg_n_0_[15]\,
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[1]_i_1_n_0\,
      Q => \di_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[2]_i_1_n_0\,
      Q => \di_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[3]_i_1_n_0\,
      Q => \di_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[4]_i_1_n_0\,
      Q => \di_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[5]_i_1_n_0\,
      Q => \di_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[6]_i_1_n_0\,
      Q => \di_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[7]_i_1_n_0\,
      Q => \di_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[8]_i_1_n_0\,
      Q => \di_reg_n_0_[8]\,
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[9]_i_1_n_0\,
      Q => \di_reg_n_0_[9]\,
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => done_i_2_n_0,
      I1 => drp_state(6),
      I2 => \DADDR_O[7]_i_1_n_0\,
      I3 => done_i_3_n_0,
      I4 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state[6]_i_3_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEF8"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state[0]_i_2_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F01F"
    )
        port map (
      I0 => wr_reg_n_0,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state[1]_i_2_n_0\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[1]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(1)
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[1]_i_2_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0400"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => wr_reg_n_0,
      I3 => rd_reg_n_0,
      I4 => \drp_state[4]_i_2_n_0\,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0040"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2_n_0\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \drp_state[6]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[5]\,
      I3 => \timeout_cntr_reg_n_0_[4]\,
      O => \drp_state[6]_i_4_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(6),
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => done_reg_n_0,
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => done_reg_n_0,
      I3 => cal_on_tx_drpen_out,
      O => \en[2]_i_2_n_0\
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \idx[0]_i_1_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => CEB2
    );
\idx[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \idx[1]_i_2_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]_i_1_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[1]_i_2_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => arb_state(1),
      I1 => \we_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => en(2),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77708880"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0080808000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[4]\,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[3]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr[5]_i_2_n_0\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000055C"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \timeout_cntr[7]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => drprst_in_sync,
      O => \timeout_cntr[7]_i_1_n_0\
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E00EE0E0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \timeout_cntr[7]_i_4_n_0\,
      I4 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[4]\,
      O => \timeout_cntr[7]_i_3_n_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => done_reg_n_0,
      I3 => cal_on_tx_drpwe_out,
      O => \we[2]_i_1_n_0\
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(2),
      I2 => arb_state(0),
      I3 => arb_state(3),
      O => rd
    );
wr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => arb_state(1),
      I1 => \we_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => en(2),
      O => wr
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => wr,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_channel : entity is "gtwizard_ultrascale_v1_7_13_gthe4_channel";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_channel;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute box_type : string;
  attribute box_type of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rxoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 12,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0110111100",
      CLK_COR_SEQ_1_2 => B"0001010000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0110111100",
      CLK_COR_SEQ_2_2 => B"0010110101",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "TRUE",
      CLK_COR_SEQ_LEN => 2,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0100",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"0110",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\,
      DMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\,
      DMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\,
      DMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\,
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 8) => B"00",
      DRPADDR(7 downto 1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(6 downto 0),
      DRPADDR(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(5),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => DEN_O,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => DWE_O,
      EYESCANDATAERROR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rxbufstatus_out(0),
      RXBUFSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\,
      RXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\,
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => '0',
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '1',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1 downto 0) => rxctrl0_out(1 downto 0),
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1 downto 0) => rxctrl1_out(1 downto 0),
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1 downto 0) => rxctrl2_out(1 downto 0),
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1 downto 0) => rxctrl3_out(1 downto 0),
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(30) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(29) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(28) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(27) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(26) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(25) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(24) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(23) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(22) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(21) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(20) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(19) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(18) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(17) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(16) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\,
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\,
      RXHEADER(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\,
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '1',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXPCSRESET => '0',
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => gtwiz_userclk_rx_active_out(0),
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\,
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 2) => B"00000000000000",
      TXCTRL0(1 downto 0) => txctrl0_in(1 downto 0),
      TXCTRL1(15 downto 2) => B"00000000000000",
      TXCTRL1(1 downto 0) => txctrl1_in(1 downto 0),
      TXCTRL2(7 downto 2) => B"000000",
      TXCTRL2(1 downto 0) => txctrl2_in(1 downto 0),
      TXDATA(127 downto 16) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"11000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => B"000000",
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1) => txelecidle_in(0),
      TXPD(0) => txelecidle_in(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXPD : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood : entity is "gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer : entity is "gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_17 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_17;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_17 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_11 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_11 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_11;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_11 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_12 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_12 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_12;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_12 is
  signal rst_in0_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_13 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_13;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_13 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_14 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_14;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_14 is
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_15 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_15;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_15 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_16 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_16;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_16 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_18 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_18;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_18 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_20 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_20;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_20 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_21 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_21;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_21 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_28 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_13_reset_synchronizer";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_28;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_28 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end PCS_PMA_reset_sync;

architecture STRUCTURE of PCS_PMA_reset_sync is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => enablealign,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => enablealign,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => enablealign,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => enablealign,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_resets is
  port (
    pma_reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end PCS_PMA_resets;

architecture STRUCTURE of PCS_PMA_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  pma_reset_out <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
end PCS_PMA_sync_block;

architecture STRUCTURE of PCS_PMA_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => resetdone,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
XL0vCpwJkpY29C2iE4LPlf/odeUNPw9BVX/J5pEuKj2Daef6TwO4W44ER/rohRxort+oJ1FEnjTl
dO9suKxGx6l5qoEu601AYmdQx5qtrjpt5ZGKiDiqJHQu0sNZj2OpRSMBF2+xpK6q1k0YwWEsL2yM
Dk14qp/TPBMp5RE5dog=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Pk367+A7d85WWbWihXnmNhli57Ii8GCSlPvH8qHqwzR/ezoXFHJelkpzH2yVZqsPrfmk2NFaOsEs
M1axqfiNh0tU1KMP7/T8Z8SUUXEL8RHmFLGRFGDFU09+/htgWkyd52BTRgIK4xxqdNeHRvHuh9eO
Xoc91nJGkr5lyxxTROPFBa+JdoqRs9bDqyz3atfFQej6vJovFHG2okDG/vCx1XB1qvN+e1+epX31
2giRBGffUGfZdshykZtf0S0Kj1hobLe34cMhJaDdZ+jhjN6QiA9PF+Uhp/S/A8APv5yY2pLwZJi/
lx733RyXkWqUcnNtuuQXd+cbVvDu8Nkgy8Wrqg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
PSDriSbxCGy1IkAQGX1Dpf4e+G70LYZYfQvHhkTdWu3f8dIzce38bnZUYwJ3PFkbLPD9xdrPHXpc
YHffwh/sskJmoWdc3xCXegJzAt03leKM0XeW0QDeuMElufJyRoPGciV0ISzDtCccOegxRPMnXkzI
kE04JwwijsIe2HS3mWA=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mY+SycwdugcaAAgVirnNdFm8EBfn62CPaeo94BjJZ+vU9m28AxCSwDD3tD06N21maLpla50ThHcZ
2+106fXzJsWtL9Pz+RPRWduaY/aqQj9DI1lsK962ves+UJ55hZpmrK6XQ0LbTkTACnJ+rbn1XOr6
Sy6zYwJAJc8qnHmIgrQxv5S9PmPs3PD3w/KTPcknzXMtlxwEyfFFJv3qUPbJf4hQiKWId/2N0keC
yuxY3jIMroLsnWmLHYAHDH+KBlPKhm0T47WRfD7mAEUsdvMGdJJMQSAz7kZj14OUMXw4DFxp31LM
Mdw8lsakafIjy2kkFUJbghSGrmLhS9eejA4drA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XD7l6Li/98UDd4ASpKYFRLL/Bm3DF1ctodfSWQQYkOkHw+iPJrP4dUeL4uxbw5cmd13HI9d/+bl7
flwuZn1ZsI8+fTLM3T0oYPyVEcleZHq0WhbH4/fAZVtG1KCzFHAkmPbLs7uv7CMumqjJdmtmn5+j
xPyobFsdk7JkDBGTpiw6sLLYNRajRDRO+TtCCooQg1oZ9mbnKEQn+ccjBbpltTTovGTXxvIys5QE
AyX9dO8uSwtGll4an6rSWFnl0uDG8mKULJjCoJCx5igXn5MfbZyoun9fmtC0oBi6/z70Bc7Ngf/X
BxC2PFv9du+wdtufsrRExX5CtLY6SrrVbYmgsg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NnkpyUpgSR1m9dLBiJuJuOGCGzGq+qYsW2dFPuHEdelcqcyBjCfhAHOxsPTg47uYbXrmZKPQT9oB
mF2IFSybwtNxfbYFoozuT0BNJ/5tM80X+LXJbFfCwvgBsytlBfwh0uSzLrHE/8Rj8J7mLWry0qh3
iJAr2rFe8K6RVUpdeiifjliMaSreWEgvFSdo2esnYOcHcjY+Hu8svZHAEUWDKh73U70IF7FdFvqF
XO1yYXuXJRiceHuJPwpgh+dKsPDerxr30wA8JeIZXlrJf9HlT+0dlKVBCNqzJaYEpnPDQJz729Ff
Z07YHgx5oCRnxKUnnjT955+n0UO5Bm0CbNM98g==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
C8Tp/eDRRCMOwHxdxcUmbuASA2jQT5JtPZgfJpftbLH97GxlWZMNcwUflF51EUdAwd7Ir0jGS4SN
cr6Uva26gsckiDjhmtq68IVcUBq8iifyFtfwFTkAYsSR9t4iFExJQmqmJhRj/kjacbUMGJYAC6zR
h3ljNiQdmkYQpOt5jaSWP95maYRqXft/7eCGmAeaT/hsFmBP3RQOCK0k9gUhLLR1PO5xnTyZjGQJ
VCk/JVMUOSmN3A3j8uruhVvih7YMqPc9iQBC+HtbR5h4rhfWuy61XFdNoAJHjYVA1tYMqW+AEV+Q
1VtSSnB2mmxlGlAt5Neajfvuyy7rlpFsJ45pjQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
xpgEYrMDyzTrppjK9pdbdERRVcGsOM1wehgNM05p7/GPYcE/Ldlf0NddSTOkeI7hjbtKJh5O+mOM
1DBGpPYqiLVAGGEkWOjemutvTwnFlOgFP/jBtscvT0xoJBauy19XM/qMu2zEdGpo+cTuJWzONd/i
3ghZO49KQIulbxfD2jQCC9rH6BOq1q57AbVoYFrWhtZyeWmQYWqoBBCoKhU0mW4HcQbiWcYymJHT
F7Wl3c/rvmZ19HaO7JHZa6PyhFnE8YeyhkUhNO5fcvZ7gFHlRumoJS365hjRroAoOu/CLJR/eLzy
ipT4tHFj/T7mhSJUeLz7A/6hK8fdFLzSZwEuZVstx+LDWxZ6pst0+57+uQ0enpOHMLlWG7IDZ9AV
vnJhH0UrMMbR196CYsdG3cIByN27DizesnW+jNkMQBaswtDLtVZnbdkXy8Zk9SXNXJvTwQegCw/a
5CAl8y//34XRWeFt4Wtkeso5A1iTLvpgBuH+GJMSKXA7KSxJoCnBU8Fi

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PtXIj+hfSzAR7L3qE+PnK05Exl2JklQ0WEvqE/2UzQ6NMKlYocvT6ipW6HQPMOEIcQZ0yLsnPM3H
AJTKwnCXBrDf9LrsG68+NcVRqGYlmQxBA+B/Wz13Is/n6cNLZF0gc3NyuJtBtL2Uxe3MwscxIw7q
kdbu2/O6Cyl0g687jBXJycalF9NXdTP1rxdkEcnqKylZS7CE4cy54owMRjqGSecZkwM9W6KM/LnC
gXlHpN84ld6K+TZYDQX69vk5C2jSfvikiyv+hOQBT9MYZBs7WpN6ZB7rzEIftz7mRrfVTftis8ny
vl11eoBQKss+QRJIL8eXborkKe8di5p1yilcPQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 116192)
`protect data_block
0cMYvbCO0WbrAlBO5ng7zu96GjPiSqL9QT6MRVmbbnaUdimY55pAo2chVzpg/sFhgOE2H2lvyK5a
FoksgG3523UH3FhYUXYQTf/RePEevLynoJnCssxybKN6FFJ9AYJPtvEamUFuIdV+PHvoOnchHaDy
Zk7Qm7gpp49ZrEkhAD04Uj6lxnGcIrkOn/WYQ4KzgoCPhQQHoWytyGmCMftmhgR4pLSCWeJebQdT
bs1Oq1EYcHZ5Izh01ZpSgNFlyeQIpUBYBxNudcak9nfK0VLQEV7HQxVe/H0tLgE3RTwif4WNhXkY
EajOmsv9im0gKVgoX1lMpoKrZjhfvxVFInzR2RjrPZIo6EkEyUffu9QbUTCIDoGVTWdBxuZ9A0Ya
qMrCToXQLBihewIAMlFZmXncMHTOVO/lYL9+sBxf3o255gCbjfPqFuANo+4p2ya8JgqUEyPaoiOs
x/yKLvr+dI2MgLWx2icIyhPycc+9oqSlm3SIvHsrrjW5KeWwh5JzMAkGdc8zj51JEorF7dV699+J
EA98OHBKQAVGkHuVB+dYzsD2bV7Y+wll8mguyV0tB6aTOZOm27ZEFG9BvEcAvVJ40bkQnZQDaqeZ
oPuOqe7nKnsjxudmPAY6Kdi0KlUseRGnDXSHCfr06rYaY7W599IZmSLrf2V1ON0XkqRAnoGoafvC
MKlftxfGLqK0ToWOFHeJr9cmCN95ul5kTNxKFvQat2gHqCdD0IIxYQZazbnNyW8RrQurNGgC9q9Y
iyWwosUZMytmqVLNIzfjcVaAd2QC8SIbr52d8xW3glUiDxWMqC7bLQPT9+Xk2AtPIQiuXM3FPKj2
qwC7M/7knbr1Z0dNqKBGI8d4HutzLpo8GiHztIiasPEKKSBHgkFityK4b2AqiaR8GagVLTXPZdj/
XygfuBWRk1vo2R08JO9XHTRUWnuQv4CXtvOmkL7SofvVxAtyAhiwoodi5kkGioI7AYAFpL+Wx3ih
8CFju7k1QJP52PqdKFk4XaWszzBSOJmP93a43SwI0IdU0TywuEzX/fEAlm5BFEZGG9wJ9z9ROci0
0PK0MmH3MTdCtpF9yJ0bWOR6i3MT0YdpmXT6XcRVaCsg8Np/Oo3jQE89Asa5mwAfxPcACkNJYdUS
P8DfS87gi75W5aWNaQeTeSxR5awIGw3huIbIRotsKHtKw27EZhe6ctqsU5x+1kW/jC5NTOwVIuh6
MXP8Ob23o40dlTaHmoYqqq7OM0qE8s9bIFfpOF9PuNEmTMvS+N0bL+FHsiqUn/2Uh6/KVFp7QcRv
IqtAkA/WR2fDJzBFilkjWACudrcnUzfY6I3nHbgBAICAjMRLiUKbZJZBxdMS7Avv4PbzoKUng6+Y
/VvVhLL19m4VrikoH4gYpVBVAKUJyfxClAuTIdR56GlmUb4+aVHt6CdslQQ0yTCXEEHqEtJkaVRG
bTGNqWp2vkqKJT7Gmr0iHagaH7hbBJ2krrmet4IkldrwQ3U1Uylj3OJhKAOYoXZrdLt/ZnS7aQB1
x/EtzmYQdAXCrfK9CBWJ+JzTWANroYenDnWGYcNPa4piXlVS2Z60KSydVDANFrWWpOFVInxsxcPc
ojIU7KC3xMDdiYEdMVRONsSmn7tajk+RIJgdeJ3QA3EvO4cE1Hia4PATMNFij3/CH7pEGVTJWiE8
P9UdXO6aEOqb9N6hGx8l9vWM+Ucxqhnt0EgKbraC5kT0aXqVNoqh1HvThd+63S20azJ1Opw7IyHB
052HcoxBAjVwDMHvLxj+XilD/JcDw+OhYJVdj9V1fTBtJ+BNHKGVGA9QnvnGor8uEP3wC74vCo7B
zdWFUJeRQasB1zCL7NhXkCDzbHH+IENSLEHLSe3clyHL+Jar+nGYhPZHJh/96JxxN51PWDQsEO1c
pzVO4tdMr55etmCKANanE6xGZ8Aqg7Q+HQF5nWHwPnYukgdq4P3qm3ubwfZ787VJh9PKt/AlhaWa
g4x2iuO4ajX6lkVnm1mw4wKZtUdP+cmg0XZPh/MI7hT4mxmz69QXkyR4t+HhJgE7Y0oMSkiZA8de
dEkO8T+vmU92z+en4lqmOHICoVEnSfmR1gxstuC0IZaODDgnP1YTiFl7KOWFpwvw0QjUNIgXcpqK
i76Y0V1/qFfrdt8KQ6cJT5cgVUFLk7PmucRCXvO/qIdxnufJKjRgiXhhKttNC8g/Nn15F9vM0ewS
ofE5BAZWhb6hhSfQD4mzaHY2RXwlpqHRpQX6/FEbmeXaXeLRjZcZVfItwVygMzcLFKjTnf/ilZAZ
E9R1kRReG7JV7m0py6J82uN8c3U3NK544FX1bJMTw2OJTkvSTsYJxm7ZdjmIdDs82sqjEUA1ZEjd
YUdU0aGaVTEFVKrrONCemUkd29oBJHoKrINLlt17+LzEAqmLdgST7OFtzWVY+nS/cng1ecuDt2dU
cmb7CBcLk+LH27A9NQntrSwc7mWvajzDJw6fdMCZ9I/PjClg6/533i/wCndM5aNl2W3Yxl0zSeLr
jHsVGVyMCGLM88OucRcI2VgJHlL7P8CbDsoL46Z1XUGvFAdO9WqaoONxMzORncZjgoQnM4wjujJB
IsnEl5M+YhwZiN4Wmr8A7PPBzyKE4ZXpXYCakvLJmUAgkAVc1RuhLsIPBIS+vG8MAR/QhGBbn1hF
1hf4UR3BBwMsdUT6n+A0XxEL8WqMOKKFZ0UtB7imIRWMgbjPpMkk8BzMW9p6zbsC/BPo7gfIMu4w
RLTYmAQH92xYwvDN5MVYN1pCc8eEBV448bOaflQHjpKsIzQsAV+3OdvwfiTxZd+algj/bbHNdUz+
wHkHd6GRDYhC2lYXCzTzwCVgv7ZUP9zAJFAvHdSZprPJi7rjkcXYbQIUBnbyaNDBtr/Pkj4JOBvU
fe7HiJWBuYofz97NnY+jVyEhupSONwM3YPmJluU+nfpKge5LC2j1xKtUl/1piZQGlS8pZkE1Y8yN
DJ67WUek2NWACRQch+anciW6e1Z2r0DkpEMomCLkJiY5oS2hU3q/bySJPSxQEjJ0xCGrLPVSxK5Y
EaOGc23uTAYjxK6403jP0k70mIpdzkGYmhXyrVey08pyAIx68KOUiURoJjjvpxCkw123Go+M35pB
eVoRdS4cYLdyQUxP4vJTwLopOyK6gmou1DvZhGby69pLFBWyYSjztF2mG41i30Ql+PphXeiJdayG
hBnrnwipt1jAnDFDOSB4km4D+IVXRiVHsJDdbwv5L/w+xy2cG/DITtg+V7mKAOlcgnv2khsiG/IZ
vST3m4xfgB9XzLh8qOThjmMpHcsA4zUZl957MgCgsMUT+wkEINCaXxuVE7E9kWCP9oFWiKEZ35Dz
NQCK+oucixFj5krE1FD4IAN+vRdo1sGdbbDnphg93N4wH2DBtRVfuS+sUDbpYnJVbbID0Qu127wl
SnVW66aeYD+JXhndMPGRgXJJV0SS3WpShNeVILmrlanPyl/R4fyW1dBU9T/m2BwGRpRThP51V/Ou
opjy7he+C07EF+B0CbJZPRp/vu70X/t1Dt9bQx4vt8NyNcQLm+1Su9hSycV8x1NlxtMU6dzdV7ih
XJP+PhoVVgVQ2F1Kgn7QIiXzG5MU8gwTJtZZ//qD3JrVg9TcSfEn8/FNoD5uwgrDkw06XkYRsmAT
w7V2D10J8897DZ/WLkrqNzCD2stxEBeIm28cw9O94dOGThzJ0pa5mXY5ZG4JCdkURoT5Z4ZjYhjt
OC13283GOm4QssiQJZ2VRSUAynpjM+ig41N07drWItQnyHNIUTN/+NLW5Gz0iG+CaWypPq2HAVSC
XRfpAb4SfDAqPReZSnahxF2UMV5PFLtwVxAgfjmOlUd1Zd+ror3vHVZwJvM1yrz5RpKPIHSz9XTH
HZKaEQzciPIK8B/lhYAsV1qjeXu1ysrP5C/1yxTZ4Rq2IRTdAATUF2yDUgv6eXQcuQ4nXSsm5y5n
7Z1Hme0eIwnjtL6n97RFh6TJbtLGBa4DYBk9MSgGs5DBZNqUBTBDl7a64+1q6YiL0069xfYM9D8l
DCo2djCwg7LTzlZvk4i5raLhfiKszSWBCVYj02Z/JCQ5SHOtaMf6Zz4OFwUgXe8M1iQv+KfbjbGP
rudgm7AxvoYv+26l1V2w5ikTeUhJW9uyJUiH/LfVgBkpApXBXg9eA7u+JAEnxVNe5jQYwhCK5QAu
35LsaPmHX3TCgjn8+8KZbuYiCwNg3q2cW3uMUxVoJuvOoWHdwsx52scPMNfVEw/cWSO3IfPpgK3o
24B0vjzIAFG8mcWGqGTowsHoMjh3ddsTusAt13o8VguxZ7m8fZuSvYEcPNInxjNGnjhg/ZHtpx3f
FToihb/ORgQAUR0FvIq0j156XVCqgOkuiVYfyo/JSfkmK/M/1wTbhgJXcmYqUre448siK0Zh3JzB
7iAxO2Y2O2do7ZONe1UGLng+1tvzABwyPbJ70wxzyCTcf1/HGUbsu0xu7XA5H3Tj/B391lB+ZLAh
ODq42js2DyA+GHc8cmM7sqtD336/HowjN/zauExdaYSS/5VWYd+tKUTAnFv+adJbW9UPmrg4T6bv
WPitahf+mEBgIuY2QRRGDZzscwuG5x4zyApstxRlqKxmvMRJmghmEUCnXJm0wxUZk5otysr352WL
JfjU8xPQocYfMyN39JMlvQ68fM9KKEr/gOYtoXwH0wpkKub7FqV+wSqGqJyJYlYpoCLBlKemauDs
15NC3gDCAF/f0NPcMdQeo/LKjYviSsr/9BoBtfGeeoQxYfvMBSlUp6qBmRcx1Rim/JPEUAl4Ojcs
xhQpOOPmcIQQLqASO1bowUDC4FGBFy4iu4nWGjnZQRi+6RV2vZi1DpFo35J9+6ppBNigS9cN5ewx
ly1O3pMiWXhGgJLJGBPO22Cj0eNtsb8GmjOwnu/s+eHkJopb41kTyZ0lcL7Xs7TOcqljnze27j5G
TLZAvVc4haGJT82zVbrezQWL3Sgp+zzTTh4h6hx5s9+MiDEChrkkV8AfSpOlYrYLLcS8dHcQYYah
OPCKNvkrfiW6iTY4Dx5ZHcOZOq3XVrVTSyopjUYaAttX2Q5VvxMBxfKHZ7t5ufk7FkfUJ7X6kQS6
sNja8Odx6bKh/ZPfeGR9imXffDCEoSBLBsGG9eMdfqVIJPcs/fU6zEj8CYwCMbeqVdrWMJjHVMOh
lRMjAuhfCr/fpTr1jKwR3dG7Jt8cbUFuWTi/2lJk3carKnkH4BGqdWn60NG1LQhcLrGEr6FF91PD
7UxV4PHvS9XfodOA2CjTWeaVcboUBIfQdP4mxFClbQSdYZq/vuOJrsf4hElQXXm0PFnScseTV7Bi
1IY80y7/X9VR+UEjfFxfmSDBJkV+LfVS7N4357DmUR1b1mHLQz2x+sTE0otV7Hv/93Il+mEGDWpq
MnrbWN35K4f3Z6d5tWurp7u0rBcMHLjNB/FVxCOrlERixKtRshy9n77IxqGOGt+beyWoF1EDnuGc
HqFeEehYBSvViQWD6hMEi72w5hCPOYUimoWB64RsxGNRB7Z85JtPyNUha0FAVVs9q68ru/rKgdf/
LtiGj+sKTCWL9poml/HF/AWuZS90uEueqmWAsz6yxUjyoSNdCtfU538FYCE8OgokaChAcVwt0ovL
M6R9aWCJXYJBerISoZHJe72Hpf5B0nSzNz1NwRTiKT/DVBYs1jZTnE6NS6gAK3AWEOHGO0Q/dbw8
O7lzqa1OxCLK4W0NrgBgo9c0ZEWXWBVM3ts9jYxbGbvbG8VCTM33JNy4kTDmPPg2YsGsltnGUg4C
lVCy/23qTdaw1NeO3WE5wEReBILrlaEbysCTAUuhmLrNipUBY1oKOg/7QFMgzZV3ycW727L8egv3
EWhSKEABRn0x45Hev9q5590QFmM+zCtnZFCAPwP8/pSw/PITMQ/5wHYc18qd0W/XFozqU/RsvBDm
c9TL85FyemT8Nk5zGr3Wr/xE3yOVM7XUWjc72Prpiak2yARZwVuEnj0UazVntopk4fvwLkwmRl0k
7BNJtRb7s+xaQOXOgTkNLkapMgm9ftvNV+iG1gGW2zby0oVluwjEaSs4dWn7XLS5asGoNbCQhCUe
eqesZx4cgLMnAJaT1m7q3TYE8IrmeKYYBpBBN5y3wAIcEyDi87nZBfDuDfbSa+I3rV50P4yddZP/
ZA1x/8A/EnKO5VhhjyMK5AM2hmPFVG2m3pdFPGUoUpoiyNY6o1ExycsCnaAmEJ+8KASL7nPNfI79
fI4Jf0Y8//oFsHWFBbfXDHXK2gPtEOU1C8eGInAaxfbEwS5xz3/pe1R5rUQAVH+DNVC5Npx+6WyM
9QynMmiQHBQO5M0JxdW82M6VD6cPcOimYlMjXwP8+BnLWADL+/t57C7r6hyyhMpa1+nmaVfKNkKW
oajxNhqwglg8+0L4P9pOeVbLR6Qor0Ct7GaFOBxyTtaNSXyVdixyxCPH0oTHcwN85p/82n9Yex2/
CI8W23vd88gDuTNH9B4Wu9V8BWG/OcqkyopFLhAQvafI00Ijh1VsPLptQid/ws5iYm2TvsQBZ9Sk
tX7Tmhjt2lb7tdI/yXg35A9KnK08sNqXnqiZf/ApaRobwpQoleWguhU2hpukKHdisxmPkjGcj2GF
EqpmX40kXa6saZuxJmNH6AJUkUXlQSMDE3fLNsttgmEgqGpyKep8EWvhdBjmSg3GOV78I5XvROKB
ssAqWiGixM8P2RpTVd4OVDVa4fuaZ+vEHcaKZcpdaW5Gat+yPvAsW++FKYaattmhScwP7D4FHksn
sXlmm5Y/n6LPrYWOaH3atmX4SxHhaaUb29aXsuUti1VLbdlhSj0RcXTiX9ALLi9ABCrlZP6MOzqK
ps7dLKzY9YbO+uRhlewfeM2pp0kmn5uJa6dN5LQO4Df/gzISfrU2klW2nhEWIjyAw1jdal3arg3n
4j9oqTsHV3wr3l3UC6QLp+fbrUM0tSYpmD56U4joRzPpu1Vqk6S2dmIUIXPBCv93fgXH9jYXMnkk
9ueKnfrqskqkfIHWUYZWYpq6hUfN27vV6iy0ntq6L0pkQZOswjDuUywpJue71+wQe/pQ/AcK1e9i
6h5QTD1RFj9GZ3sxm0yM+9//CtXsqYUD4VvLvfdalCGK/rgWUArVljfw2Pg5A4wKQj00zzcUfVCz
BZTNLZEkMxc6gSJRTNXDYpBBGFZ9WchaiiKX5/jQWMvghYycEeY6sIUCStQr4i2krXTVRl3NFuXX
ZLIqscR0Z8DphM8qpPHSwex0bEIGs27i4GD722c8W0dChfLjtpZiKHzjX+I7FNihj+9X23NJCNs8
IjkPi6pRfilsghIjivgPRZ/78eIyVzgDCfkwBEUElw8wdLGs/wXcvHQBie5hTPqVWGuVysw0pcTc
eO/xzad3xvKTxzAqlXTjcKu7eSYPFqpTFmFvSs5tiby4z5lFA5zfqjkiuGuAPQpDvLZj6kOVHPG2
JyowuZ5jqlY9Hf2t13SDPrutilzB8/ap2GyugpWT8hjBHbXBkk8CjaefBU5lNZUuX/0GSznRku4H
QxMGNU50ySoEAYJz+W6iwwJJjT08oT/A5eAtqLsXju6AHp9SexAS818U8PDGy3GpKFky/JzH6JfQ
7rZ4uewtuW51vZHDdzE1qqJJx378y8KeOGFzruNSSjGBRCbjIb1pNKvVAfhr62BZ2GVXYj6OFA8o
Ue5dtS7RzsVVOfSbBoxuAPjcL0Ubl9wZMMHeHIbRdCjXUu7MAkJlPpwfqA3TKrtPzRzEbyzkvrRg
uhjTkE5SWuUq0X2+mdS+5N0VNdCFOA8tfeFaNobeDzQH9vkasnnZ0L6noJ/OHW5kLqaZWWuBlltQ
pyQm8AvK5lgmBwAqbFqIAviw8UH+74/MMerVwsTqUIYL0+sYJ0o4tr3bMTiTm3v+0M2WLzkpqtim
PAV3UYFeyroes3jb0AFB+ELoc1st3IizuSQxOHTwQaHNJE3J2T1br/c8zXE7IETAumVCd4KD3PJy
bGfnLUxIy1xdlb0PDtxB5OznQrImKL7PKZ9dTnih8Y/8QAz2pB/GcuZJqvcToIsWlY3xjyZdOs73
4R0Y5xXqU9ddxF5WLUEHQQwN03uwe1sX7G2JRoGe5aYKPlvSjbw5EGqfjOYX8Nv4vkP84qgbwnYa
HIhUyv3LJedRGmjQ9+EsL73E9KYuoy/VKvSiHn9FWvNcUSO0RMYxpaO3ZTx6oEaLdJiSR7qL6f/X
y8XeMJehFPMh9KHvwaovT+PFmDJN/1YBlJDHvd6cIwh1DvVjt4QM03r7sxPEaLKxbnbxYA68AuHx
iNisaUhxYsP3z42em5HT16lgS/+F+0oNPYMtx+3UPgJ5aBDYW3R70kuYooGEe43XwMbMVc1+sknY
XvhWI0R2rWEewIFJ7rAw8MV+tyVOldn2NktPOz/aBQcTxcE8BXywkhEN1VYZPIB9jaB0zLjtqp2c
o60WM+qPo8EqR0WYLiGr9ragmsUnz9jXG1/SAnDBd6ccJ9tAZepZX30A4bp/ZAYrFur4n9CXZO0C
tHthu8BSaukkglVL/PtlwHav6BBEqlWQ0B5uFCst2JjhtbOVeDjCZq1iEBVOwA+6wUKbrLBRyZwn
Mh3cxPGSdoyyppCTCgyIMgBFxSspnnWRlJSqTUYA3ONEHvkw6e9ef4tbUrvX26AGPomvnGwr+S8s
+72dB6c5yEXop6ce4BeX8N4PYNNACdRigw9VTvHxYnGS7xxGOVJUem/rUrqSm3d9pvZs72hkFsWK
gTdqg9TsI9SuSlKoKKY+Mp+kP61HZVs8GX/YHLC+VXMSGPc4ixoJV1COzg1kLphOFQx5AZMyLhhH
oodMZoinnCxiD+WfprP32ci8llENeFplsXwvnRUChpWHCdUMC9qDBDkVdOo0IvX9tdrRaJgpeyqx
0dV7ag1Tdrcnq0AY8Up5s9N8ulHC/ej1xGk26Jkv3i3SdxcdAsppFiplvfHWNH/sZS54X8n3WmLK
0DHOcLH+cydMrrVNJ0zNHdPSpbRti2/bn3RzdxhJoGJXhrAdu/4JH9xLXbqQGxaUHXNNn0DZH0NB
8J64rJAuEmRwS3qlFNZ6iHJfggmL1Qt9mj0Wn1ILHr0xsvGHdZ6RJ5jYCB2L4pYM7LVttpAuZW9M
gFDfuJu9dZGGO6tFMJO0XAfw6mkHiH0QiGLI5n7q314UPqaNRNZVKWZtLJw8ifRuFenfZRT1KeQr
E0mi42dYy6Re1NeUISd05ra6VsuLlgFXljsQV+H+U1oV4SmkYvPTVEF/7OiMPlOeMCE7J1ZGu3kS
U9f9v74iAu+5VLKvtvB/+HWWQov14OTihghjjle1FVlSsR85mh/7nKxQ9uYfPjrjLCIUO1+Qgs6i
ACl520rwB4evwudbVIzreyqMluEXmAmd7o9+8VF7th1KKJr34CsjsCzXzDBfCZoSo/CqXXYaVkKw
Rrabi2cS8b70sFAWtQRx3iSAsRmLLptxY94FCL+vxMEvdY75s6bxButq+9x8VYxjM4y24elAiIyg
D0Vq1K4YAJGith/9nmVQw/bB+PrUKygfoZvqbW32P53LbSQLlyjwob1wh+eIQfPTnD6Ya0Z1WGEk
UR9AICScjjeQKfVvY2oNypitSd8Szh6BpjeeEPutTKcg3IAAiiBlVInt1jepjaoxcQ9dTT2VX07G
tqIHXSIVj8NrueleUHOolxsqT+mdBXwfNBx0pdtawF3D/K0JfIaabIvhVufvL0K6RT5sGNt2pvev
hiUW4NguBYty7Ez8MHdQm6lz0kdOTF3vz08IWCgF34A1GQNiowgd4sQl6xfHZGg2i862HtLhAjjN
s+xAjdiac20NwwwBz4iAU5T+65clvDkSXVK4uZk1EszzGALLoBPtpmNoRYm0s9d11LcncdUZgQ4W
2WLHdDg0LDYPg9RyUuGHtHtEZ90TOu8AxRhp8lIV1U7JuD2Zx2QFOfXBEjFFsab5BDAm17TAd1Be
VfQtsPZq0UXOKEoA9BSjL0YElFoD5E6qAJsEjnPO2ZRSZbXIrsbmwjN/tDUzWZuN5zl/pyFVTmhc
evPJiImuGGki389U5RDzRG65Yoq/WrG95egzeVJ4MtL1jzKx1MDc7y+SpL0tg4Odiyjsvr+qPtQG
Pzo8jKcA494IA1HQ4DZnggn39f1XswH9D4uBB5I8itGuFJnZxzrOXzIYubkMIsVvUitG/Q8cKq2s
X2uVl/x79DS13oT0PJhbkuA2h5JtlUdf8FJN9wn6UJUqBMzPnUNf1p1WD60UQ5a2rOhIreBfk6/3
PF3Ph38uokHkV90oqdO3xoNk46i1D6QNqDeFxQhj/6pFkoOBSatvG1GR6FApQIqVAc6jXwEoJ5my
7LF+RhKIGGiLjua/4voswHmTd7dUGAcqBuqmTjmroTv+YwdojKtzEq42sGEh7NHQ8Ya+twGBG81B
hkeJVhvr2Gc/60/rZ51KvU1qw+lnOkJer/wx3BtBY8dZuZeyBNaQthyCJzowaz848X/vQtLRGgbn
9UDNluq4Slqc/No+l4mXr1YAD4DvAJ/QJdOKFphQ+SveTzF3cd0VOHjijQPUL+AvAQLxhOFNw/Th
rHfY+5Cdvm1bu2681u1pm/vOFseDxJjYhsL8X2NEl7Bs1OTjMQUnjRZ2K1dWqAf/s5f6O80EmZxQ
GySZwYmTlqOF1HQ8AjyeU0bjrsmdVkIM7rWbwUJHedFObkKo0hNMEBMOG/HnQsaWgQXSCbp/fldr
fspY/KjpWx+PpK9KieEChV+cNiwoZUCaO8/i2G1Jhn4Yt0Gc066I7gHBoGjwVKPc8/l9vAwmv5u2
f2EmFZ1Gx8zOyB79QC6Ejw659C/kBo8TfDolBmj0Plg4R73fCHwvQypINP7fEDBKxxThYqyT2vaU
2E6SJxXb3k2+vGSv+pn/3xfH5fvABCoYkktpST+SN7gFdH3lK2pl8L2tHWmBSNmVrFxoT4ZEsiT/
rtVcfW06W08W4Dfyxb/enSd+GHga6W21flpcemRHBdZT4O9ls72WJUFRCZRNiUhdPbPmRsyEYo3i
1Kb4nvvJdSsXojQ+RhSUpMv/69/W1OYo1ZapHoXysy7OYsaGhvDzbkeMfhljJny2I2CA+tfb8xvg
zQP6wdJFuUyW+4Xlx40+AXarZVFIJbHp4zhz8Aww01G5nO7dLzr5aEKYL7MgKJpln91r9ddzyiaN
/PK2XnxxomHEVgi3JIROSYiIG/mt8QvQmsxS4bwZBcGG9jpRjAXNSJpq3KFjrTpDlqk531S3RGaO
oRjFbW+7FbAlY1ETeXCOmJLxEsl6bVUrcCuBrsxZoKuyVhQoz+LY0Wl441ODXlfD5sk3ztDce4fX
qLyc483ozJRQ8wH0Fi1DF3VzHp5DobgruoN8AYmlwoOl4VFQ0viMCBCHR/znODrxVlojX8viA8BZ
towKicBqvpblBoVutm8AAA+52D6fqHHm26Rk5mobt895GELrFHkJ4wd8VDK4/WfTroUUvQbnf1Ju
JupgS+BMwasA5g4eICx1B1IFes0qg1V8gzcy3EWPtnVTPNaBwoAopBFIZjD+bkYebZ5UZwkJ30/O
md5Yr/GRjxlAy8ylEs9ECP4HarEhZuk7GjW6zzrdjFxkTarJMjp/tx6usqfGddwgRENu9sobVRmd
5xiyeRvscwCQKyax6OnAW0S3il3Oy/vKSY+c16snTe/hd0QzksJYfjEwGDg+FnSJs6Zigrl5Q0ca
Ba/LvC7gqxaubJnF+OlNxQFXL95rGhXFOC1zXECwWdnSS7QXl88/xldYdLyKWiVEpPttCHGsnXhx
iTyEExVGA2BlZ9XjXlqftupOtUM+y5yCDrxEnSAtXpJiJASGaVeWa4g3e5tsZo3xx1f2gMBtzoKR
M9OH4u0lk++N9AP24XlG/9vVD9UDYpaq7v/QVpVpGbaK2oiByy9I6FhTnyR5+pFRGkuULC6kzlBy
HlxAnLgybSEElIQ0yyCAITejopaz6BcimC2fLFQycXwj8iWuqetQic0pQmC3kU8Vp0C1Uj9KrM1l
VzcdJBJIYKuEJZ+ypPi1lVJVGkuGCKCkmh0AgOKJsCXv6lAcO5n3KelwmMQMu04s9CvHjLd8Axn9
6ndcOSgnE+TC33npLukcL/nugwCIIq/AD5+9jz1Hwfp7v0NfkqqP223q5TdPfoY+3gRIKfnQn2vn
lZo7xcb94KHWNtBlVWBHGFeb4/O+Sj1InLMfi8JN1EIdHCNIC8+A7q67gK10Yo5JxmjL0HcVJ0fZ
pBg081ljPRC3HZQgCUPrdRWn92nz6+BSI1Du0ebrw6wJZV0Oynbv5xxcPRZCMoC3QEj3CT0EGrIv
wgVtVUy/Mae1yt+4CDPAndD0kA8kBJE9C/Py1sNJAhdsUp7HwsslzPbL+gfCHmlumQhKFw8TK0j+
F38XwCslAy4/vK/ERjdmkpsziBzMErYixj5c628uSFhKWczHPQ9h1HWYh6si+T1JlEX3lhUUnn4K
tM6IZOkFnT64GlBa4MMYIFTFKEtGMoEEpBQ0rIi8zThGEmDy8Qb7xIdiieiYIq5/ID/PDYvT1uGf
z/ZzC9kGav79ceYSFCyga7hMsxduVWENdE2XedMsYNaJpYffhIT51LlU6x5S0CyW99DLS1ZSIWFE
CXIeCAU1FQemurg94LbYQuKnV1HE9b3kbyaSI186BQ61CuIZtuYBEQYOcBEhP/qAoJkJUMdeO2Pd
se8Z3ANdQHk+XOn5PlArU4lbQkTcLTvzkKbiafYmsw49ckG+upPHqXPH65y6kdIlg3tbeUYdNWQy
CSgxRCcR95NgeK3uLiUEDsyAcmkNdWGx9N1OWkDywoL4I/esQICs0fGbZxjWb5ss+KTNMSiZi1qp
r0AYAj7VJQE0ksrD6+R1Wvw0xJtzxRdRiGBxuI03rVj2Ghb2/Ep2CROLRl0ZREJH4bewtL4VTcpe
+dHpn/1PZTq65UKnuOFMxNMbbaU2Hss/Pw49GhwfAf55RjQs3jO6vNj97o5EDADAjDyFSKJbg3i9
XmWlOUtji0eZBkZe2DoFk6l0THOzJGszI8Dx0Qr+XAd+5onFZrmFScEnVwvKRhVVodDywNmzzKUN
uZrhny9y6UeMqBFJ79iCzw9Sm9i6BgPU1XXoGrZ0RtjivMRDldanSQaugemLBKhDE8GipLs6AjBk
i3L6TFrGEED51lOky55YaACAWCG7GbV71kfB29UEr0rH4pKcqs+oCIGPZSBOyZcjsAR9KBuRpN12
vhplZWSVNQAnKf2ZQooG0pfUK0yRSV7XOqhsrMFU3ry5bSDYMnaIA0wVPPdflc+XYDK263ZFhwDx
vY8/8+2M6HzXx1oTlvpCt5x+ihrBozQrxW1W3TycmTAZDLcXq4RjQmwkSS0ZQci1FVPmM5BGDGTr
zE8C7aL/XrPCcNSXA8tNFGOcaDQLuxnQMrwPr+aNWmLuvZek1QKvB0xb8d5eax7Hjq1Wz47sCRzR
D/jLW0nMURRC1WbnaGia8k5tik3pYI7UX3V1bj4yl7eXCisJwfeT1yaK+u3oUqfTk/ewSQ1uJkYC
j6Ild065SdCO67Q+7J/T36PuvSS48ixOv4R83fCtwsUKlS/A+5BDAr4YU3tVptAHRJBLn7KX6NKm
lPoYAZLuC72Dbob+S7tBpUOk5zuDlU99fxS30YFi00B3hVKIN741G5QqYEoaPtW2QKU4ULCSyBPS
jNDQA5+4adggcCvwik5BRM8vg9IQOxK7nWN06qDMYfRWvQb3ShMeACI2+uKKIOvHE2p64hhF23Xc
2pB1v8QCynfpJMq1BvcLTs54eFNzBMoAhL+U/xl6LN2QEBMH3JIuXXjM4cHosJB8onfeUYOJkt4m
9kynqkqq+1fXStiaj12t/oYyfbDNPWNA+/vgaqAB5SNtH8CddRJJzlzKE/fALLu7bVCsmFFN35ii
viHrTM9aTegwus4sGj95Ritg677QSSS9agYGVqtuHVXLLAeLOO5Xee3VN43hPssjSHh1/vkUxTWn
qQL/yA1CFUv0gx1gOTTg/LWcS6gesimndlYlwTyjRi/E0ziD9L2NbEmE7UMu3P4KGwcyGIK4pwY2
LD571F7JHhMWtShMtvlee80MNuto96CjKYH3CjyxbSLmUc6snaW/F+sYwYbogyVtwnXvx2CSuP+t
zcWR3iOGcjVu+xCRt9uPrjcybJpJAjBHQNEB4958yae+yrXcGax2jEH0CA64ME1Zq4qu2+/vBJaj
25xDYe7p3UupbPvEFx6m0PZiywF7QWXLwW3xZGcaohHmLK4964sulsg2wT7UbDJe0TcM/E6iuaeG
AtqIK9M9wVB7KRHXlEY4g5PQn7tiHWpNRhHnl9CwGHT8GDps6oho3e2nvhkpQ1Z8KvCI3x7H1Uqe
sdqS+FfLRveYGH4oqiJd9I5bZtJuhDGHv8jNlySiG1mC9Z30fzOKvylHnJUoS9FW9gYkfFOEhLFq
ZhcsueODu2UXvyydCiFDeKOXczXoQZaQQtvVEruRzMwvQSI7u6Is2V9LxhWK3ZlApXIzvCAvoIKi
/7I/N50OQ6xOIUP4+jigsOZdbUFYH85ttVBAE0PrC+GmYmIenaLD42ErBNcBKJ8xEBUVbFC0F/7n
KJqTvofIH9IhBErMCi4xTqkMU1R9iC/sBzk8/UOXfmw4byJJgsZaSakLzpKNDden2KkcHxpu54rN
8GixFGCbBDGH6lB5tHq5Y/3tv9rlpXPmQiatEl3z1ruC2vZmqumSXBWw/OeVXlQ9PnKd0MPXcyOc
jHNr9Qtrpd4DwBorxL9F69UkB6XL5W8vcR7daVow4OZmpBLqCuInv8yUPLD5wAkeynAJhWx7PP8H
z6IrxpfhA4iUQh+V6pdR8T5ifiFUBiFZ2ImZlLO1MaElRqNanXvPp7WnBT5CfUlC5SuY/restftz
BaNl/2HSwOmLXtKx4W7O3w2yWZAOABQn7GqcY9YmUKkBWWue9zCmR567HUrppUOE4c3az3nXN3Q2
EFAkbrjHIhiPoP5SzHgGHLSqJAsG5odDEkO4+XIkHLm8NLKqVz5hjKvHYG1AOMcxABKB6kPDUveu
oD5H3RJijPq3SFGtwXo53ziSnQes060tUJ6i7zTZRMUkoI7USKSBMF191N4r9IESNfGG3ii19Oz+
8SRexaNNxDOozTeZ4RMaX7dZMVsh2mtgpjAPx1L+YnvrfRXKGop/IUCfikgNbb6MpJdhmyBGIirg
wFTtm+wEEzbX5gr8JB2wEA0/WABSaAJfZBSj/oocUjKg9zc9GP0Wh4mTNUUcAALnFAGG982TA+Y8
NocTcH04k9jWz11BGgrZ+Dvuf6YVcIGLeg8hulTqjQPhShdzWzKam4PFBt9I26cKXOvOwZbuOwim
a1U2641xUehAhmgULxQkzDjBnBy58AvXzwuMIgLEgwNUd81ToJWLekc680stDoMDC2J0l8/J67it
llTeNRy9OoZji07WVWj/kd/rgNxy/xCFbsj2Lai3RgJr9o3nDIL+ByD6X1lQQZF3Mjem9AMpL7YP
zykt4RQa+x0R8uXALTOIUjZ2SFCa4IjZ3DLBU20hOW98Tf519NM911S9eYouTwO/A3/dyA+uYmA4
wOHUgDOWGoT1136Rjl737vLpAhifjV+0GH0+HRhPDuTLCuKk5nZrHJgNmqSLAVOHS8goceP7MU05
Wa+7VQuJkJbGswTZMYySsgS4grgn+828HIvIShoKqhDJ+XTpLeFpYvjjxWQXTbabH84vc4nL1dV2
GKj/j2oWmVCooA4KVSNA92x2LSAT04qXXO9MAA4cPiFSKlhliFLfVUTCI/o5N/YTN0qkbUboZ0TX
FP6dTL6opsGNzV6KyqQNHr12g6kuojNR+eyJtCZYBUHzIk7Zo2FvlLL8CQesL8Ha2NYbPKSh4ipi
cVEaqCCcz09vwfbY74hkVIJ7tbhjYGukz5bbDY5NgfdFB1GNYTyss2mo/aTg8R99u78qOsnyUUWI
k7/LBMGa8udJPG65HXh0+1i/mVd8Jh9vJV4UafjOZ8DSmFkcJsYWgtYQIRAwSwsRPYGDluvIXHP3
scou/1Z1f7I6SYv2qku+lpKdY4qr3tUiziknht4uaOYZXn3gG6bKNBTeK3pmL47l3+eIzkqGBAUR
k4m4iOCF2PN8sy6J47INoIGsCFBlHNNocawXdLT5uI7anWrtAbTGRlYGvN5OL53ofOtfqWec1sGo
TDkdB+qItxPWyiILO8qbqD+Qg2f6eiG0XT1wsohZ9Inh9YF1eqV0rd2kvvvA4C5oG1TOpe0NAC1A
jL/xox8K3tn9z9eOb1IeqnpPpYENx9vNM3tFiwpnhIeD/y72qivkIA5CApFNy3bn95Xt1wXv2aAY
a3nKhP8nt/4/0DM60z3Ero290Di1BIoNaCQ10dJS+W5niTZ/HtrZYjIyl8Sjn6QUKp/GZllzKrfa
AjcpJSbP478GIAeI0N7XW9MlWSPFRHtAU2bDwHGTvevTKssrdNPK2PsHMUvWHbMYMoxMlNxAnUi/
Hof7MhTMD/FuXV2epUjLvVUy+nlMh4OV0PTEYXUcjCudLGnuU7TTz9nTuYhh39ZlSzGJ1hRrWtm6
TP4BKwKSr/R0mkHCwCzpd/ZA0nmfFm823wzAIWxJOT2MyHBTpU0QV4rnQRORjZk/rt8f6wWkc5NT
W7Wbl9CmrHyNZhmk2z4BBjyE7ppnROvagbbMgMQKbPFsBHyqMqqK8DN4H45vXeR6WjniVL0h+geW
aBbRMr4+1gtrGPiFFsQ2POIXWBODCEwts8kXg3cvM792iNLxjnxpDyLL1+UpiX1G+9GBeJScmPo2
Q8SZY5dsavJ2wgMzvyK7a9MCNms47cPzPiLpR0F0sEAoMYJwq6RG23pnPHNe0EGci4Hoce5WXeuA
JwxesJnLhjY9DiPKRzlqQ5VLbOMPf14ulcgc5RlyMKnJmvtKfKQ2X5EmwVuIW9mMKyNFP/4jbc+T
OwxI+9UxGwUZbsBKD+5jOT5q7Wx11vUArNLjzVeo7qZKqfEhma2yGeVUmvtCr2bEO48ZJuIhFfcb
yVbSY6NGPUnG4cwZLioTwPO/3s7yQ34m3xuOUtiiJlh+RyMLz7T/kcyiuyLksJilCDBomUg23ZDI
Wp0K0YIIFtQGnbx/3WLGMHibnswBBaW2KYnhkFdM75K3o4RdZe15aMmwn0cgNTeOe+YqKZKWwyvO
t1nIYVHQA5BYhzYErnTs2l7zBIqAq0meCvl+zv8tOLDFYHuzcKZ+5YdgpLbyBnT4Mdm1Xr13n6NR
PYu6w3kQ5VTo6FEIajNKvLgqRFEG90jp+r40d+0kI23vV31vDOLIqOxvIv9aj9g8K1pa2x1Si9kA
Y8ugjKUQ9MquUg+p1WgRppW9E5te9HLvnZ+4OpMCJtxgboYSuK8HPZXFWkJPL9u+zbRhdAREhhtp
gu6Fyq82fFkMNzW53WRZiW2S7BdtukLq/5/V47GNzZbcFJVBQakts7nkmmWntf/fh5bV+2Y5jcQO
uZltJSutjr72N6N8Ob/nRESUAdk6xoaYyFfGemtt8/AycZt0xoPoaIPDp314pqNX+r5pSblVaJb1
qjKzXF/GeBior0JvjvRRGIyC+QMM7gghhbIqlOlTW/tOads8ZzzlBmVjDbvE2Qxqef/UadSsEZGp
X0LQkO2YIkBC2FwwBfsSWdi7DPG86wGXBDKrMC7XMrxPnSuL4kKow7QRPw4D4I5NxwVmXQyBqNJs
2iUwpoQ18z8K9OzUoxLQ/3O48r7rmZ7X5kFxKxO0/sNXWvckDC8A8U/qn/cZMRyhSsTpcTVGD8OE
LQZFxAPGnxjpndCrKqscSzzNy1gHASaPxXinMXNh0ot27tQEu1WNjebuPOc+mX+WMlu1Xr2gOWVk
DAjWVK5r3chWOoVsgr5Ld73dh2bMeeAKJa17lKNlX8dVfOGz/3R/5y/Mj+WGHficD2vqpEMTbP5p
CjlPzMiGtdxhns3TPVIJYzxAdF6KKi1wlxtoOBLd7f8pwlb0csk5bSXPr0bt9ublRyBBCu+go3hz
tVBN+ubLwaBow1TzmDRH++w1DTbnRVQ5Etg9k4Hwbkr82vkHlJKlWrMKt5Ms7scOsCJDLUXlWwUr
Y2ODNn2S2LGg/F8ZM3EBuKkbJwBiJiW5TXIxe1trOgLZvRCLwWvhhpnvapxbqHlQKvopS0uDsrvL
3SUb1HjoYuJjYPcBLG06aYRyLBK07KDJDiMX1IAZGZV1mLvUfgtnTbKJIgF0IaA/shblfu0rDb83
efl2B0o2tExsyA6tCr1DFqzdXk2csTdrEWOhBbPBmY7jo6Hs20wRx11k2kd3E/xdRMTS3iwgwNyN
gkm5qctzloc+yPWkYp8Y6EfNVjr2lIMIPpfkA7FXarUPj9LqfVUxma+HJixFPoOHPNDDc4fJDaEB
q7HCPvtVL9SQ5tMYowfiA+tgtVRfROtJa8RbjFPh+MN4z6dyLquVw81/P73pS2ARCj3R98hcNeh9
ZQrUmRhw2uUAXjWT6JrTMWXbJMiwGlF+oS/bCNKrZWBChxloNH4gvFNm9nM4OICVELOdKAadIkzs
rAT/4TUhv8QqmqBvtLU/b1+QkqdPnUPVWahL/g/PKePGo/S575J8CRDK+DUld0ZemgX/fp+1YZtx
GpqyNPH5uhLzYOefUYwqTAfuJ4wEJYdcD87vGKLhvWF3V2OX2BEooEAxT27zHSeIAI5p8B2Y0NdS
W99y8QS8GHH9Fo2iCOj5FStWI7bpqM3jvM1xyWkIxJ0obIH0nzbbEczYRXEa4ZGbkJNRNrljK9nM
EkuO/LT1NOXuTACnp2BwCnE+G/d1CMSa15SZf1VKH2q0Wf4L+e3ewTLEGrgSC8Ibg83XYjO8HZ7Y
zbbW/ZjjnpDoapAfiZIgx9V+BsckKh6EUwvaL1CiuDbd3gRp/ctQve2GEbG4Bf/dxdgaTWs9ZymA
agLq7HvZaxmsT8L1EPKp7c5le4eywhwX3r1Uh25ZXA2np00mBDVlnf5i3fqaRp3wiLgw0V2o+k5K
a+UHqyNikHM+jIiXulft/V4Mr71vSmw9TZ/yVrGDfFHMHqnFXSHx3roGCPWwmdPHg5DaWg/pdMc0
+12qFS8+AMXzf7v8a0xIcZLjvdQ4upoSIgV8Y8AZS/60nPpUMZ98DlKw7pQVr9+ebC37REPAi2MR
tfbM2dSCrGzIMnuEKogtoVdzGjjO0bTRsAhJcKdCmkpG8RicbLcEWFC09adZGr0l20K9KL0zhQV0
QS3wPlScKvJaEnRIOPUBHp2LljFT/F9pbpEYzbFPaiOG1azy2tF/g3JoLo866UMxOlgLLNdjvbA5
nba64hcF/jXObIyFMwNgNpuBs0zLC7FsNsUiCEtOGWjNuspfd3b/BC1/17JAxBYzOgsR+5e5Cgb4
JwprmLFh7PgtmQx+SRLWR5qBXv8+AS+bRY5JT/CebsanZHqcAXrhiRUWdFc/tEr4t8Pq/XdJ7xKA
w7xeoW4k3tH9jAIhyuuwHFygsnEzwyejqX0yAMqdfknJuUkvzGMMxvZV6sdE4F0Ch/Y+IsEKZ+yo
pIK2ZjYIqpZPQP2p+XgYCDX8ylK3AXMSpoqZGARS2zvNBycaqGx0hevYBUKDrAeoZRi3By109P/W
O9aTXlLTZFUsO0z8I3vmTm92i3u2R0+QdPuo7ZRGXJkUS37J449tBkrEz+pVV1YED+yM+f+95NI1
7Fz9vVNBbLdZxNlwd9r7Ao42Mz/kIJrCEY5t6KXfY1u8KRiYfSzcgRHh4BRJ9qny22eGA4fRostv
GWe+Yt6kTqL6ClH3Q+40TTerRdNQRcbfTY170/R00czBIvOpS7yJrW5Ou2vsfj7s20PdHzRbzNPS
Cw8uGbB1mEaOk05gP2t1DNSiw/V18Tvkda3aANzFqVhgrMfVJDBdFHaR/LMZAe/oMPbBFnsuP7a6
HDYGqBGsMpJaQRwKQCQHmZalwR42+VxeggQGVmgRcAoOQBX1KfHQUGNnWMe0l3DmaQfOeQXtq6vW
SSF39647xf2BiT5PXBBfy5ysYG4ABtIp76jyGu42G1jQKo6jMA8HsjA3P1dR1EjvTdXTQellB08c
1OvqpfZ4tk9JM3csv90X83mHWNQQ/1gWh1kZr25gVhAUpXgmPLc7aFTybIKfJ8F++THUHyy+itwk
HgygSYjxWbb64dMgMwYD9/rZ1f7lvKg9GpjkwYnnabi/k1FpHdrcOzVt/l5zjxgJlkBS5N90OIMG
UZXSVU+5rcNgvg4IsNaJOlfvx+KWBlnEB5rmTb29Olswvqtd4P5ETX4jhPcs/4pqz7VHFPerdR5X
2YoHGTf2N+vwNZOd3/grUMIPJL0iJyk2fbZOmjMu3jqVRPNWeQMaLGFLtnRNN+M4eDaNNKOhGuLu
jF6HTvxGzfz/S1lLQh+k4l0T2/2dmPKg/uTaX9NPDs/uEVC1EyzIeE6kzSgdqZKCCMwD6pJBoFvS
xUjOomHj8c8dLcy483luXVfkEsio5T5sS3kZpfcchCaysn/WVLJqsYV8ag8qs2mQkd7cIRwbvfbQ
X0fw6Q4m56vENARLSZkSmPTSxtQOfVIDqYoQsjSMnJlajiTLqUE7JZr4m2ibqWCkL21mg1EDiWAr
4EWgIVjzpPI87cr6X91qk8AoT8cLa2Y6OL5ZW6Lcu9D7C/13PUQA4gdYD6MsOVDtx1ZcHE/l1uw0
Uj55dsYOwRZ1hotMLYulS1GqqqY0mE79Y9JWZDcDNyJ7zcTh4OygSvTlCxV0XFUPDPsYsU8+Jho0
IUmWW1Jnb3tPOcLuMJNC1ZUwyuV/9d9zsPVK745zMpVFbQwfxvaWUvykf/y05FlyhyGsIwGbusg6
XCxyPB/ySNQqBGlqvOYvJ1DwTwq9BnKFvj1upF7ddB6U5li/HbMikl4a1Hhj2TJ+5pxgha7uxNfI
z4Mi/C75Wkbh4A5T9jQo7vxsriL7pctllRGPznn+66UY+wvpByOwoyYO3hgXQunMWOS4xdXW4+9Q
4sv7kKwja+oAHiAZFlO5scnLZOIS7piGmrao4peKOd5Pnq+PLY0V6NFHq7YNmibd+O5P2WCsFDDB
OfMlBqQMTkD3lOFnZjmbpjcQVZiZdlPoXEWxTgjAAGaVtqyk7bkpMNMNfT0nYs/b+KEtBcsr5/0R
yyWETt3tIl+1X1gBOGQKSvq+bQaLfDAcGgv0qj5NXo+5pUrKoL3bVPA61n29aEqR5d79k2DNJUNe
NMuEZq1wQa15HM0x0Ed8sL3V4o2G8SOMa9uupyF8yXU+BxUUUTQ7dNG2dkSrqtD9ie6nmMcn5Qy+
7YmKsbFN5MD8qEirmFlAYcVuK3abZwHcr9IgW18MOtuDEBa1zNQlEVN3T+SlI27zqBmF91BBaxOB
yz4xboNgx3HKIwMFJZr9WQ084SbRrJGPHVMdMO88OzWxw0w8diCdwC67CdDKedDGGYIzXadzkVEk
qL3VLDJdtU2dydObidIA5S30pCFljwT6YEIP6o08UVhoauRROE7QzlyyLjGymjVpGMgjqqxBzQJE
eLxf20I2bvvVVrWK8pJ1N5Ywj1kceJcRTKyo44mjM7PwTlMMWN3IvCt6tTye4mObmSOntlxPvUsV
zLn5om/uNSk2jt7l83dk4VTpYL8JSIQB98KpMwpNoxmsvEnejuUVN14oNqGVylacY0FWxdY3A360
xAORGkZdwE9lYy2L6BW1VUi5DoJEh6Cd/HhqPyseiUSmIem+swuWaRg2twS3SuSUcJDbEUY8NF7B
HkQKU5uPRqxUYqJS0sbypyTdfdzy2LP6DqRchQR0ww4zcwDY8XrI82pW0AOkYVBjo2nxUpJNF0jW
WVMai0JX7z7Y5zjHR9b8kqr4geYIoM6dpJD8HSRlpB9ztA18p08550MeiU7gywNdtQ0S3REwcWx3
bvj0quF4r0+HLmxUKvm7q3vwr5l+XkNGvTF2ImHxnNsiogbNmY7u2TAEDxCCswowODdTb0w7kRtf
Qp/5ZRBfmB+lFsHSMla2o0RDVFOHtwovta9twtCl8nkdxpE5swA6dV2Le6zIWGmm9Wme+zkvklkb
UoTJDUWx4f4sGUYvxnzRbFVHv7AO7MCK6nI/e1VKIE5VVa2S5yLf0z1oXHMnIxTWDn7HE5HuSPZh
I8OcE9U+g5QRnoXZXz3OT76ZDa7TWhWAq9jNIX8Wa636JGRUb1XG6frrq/GgEqAyVsfxXZlWEVnt
RksTcAiuSa6gZcCsmGdOxiIe0uhZiOMet9xrD4JpgSm14ObuGruZCzl7P2wI6gQC0N7EIJ7aEWzO
I2ItBoD8CUvsXE2/sDR0sD9EfBsEW6uXKX+em3gP7sFsLdMwCwn+kn4k5mcN1aMFZt4KaymCh+6h
qKwfrWdNxjGzN5pQKuRaFkxVKezeJtJl8DbWIqWJdC/gw+UHn584K6ht2QYEXP80tz5REyPmmiU5
8GKInf5mvB51Ms+FatCijZu01+PiZRyBkDbbrIfj/e0Pxqzmv9f4XQQKaV+1YxPyvXEzxH3qoAvm
Z+ZVP3e176yfnwy2FNFrgfsiN4hUMRssR/k2vhTfRbZIEgGUbHgWkPYGC9gzer1TYSaQTegMVLMo
wXdi1nk1NfJqFXDHprG2kn+iXQBPj2QHLKXhkIzCdU7D9uiBQ+X2243+YVwMm/2HKYIiUFyR6/mr
rhvEGrEiesapDrFIUrR6IOWJV0bf/VYcJN/jokLuEIad1i275QSAhynAVinTDZ8VwuzyQd/W9CxL
kfYQT4K3AJmjTEatGhWMGoVlwdNZ+qGDL/+rZw6BGd57Zv+n5tk50zKVl9Qy1/j71ggqsTscLD62
Sx/7YavO6tPuMJpc94XBqHadbnEDFG1+LkwbtGkE2X3gkRe5b7bWsVKVLHJv4exXAeS2dAP39jTD
1vyo58ccN5vG7iRYT9IY4ABL5cOnPUvCUPxrIBRHjWUqrZiGoDVayIMtqBLKPStMOlpTBBFiIfA0
U4GARlMfK4ZI6ZpbucZgJh2XUB7rkcbJ0lnWxap8b7xYBWJ1mjdGGd292PIOMj3CtiaDi+0+YDi1
I4c8DpxuA4xM+vcP33rhGccme7TubPDEYY1olCNwqYRynThYBVrVfGtgB8cNQi93lj7gvZseqkXJ
RWDyjZv7IhDy+FgoxX1XYihhXtxoIb1/43uuqisX3QY+L5hyrOJfuAZJJaZP5I62Xfm3Osktk6Pp
lxPCZtkRqXveTge7vZVfIX7HseavPfcw7r7OAuJD1W9YYQEXz2XPR0qeVsrwsIf3DvwzNfttMUHN
P54LUyo7yyr0tzsmk2xCFejmRmoyLn7vK7yBjPaNqSeZBtV+uZMh7ZcatB1cIXKA70EyjdRUgeI1
Fa9cADbPc82OoH8L+FtA0H3sG0zSGRdUaX4qxbaSCbTTQ4KdcgWpmveCVH/ZoyzuuEVcMJrVQLE9
W9Fgp6N/okyWsH4REkzt2vh4VAcOJCCaICVaiXygbZ7m7OcxAki+JYpKHBMxtlO+2XVCqvdB9+jQ
shcNq924cMC/wqqLTYW6wiS2cC5It4wJSZr+4iaD/mHZaxTlfg1cEsyJyKxpNBXDvzSNEs8ND+qA
VEOixA9JbEO9UY+77EwFJkZwSx1I6JQad79bAHvf3Ca8L2OFX9gHLArt7Rl06DfsJLWvpwdcrhhL
Tklzs9NiPw+KKWR9+yNcWwnrjRuqPp2XoReco4z6HmtaUiMQwSADk6sLCTAvSH1+qCMMoCyb32CI
qkd7fi2VHegs+Uv+NP1R2engkqppjCiGJmHY4KaIuacWgAhnEkq4CQdudstFcWN0ZzuzkvfzTLOQ
Mmo9kvGkg91nx6MxLF/vt05Jro0Hyz6jJozjgBxWm+90GniXtILNZbjC5ztgmZgu+z3BnlYjNWH6
QbCt43BikSeFR3h1wkbpZKIVr9dhfqRseoiKU9vMXhVenolVAv6gikHhL1ROmCXcZLa8cebUawtv
2ObpZAhcLuYRfoHG6oqKvQbu1hae51xBSVvLscDAbbehYGIKlnbJ2dDTv9+R1Wgw9Qm4uW/mkkiB
/xDXto0VxSWymDheHThQZ/iQuuQxbHaOK7kqE94Qm0vWns6F2c/WRnXyut1HqtIhitMipxBsph1f
3s6ozGvgVjyt2Zz9MlMAf8q0B6Qhnd0z9I1u4Ef38ulbJL6STfttuhlQwyNhI+02ORpyCcRcS3FD
hPsSW5Gbpd9A9eiGfw56KXcwtAkuEpN0IHP2lLITtRDQmkCHYmg3/ZcH4u+HbNUHv3up0t6X+CfB
upXDeoFR2cM9EMk9C1ybU7JI6d0BKCduonEreBfd1uMbcfs8yZlnhrO3njDWlUT8WEvl18/iAnLd
LXIZHITtcFyP6QBSlKbecHJajwVp/jygwqBH2JYkB+JmeemotSZirU4zwDYPERhRuJFjc89cz8dZ
v4KArfpJ1uKXdN4C4KHcm7s/arL00iIQduMzyB+7Zh0WfrFu6sC3wm6hDHN+0amgLSNIhREDFjGT
83zMIl2nmu+xoCGv1mxC6fNxoo/Eb0YhtjJxDm9XLF+ZaAMEQzESffDF6gwE23VmZpXgtYUFUwKr
Bg+yde346eTpvKp89kml3nsgJTXvUCifKiePFl9/wpMQ8SiW1ewJK6YHucwLg2InLzTNsJy5p32/
y7WDaaS5JXyF00Si6Yhh6hKlM6Hf6pEqGRSDflpSPMwy1nrdi/eM9OiDpbP2naGNI7E0FXWSuoIp
KdklYMISPPAwYkqqV/+suyESd10ZfhJfRRSIPjngfAUPw0D7VYshSvewkwOfnmxRZMVzkNVXy5nI
PKVORCp2bTqqXyMoW+c9KO3LiUGd46EqRyU51B8K8Ln1kyx/f7dwsyjm13ahtadTxwwVwCEoIfxe
fAqiDqty/DyqKbs7JxITr2NMITvhmqB77nEOPUV30aBF4xkjWyFOulY/kpCxpX3vqnu5pi3Ssp2/
Lx1E4B6VbPmq5JXHDFGNcRHxrJj1iPnWWyL/bcpr5XI1qtsDW9nU0zG1Pye1lM2WGCVykC4G2j08
/G7MXcfGgvwPt/Lel2ap9/HSVnevuRpMI+G7nfrrt22ZWVNpoyxbNkRgp4OrtrrCG+NSOq+40ofz
J0EfszJtLxCrFpzBpcDc5XxLFWx3Nr18luvHfa6o/mvwA9ZsfZD0YVz6naTPjtXftu77jg/QgBj+
wZEnyPk8dOXZXva6NaC6TJmXybn3FPv34EmzuxVZ8St0+rUTmH4626CnrlfNbjwV7HjyrpQL9l+K
7Xsb3fFkvHqMiqCjPZBHUN4BY2tbDUIi5JcNp4r/Cn5/CnZQozHKi0Xc60dKxV/vmZDYB73hpxxI
iOhEFRmYW4mOp6A33NOc8bJv0XYLOHOi8edZjWo2R1+Nlc4YI9aev+NfbDouMwHswaKezFwi3iXS
ZEJo7UreYoUTHk6tbzrSYWDvd8QTIlejn5FWsFVTUFcpvbUSDaPb4n9Z92HiOO43whm/PB6osOYw
ZqSEfwnZN0fqlyHZP24j66FXMmYuT5Ri5ZZFq+D3fpigmrVFwjxm8z4g1cj9+aCrA7LzifBArBTq
ISs3+JZLYjGV1yqkgbCzU3NxS4/lDs3G/vgAQ2oLBtG3DIDYgrdXrz2oumejlcjeyNqu1+ydDHZd
nOVhSy1nQ0MMw1ST+Lb+beO9Ir64DwfYL9JXi9lzuWL3wvLpg0cVZz4hALTxytQvmvqHycPuLt8G
W4iiT8H18izB4C4cUWTpNa5S5xQhddhQ/HMHOpyVzv/Mzx3w2BV/dUD3llkTO9kK7lIpIbs7VAyY
ygFCNq3obGwmpLQaptRIOOdEDKcTh2/9TJDaSiw/lR3RFK5n0WhEkcH4iGfFxN3vzQwAWKThHmKi
AO62x4xm8yCwf3qWzy3eZSXa0HUxdPT+IqlOkaDX6Tj82E6pr5AswUbFn1oLHN3PRwCo6f743ps7
YwGMfBlhg2/xhDYdVZye26eggxp+arzGVGeB6ABZxHe/QU3/r2UDY8k3Lx73REymy1j18zrm0EKp
Tvg6HUSDJjzKQt+Z6hlPlDVgQgLh6nJ5V2tYhoakOmOnr8baWtKMvXKAnogE4BEBXmT/ZmGGmtxH
4y8hEqGjkTwh7KPieP7KN10pOt22Kn5Ouuzn+tZn1WRKFUzPRB/L3e31Xb7HVDENq9buHwmif4C6
6C1ihkVuZOOSxPsw8b5rcO7edQyb/yK/t19j/LUNnxQ+e+ALnsLZ5bHJmA3oWEyeWEB7b7bgJ6pA
a4VuSTa8gHlbRUqU3qJA/FVPPKeqbdQj7DK9FCEPWRe17aOxyL14p/glOVqkRGcAZFeuA/9o6zUD
fD6IoB0GuXKq91W4FDkrk+UfeVveu76WuLCuADt8bJE5KUKZPpfT53IFlAC7GcBt8fjjg7VCE/GZ
n48HBJKV3z5BLVfuqxWSKdPO7jbE+4NPQ3oEphYETgfFc4i5ke4kXxBT4pu/Qh0fv/ejxR5FRcSe
iFHxzp3ypgF87Ao33H0cHlYBRjOyzcCGOQkAVg2hARxydMPuKsbbVKnNIvUPF56IqQX5LVqvTWbB
GTrGUegFlVFsBw8GyqsXW+o9SqZkE1hLeLkNcQgcVl4h4ZShXmFs8+9lc3mDA1hxSuvwzJvR40on
+yeb5gXZTXsX8whdF23gLq8XbwK3LFa9JK2uXIGlGnacVavHzamYvAMJ9a5SDA0goDmJ5e31wKjz
q0QQunz0hXuCb4kjgiDA/4zIhLjuk/rNAT/J5Mjc7Vsa7CoPBLsFuN8/BQAURyLUDipHamEPd6bq
PayO+wfc1CgwMKYKTuIiwYhBYHLjsm8CBkhHsuov9ElW1+AKEQV2oDPbFYJ4ZPynB54sQi4kgCN9
iEURvjr+1Ig8luPzG97wdDsvfr+ZmATX0oc7ZzqvK2O+rtul3IXmV6c0A4V/5nDziUl/BclEhQRO
gBz/m9PnbQsNqdiaj5CxJZ7YxKZn9ZYKBoLRZ1xNtgCbnj2AQMrsica2UwgmX9CCjKjhJXkCYPtA
spKaazsvVC73GDc3eNuq0AYlGHX7NcaRTsLZ+Gik2gYH1q+NFamEtSLRwnNN7O/fSdIyBrHh4GpT
6UBjrnFODztJgzbZEyc9POF/BqIqNTiIPDDxUvWbudJCyXPUZFdlQtJd5M4OoimsmeW5X7pvBfTf
sbaGOKBABzIeSXM4apbhYOxjjnHoXb0jZEHOrRuqhcQzn1451rzXYtLOZgofSxuGtLyq0TB+Y9FP
2GziOeK9R7tWmJFLdRnzRyYaWvN52MuhG8QFlWfJUUeU0uyC6P5gwM0qy87yw5fNp4fuagETjMjZ
WAa4KBYNQ/84wnDqEYocEyPrrRTsJabigCmlRdUKRJunfcvnZDZY5GpS8ZDqb9ioufk/fubRgiJG
yZmQFW5ZmQTSjtzBwRcVl9dRWfaCg0wcKMV/Eq7d20cUFvTWjtQBIfkgpcNDgd3voK27FLq9LPWS
iTcVctMJmg72vhEp31+WbV7333PoxX+gjA4qBfJtFvX/ZDuIQNl5ctQJglz/jpfrrLY0NpB7KLgK
Y81St6GHPR34JxeIgVccIbEqf4XCVaFZHRaZOK/Oi1/nMyngbrbGHeCPzSNxhNX7OkMr3qZuzD6l
RNZdaVTuyP0rvJggEXmX22jBH5MbqYQjwpERXA6OYHiHMs4U58fIVzMz38PnC/4ypCykagLC+Brm
gdF8xfFhIk/iDhbGFo+FGUEee0lLSK5dXO7SI1aE973s34H/W2JCPRMhTqa6NkHVm9vjMZzwWU3w
Vbx9EOglwrt7MGvrRV66TaOZK/759Hn3DEZfCdol05SvdN5kFwWy4M94vFHSCPeH3yC6oFLAxcpN
2PW9GVxrkKEOmOeyCkscEeMySB1n1tlJwZ6gx2udpVgmKi+EASMN03SON/QqQsjSmvW8y92SGFuw
3bOhAaKmcuiDdCX5R0cTrZ4044Mh1MQHdf11v7MpeNOK273b6Lc2TCS3F6JJbHbN06TSaJWqM697
7GOHJ73wCJZdLPEOp87SY1f+VoEzbcVI5/Y7hPqxpnydf5OqulOL54mqKxeQJ22wk85CL9J9hL+w
KGinPc2+H6lhSK6KFPMlDpKe+gWxAgJs8nerq/7a6DJRoeEj9adiKPUMtdRN38/fUCZ9VaJYnK21
4qVff0GIYCtUQma+ofo4C2+2WrZKEpzSD8mnQD/oRYkXTfqP0F31jEzXNqLdPJsQvI9IL7urXQDh
7rcGdg5aOAa9NLRRQwTUvaG9Y4+kVhPIz7Q836K7JETAIzhjzn11y2QxXWmTfhM2Gz4ECSqQ9N3g
dmfbVZLv+mkrY4mHwBpJEkTs5omK5Ocepm0ZZKJ5GkGiKY8449K+1R2mxUqlCNcgXAh7W9y7rX/q
onhJ5yXPRRCy3KBt4FSQVCSnuSFeUKEECqvAOtMoa2A4ug2culoii91/SnZBe1xpc/PnBF3O2Yqa
R8yrm+BTRE9OUJWiF31EyyijHtZiWnPzXkB2WzUWmSAPJL4rQ3PawzN3g07PvxSAezqNeUVtR3bw
FQOWQ2Y6daneU2OEj8coa8SsRJMPje3jCSVFCEM60Ne7mokVB62DmfdaBBn3Tk04YMQiQPI5Fh9q
C+kclq1+sIA3nyILDn4vRpDbyXKBeCOgi7+BJ+Qgiz0AseN6m9d699TsT6YilyAq5lG3lequHowy
QnkS5gcqzOwflFV8QV7+tepfYVF0hC9WDFUGbw2UauJ8tzkaESAYczFzLx4ulKjn5aQ/7U15lcSz
3FS86RKdzMlTijoNSlmTDStmDTyMAnq02Hqun2GOriVuZYpUOnV8TIepphN1yb5vfddQOCQIGaEQ
4HFaD+9YWm8l3wZIAD72NMYeDklQ6PqScnq8vMtKNCYVdJVP8a37kYp0fAbj5L8ntpc0OTWHBFLn
2QskaSetFm9fa/xu1wU+QhFAKdkAa1ZwrrbG/O0siLTr0t7Oc+eu//l2ZaD534xfZf0tDttYRjw7
nxI6I4MIF5ohvo9HsHve8pHUBtkhTxuivaN2Ye/Qs0GxxGuvbLnAdHQw9405stfKtCpmffZOqsBU
wwLqThpSvFkEp8zZLbdNX5KCFzFPytNa0lyitAJZJ8vf2lrJTDzdFgcynTulHt5Qgjmc2AHBO+Dw
028OmoKop1ltyx71+ANCOqJvSRmO/zObaf4NzXlCsjYqqRvfA47v7WsgtHs/DAHNiP6VLffQk7FK
zbKoMetjPeFl3tOUoxYilwT2Y+/kbB28AjpV/2/VDt5Q81UPg7vcJAWq0+HsjM9UMwi3tZeMae91
eu3Px4G+BjQOHndZ6EM+F3ruDPi2CC2gAyjGm+js6bHvP2dLPGsbhESbYHPg1IBMv/BR/OP/l6fH
SjOz8VHF+5oGI1mb+QrP0ZT+U+arbZGgRAKiftNPRa7ilWAZNJ+fqZ5yshbNOCSIx06X0aWePI68
JeXEXoAoWUVeOjMyJ4w6pB7qLDQmrQ8JQXhvdIloIve3ow+A81JekVrmSFFd8wphyHvR5V32Nr9n
YJCeJKUlP0eJDBjSr4hFWyCszrKh/p6uKa4rdHsQEcuYERWpF2S8t1jnzBt56WQ4cHhGCxLNADgz
VnzzrcfIdzmF1vCP4alUH5jInp4zjXQR2gOjUV7g8YUW4eFJcOZuzBnQxYnVfaMFjFyUUjlvlL/r
mjTZuBBfYL9N9FnyVFrOfRSXn6H7U1rUcrGih4lSw9GubGifkl1/yzEil865xcif14nuIJ5YbzRi
u5PkKyyGQ0Yrg+N7h8lsXdCOPjksOW/llKPx+UfYUYVfXZinp0VL96nkBN/XfXMxIWxFq2Tcrury
S3AvWVz6qpBK8uzXtNoSjEI4Kwysy7VfQDMoz1RuyTXm+0K7yp8hJWJM6QrEQTCrgRc+oQrmhEeR
hhtY34CzawjyCC/nx8svHlkaZgJ4ccd79/VFfyXMR9ZSYy5dqvxKzHpxHJWEMSN2XaJF2NI7orxU
OCsBcaULLPDRF00iaer05ku5TQCAUgGGRH46SN8gN2hQ4sGNgLjeCdKMrs0H8FURIujjyss1gJRk
2AlEi7a5NpJ0od5VOtghfA2tzkyYsTjOFVsP5yf+s8HZMlFVp98tuWloeqj5q3YJkIKJDN/itW3D
JHDfAvPwcSppFQF49vtainFA4Fpm8HkG+dqD5+4qju1Z6Z/oi/6MGNXzl7pfd2Tj7PAhK6dA14Dm
S2ZczQmrt+8Xgds/f7OW+vMJjWJbEv89Ejk97xfg6d5d641Li3cGdrsFbVaDbc8HjzNd6Y2IRSan
dofdi+FTgdL8wgwCgdr3mBMgWHAJHEyyFPf5EcH/k5vhA13r/pNLJCFzNHtSPuI28hHmYCN36jLp
dz793KrgfP/jOCzaqxgNr0cEEFiV+Od8rUdsdmcno826EnR5Mhw3me5ii78p/xkx5jUOwlvlIHZX
8TfrBxzJiqLXtYu2tZlI6pEPIGucnXKolAA8h16zcEbsBvKBdjJBpaRxfWf4qZG4mfXt8mp82bkd
Pr0Cp9NmKVtfZe8F43GRlg6J4mKMdGjMaXBlclFur4LhyPMoTE6raxQOZkMpgDupVpfAJbgrpvv/
fUTnFoatmv34yDUcN8hGkD09b1vvYpEC4xVNQNy8aL8RofOhKmcdkq3/VjXxgbhUmtSmhqiVg8B+
DXGm4zPnjZeknGYxInRoOAp0fInybaZDQMhEjCcGXROIyqiDj4VYmkpQXeDO8a5d8mYGKCrW3ag2
No/Hw5S3xt4FUXC2IyTIO2WI/dz/PvY7qK8tZVL2gZ+6zORKJRfuohwj/KhCF1BhpSd/XD2j1lNu
Ffw3dyHITy/On1dPL+WFaCrWc+b8YfB6sVqHYt0oJ0X/M7vjErJEpf/cisQCCxqjlrt6DJhuH2mH
aOS9Op80DAY7Onc1pIAxZd6olbYBnZanNw6ufANz4tX/Zmc8AMOISGbBe5ATTODljyD36/tb2rnY
SEseSiH+231BoFsOAfMIQpPcJfdecpNSL8WkplABJEUKohEHzpAzWE3FKSIWgKjJlFs5WcRuL3Ek
Ze+QGgOESiULu2mPP7t9jnDPY/gAhXNcfAnrKaHlon1pKX25CwAgr6xW32f3vAAAu4eIgwnMg1Gx
6arJDgGgfY3aPExGqMiPLpuZjBUvi55MUOZ80bkmf6ES3r1OFskeGGPgsdtRG/mf1xNSXdVlg+Na
CpcLlKlqTOi3XxHQzXMY1pmH0x+Hfug402EGre7HaNXyrXb1S+xGgk0WM290zScP+MtsedpOQ9ev
hN71VwArOdYPY34eStMaqV7FjvXSIif6Krdp1PfUF/yeOrelWUt8J6C+/yVKrsDS2VvZUezsJWsn
rqOF6UvK0AnTFbTu4E8tF6o9lMqRHb1/uaQ6gWvG9eRjnSUMry0iLUv8cWvUROxib3QgKHeQ8lG9
Wi+55/HhmEwHBh5bcR8cf0fP/RFxFpIOGg8lwAQEDcC1xU6TMUIrgx7nSAhgJGgEp5Qd5ocgNpTA
vvzbHOID412OjQvqSJ3PEG1/FcV7mvLt6HrrELcMPkQYkYTXruwHp6kBFYp/gn0in1oTS/THhqIC
HWHc9NMBBKo8wPMmubjkVcux7YnTq6jkfKH9575w85rmu3zdn8WIJbUbcOzwyd8nvPVc+6nKE8n4
1OZsIO+BqEv49sWqhRXIIZwvUtQ1A1lzfWO6QC6gLJKfgIkyiwrH7mnltccDre1y3Lc5dmhIGTaO
B+OYZKiF+PwqxCYnTuWPb91Mqmi4vaF9NjJ3rw6F+aUlCznXjBBX2+/C6Waw1uiiV2ON1apARXdH
m8EjcVPeGQbgmOzFdyRmblBT5fdm2L3u/WQ7vf/n4YjVETU3vsX6GiWxU3XPtkvYDUx2TmogwfIO
Hh7mqq8psRV9X/OoFa8jyCRZA2mOYOe1FMqvi00kmiZKuWvAdXZqxKTY0f7JaxIZmQPmQJ0/0inu
YpoFmup7qVIuc0EYqAPyvLfCsnziB4H48bfV3D/JmPZsNXHtLTwI1ifCZgbeQoETKeRhJy3hC1Nz
wqkAxYp0vpmy0Y41gfD+FFzwGd6swTdLKFCO5b+yKSEH4GxfvVyhidQWG1O93aT4vfmjql10gJdw
WIMB340AMtEUgGlPrzraFsi5Nvh61GnkWzwE0PEi0c1Dl47lFftDs3yBraF/loP1vF8VseI2ZVv+
3RJK4Pk6rziMi5YTrhzXkwYM95B3u36H3eA2B0HLgZ+SFSUfvkPzeqvWO/fuvVwwEDM1QQNFwaUp
hz8zm595+A962Y9wdOe4c3XUxHF9qlPMtIILC3h0AVqlQTBOJtWsU/IYdbnIf0dGArR0qwJj4Rdu
CgOiW/pOJGXZSlXDjTPqqHgCK5PJOnNUCshXNXLzNc5lveYmFs1iuH2GMSjmG/AvlWNJ1jZJmzMx
CIR25cHY9hkAOneIOeJvfAFYhrb5VF7HwEF3+4R8dZl5HdTALRRykUg1oN1/h094KUWiByrt8i2V
blQGXg0elZ1+CizuIvEHBTTjGmxzZ+oBMLyHzI0FpsgfZ0RUbx4coRZrrvC4GJjTpilUAVeo7Nnu
gTbIreINAoZnXZ1LKXMpSM5Vfcoay90gNF6jhd166BfEKRcbHu/97lysRQbjmVegahvWTnhieSgV
r57q8AipNysb93ciOH8Oo8/wK6dbZaXEx+CfBg3iNfi9MxrUktdlY6KAcDcUmNVOL1k/JJtxTKVF
mc1DD5rdKLrUUd3RHPfAqZiQ0Ba/A1LqVotsbqtSzqO37UI+OHp/nzzl2b+g2OPQphFoPHq2s6eN
Kt9xbdsLr6HdsM21XjvyfUK6AHClK1NC/9tQ9KQj3xoG16lvZiAlxUpc4J9DTnqp98LOCmOQtWyr
dZaXAT436IwBhQ7R8XcH6H0yL6Hwzog3e+mWBghT9Z3T5JaQmZQ3NJ8SvD8FdqphGCNsP/95tvL2
KYp+voHMg5olfLiZ7/pjtKkdKdGgpal1aIFJzmGpo/BRACbsI199KS2VClhd2MueuC+VUCsZZads
kWibY3PySckxVOiLb+0McyOT6u/g86F6t99VpVpCJVCrUzczFnvsIML5c3Ay3Phn43YzexRsUgYF
cdQOs44LW2lmyZxkrDFQc68fsoJAGXeM9pQyntQ4f4/WvXcnQhXBvi2Bmexx4Lb0swXrbDO5ySme
STqWNMA5phtLgj/7T7jAGGQ0POHw3EuQxOfwX56veBmi8yQyXNn/zVFTiLtnzRXpiSs+3lstQpMY
KS/C5lgsi8ABv6nzCt/4hrM7py/ZDiX18tTuUeoo177Hm8MSDOI7oBBIpy+zHo/8x6ajDOqyADWV
qFYpSfaI2eMspRK/4LftqUN11ed/QEoqu07J4kp3fQOPwiwP5oNpiLoOpMR40ZNHgoYcuBjbaHT8
F21QZkLMVdMEA3qlK6eUygpimO4bSK7QlRazfJb5FqGNbmJuUeyxdMJcS21rY80g8Canx63YkObm
ipOx6azf1fJ5kJ3FOkgo80WuyjOsEDXdy2RBWg39/2EoPzTLgFgSuveh9kClAu/HD9Sv6MuGZC+2
EghXhXmBtSGiFrK6fUe9oYhAndsAzVRdtRtshRwDyLg/E0xQT8Ugpj93j+ttgqHymooz/fNpKNH8
k86xIchUkZFXY/b85cw4bfCQMxGMUQ7tx843daZHBm40iTd1QjYrdgH4X4/quMTGOHxxmgUjflZf
y5vjVn/xfPwv70u9fXjzEH9W83V1R9LGmMbG47iIo+3RAUR6O1Za+8HbQUtHuEwfmz5+ERuw1LWz
4Vfrl2V2tLphdauFlL/gQh5mWIHI8qWM3URCcqCXx05OEVlOxDHKMIS5bnJPeCm9SqLaDxPiCk7i
RxdQoNxRZcIyKuZxbAbaOFNYPto9DsVYgJ9fkHmWHA4Sj2Tg+GOdJP+ZbloImSaoCYvMOiR1K1Gd
2a2+0sUGX3QELDizmvhTenm/wBJstcBsE2UUKJC+dFRm/RK5e32TaK9vFwFUDYDbI0kPKDmmiLFk
Mudgeg3KXDtQ/zevbRd3zKYRzdLztvOOLr+Y+Jhwgc/lX5b1uQW/z3IO6wZpgqRH5wjF4x+WbEjp
5NmoIZAsAUtFTXZmranpv1ByuWARRqKj53cDtxPciOgEjSYnoeIg8HNoC9bn39inAmtfQ0IJCLgO
J7EdHwirgxG6g1JDDbaFkHWdSATpwBh3ffwGImIR+XnPEzT5tQkuglBUkvc9mo7DEUbYExBzqiFy
t0pQ5dnaLk5t3/S5TBgqqMTRnir9dJ3V6QxBaTd+CzPwJsorP0p1cPJhIouLw9DzwvJDd06l35kr
d0MqFZ1z9RuTx1F12mEjgKDV8TiL3bMgzsYEWDLdGdjX2E8Em/BaFbA/T8nyRlIwmMTGpb05rPbD
XfsiJiOxCEeLsOMozS0P019rtWyAcFxgOBsxH90YLslMGu3kBg3jSWqHJ0JWuaKENdlF0L0qZGEg
CZDz4IXXfklj0TApLrpwKWfVspN1A11Sz77AibB1WWDsHMSfObIQ/ny69WG+bQ4mo+dnbwk3DXg3
xDGIA3AyQCcGPm+QslHx+F5AcB9gM7VeHOZkNZ0KwjVgEwfyCm0lp1/Xxa5nGB77BmJhgx4KB8hW
qkbYYcZdg8njnOuAA1LEEE7QZQ/05HtbvZW77W2l8YeKjXdrQ9JWjtuv5GlxrU2u3jl9kH6s+0lx
ZgYVOJRUC5c8Xj6j9RKTWH7r5qMD/sPZl7ynrTZn3/SNgGs0uLB6Z0I7Ugb3UAR6KvhSdFQmxcQS
VtZ7gWm+BC0IOb3DwM9vN6JuFbKxPHdoYta57zpcWUKFeEGsqqJu9xVYQQGV+y8oJSxKnqCe3stM
BoUYXFh1N1T40YEe5PY6EZTDGVsYXRHIWDAeXJYfjcqJ2uaautCk+Hi27HUfhE1iy7MX7tek0taj
SiADMHvpuNW/6QnoaVCIxGv5VjowLbWE2v5EDWi3Qp5Q+1PYUKW1sr61i8vqlKlJNLMj7q4b127I
aOikSr7JooL86cLtPaZ4EVpOLFHLLjmnIDnm3skjhmO4tRgaY76hZ3DTLdYM/Os7HmwvY8MdfX2B
xDp+fh9Acb9l66MgpCVBF5cb6fzYv2+L7xzYjXh9STpJZY1l7jfi4mKdk/wd5h0wFofYN0ox2RTK
EkQKUSbPbCSdpZbac0K89ZgNyhJjo3mDPp/ruhF0y9HcdHuYwGuIZWsNwPFeGPUrGZYaYsXSHdik
Py23aotimC1W9NokHWB8sl6XMnZ/jqhsCEFHgtBY5aUPwNQkyuel7/vnOaaAdpk5MPgqdugRCFci
HDtOxcoUhGoK+tnTzFjzLP6frTaadtIEI3OkCYOO1oevgjujpeFlIP52hUxq/Rv+Fvc0uKafPcQm
j0huhRwTfIpDarRNOXyJZL2bd/f6yq1QZAj42KZyyIrtV5vmx2tCUd9dxuRHNro6yR8ntZ1mbnL1
xzD7XzTscLR5RDpa2RSlzOjWGqeGEir2oYk9EpMjmKYmjm6lXacdrmsaoOWHxmORIzkcTSzRnpor
RCN+vV31H6Iw/72DPYgXplgTDdmSdLP2MTXQtJSvbCMh6DiH6sHqmEsi9eAbfZ9um/aZmzvqYFjH
HRiDE5r973ItMW6WvZPbFZcGh08WkV1l6fXTg8tXA8Z6ARh/pn73L3osaRFpz1tlmqfsqmoj0SWO
lJUyqcqWxh38pnYoVehk0xrukJTHBKJv5uS6D4lgUlMMypPDkPU0tYokgly4SakppTeXx9h/Rwje
GztAhXcIr9p2Ms5slFtEWcCoHfCdHAoC5rjRPy5QUa7vWcEJ9BpLK4mUq9xDJNFdwy1ZItbLE+Fc
klXOOMxy2WyWYwPY/g5ADf8fPd5dJkS7jbma7hgyveipxrEj3iBrjslglHm3x6SB6e+D4Q7kEoKq
VlkluIelveTx86dPUrVNlsS9YO2dMbKHxw424AfTtU5EKQiwW7Fyyl7NbIjYVZmCO52qUDGUk0Tj
2HV7jX+SFPt8g7P4RcixZt0gIBU+Zy5wTt1dAeFEiuit0WM8C5SER+oloHRxAk8mfzCs3wSHnTvK
VdBiwgvYO7Oh4sfV7uwuAf/oCjUgEgesgsm6DCjyLbUhsfc2Q8TJtrfHHLM3KWNanJuZFPLnfmsv
yG7ySvGdwtrN7XDHYVJGogjY9/hZUKVfhFFMTsoZIxjmo9louCept4f/EgJJeo8Djvbvn9WgAb4B
toyIg7XqfM+AQbGloLI6Zw81tGoiNxAlZitT3+rp9azu52qSoDZom8TUE3EFG4pULO20vkYXEM3c
0v4ybaEUxecUmjs3g9TGck/IJjAF0JdswlxkozM1WeJ+yp0ZEHz4izXZ0YvqRUFuNqRtvda5N7TS
yeWRDNf7BRVWOYCX5pQJ2R6QopKeNKrb3dp6/1ZlnDV6ey8OdZ5enIaQop2mWVpv1NGRJTjgEe2K
hMTSStzyEpS8HSa/KKznc/VqgFMee3njmKPRp2AISVrMDOvU6mfDJ/JH0birQewA27bhdkGZALd9
/2r5S/auDYFBxgLXl0LiXhudObY+9nJDsHh2VPnNr3vm3ymXWh/yUf2u0eew0H9Rnk3h2nxIY9sO
etcm1g9QGKDlyHYBbSUk0kdKXk8ms4PJK+BtnOOJbcdqsVqiuxBYQ0Z3DRKvyOt/A8APyBaeQZ3U
LhC9tesYabFmvb9iPZQhz7yLF9lgnhYwz4Honmmq0Owcu0GBos2uj7seXeLgx2f8qdKyCjEOZcUH
Qh5k3rcjZ7GcsNhDn4K7+wBS3oXvhquRn4aIjWtmxB61EGTGZfdBMy/kG1JtTJjY02ncHCTP7ufO
4Nknt6ngiSOw7g7PBKXoarFkb7JLF/AtwPL4aEKJKfuTlt+KdycZZ595lXreIIJ/DHOWJ8sVLuqV
uPqFC9cFfZGc7AGNHbuXaFi4fNU4o4vv/uZZGl7BLF1sOIKj6dXz0K/cTNr4pKZMrcn5RjrPx3sa
4q1bgDMCMCQxRWNOURVxpeZOqKNuyIH7s58gyp4Tc4Ir9AUhypjQjxbDkR4fbyMDn4uzBDedB1hO
Sscm3guYqU3yyCk26AuWquybIpiyelAPlQqQK+Yhfs9EXk/YIlspFpR+JXaRM8ZMm7+kVeJ3hY2b
V0HVTxRajohCg9nFQRvTlMKcAUZnHZunIOwA4uLNILl2LVqMTKL2SnWNLZTAxff4Thj3uEwjiKmO
uBjYxfPU3NZhGBF7UlwLemxGDzuKdg31CqdNUekmQwbwWkU2qGeV1bjIUs1rH5GnUy/ftCMrO4uC
ADh6S3drnjjYQioqxg7nZ/my++u0yCQQmPBs3JtZMO3gBxXBigm0px1rDeSVuLlAJ10+z4BQny8O
OxUP2Uzpeycdm00pWjJxW25cV3j4aTDIOEisJ2Kl0xOz9lYBt84jdYiCx2NQYFKDJfNlSjKqC6kl
efLSbfYxvSzbMzoZqYbb0s8l3GNPasL4rJ6Z+tUqopFCHZZU+Fa/BZ8FETiZK4kW8GOl4sAoBPwE
wT9ikvsOzhJlB++RJml24LKu5Rj8xOaLy9i+lZROaK7HNEsbt+28MJ8oUls77Kf8P7SjbCBq4wt6
TkTCt5hrI48CGjHvX89RADqF3cn9/4HJA0tBvb1h7NRBpM2mfKv0HJYJoZnPdrPMcTTER6m/o9Cf
Z8sd9OdI8I2hAr3QqHCeKGALhjya5lO7JW/Uxoa50Gs8x3yBa+oLxcZdNo+KQgC/VZdoe5NN9qdk
Rb4pO2nThhlG7AcEPc8Rk56R19ZY2jX6aBiMBgxvsMrrVvsfO1+2PFYEFeowGeqdAbyu6P9Sabsf
b8OQpxuq1rVoHV76+wnEmxqLG57s/3PKGy99c6XDDJo25/lpz8j8WXOR5VNWz8icDAk03FAs5Rki
8CRus1pH6RHjL5bw9+j3ygKhbkc6hgOznDcYoGysmyiZE3sYiwjIuTzwaZpYBBVsMD5MQTt/qop7
rExBSUVj81fX6BKnT5od4vyQFn2KdaNI1z/akyt1J4LJKWCe00LkxCJNOzu7p8RfZ01mqAYVv+5U
qdkE9xrZkZXUxJYI5huS6vDuG9EVgoBEgwv69d5Y4osYx4vDyWjuUTF/5SynVK+ZBL/aGu1jHyBg
e6ffqUfMHp5CMW958GOFDFZF3JLmAbETDXi/utfZyDV+UxRRVbfT2wmEZQbbgrJr8+hK0CMW83R4
Yiryx9PrKxry8MBHqoOmvOMZCQ71rKogllBrXM4r9GNfJaYDpmwN4X3S6zgVKEZoMdml1eLILmDb
vbtlvbLicOpbAHU3R9XGCC80kRgEEn2s9h77aPK4Fm7nPGuflIK7wtdtgigygkGNrwCkOkJ2MZAH
CDsLjJOMvJdbdrjy/rtTjTHOkJmdIO474SeeA0Nly80jt/aDwqgS9ehnZjYgrO7BfuTsabVKhoB7
6P5PFGkHep9pZQAp4lxJltLFExe3CpsOUECjUAJkFmXAXQd5ib6peo5YWRhQBKprVCD5Q7ymbKl+
MnvYwfaryWvkgUu/1htz0oIzM/fnpefjS3gZxn98eFYlZLiE6WgBy1NqcjVttiFfjF1q9T5h5mrn
j1WqZaQtIHos0hDBZ1tKJyOG2BG6jNCdSQ8LIduIJLmEpd4EWrxQsJQy+fTKjjSR2SPx9/g1ULND
roGxOUJjhI9Gyp0eyYA1UUj43ej/L5QXfpDkvrjbPM+3Vj01ipyI9kfJfPpQPDjCOFV4DBB5YiNj
Vqt8j9YMlVXTMOaZvQFaL00Qy3FhepUPJFEU+lgvoVxm9+dpISkJDgtYRTI8h6leSj20uJXJ6vR9
OumUH2l/R9wH/8YbfwCVlVITdKnZTcCASgULeK2P4SMaiVLA6w00ZbjHsPOZLPKQQLqYSeSjm9eM
QaGGLh5vTzdS7dyk9aUAKS7xsC5+Tk7A+dLP1BUii+GexLOiBMANReV0TGf9AVHjLR34sq5+emfU
MXJfhX88LBFE/Jsly62hcGt0SOdSLOA504VXekDFUSdfq2T2Ih08o2BoZFqBsYAj0sfhZmFweU+j
KffxSvYvt4HJKgE7JtmEv8xf9YsJ0zJMA4S2EWBQ+49zTRXaOd9SF0CwW3SldsVdFDgbRELFg5Q3
nI2ImBxJzyYLflylrUhJvTz7TH5XH9v4cmwOmeQxCi17N9TWMIo4c0auaveW2Up7n6Gop4M8Di3i
8z4PtUX3+V/lrtpHuGbWixvrc6jLVVx6g7tAhzC2XtMZIRN67mLSdEhUben7J6uBgIe5QuBLiSu/
xCPJK2Fn7h7PeuXEo8/OTiCty2bCLvhb7gk8K/n4mFGDFSaeQUHDFYB8ezcUl/4vIwXJSZiRsi8O
sSc68+lgniKxcEAiIC+mHJe75bli/wNCiDNwxbWJ/5TeCxCBEXOiOY925SKJx0EiAl9tLJMDQqOU
XeyH5fnnjDfy9Xyq5/5XNPQ11cLPzhQQ6claNpnepOSqxLUCHOBUtUv28529AyqBRbasuti4jFlE
Q0SkoQavQiNOYqsW4EBMxWSoD6ENRV0d2ue7kzp9oL2zpSYdcERNvOE3heN23rpdEBCAXgqzcOds
Movv+AUkWa9LJSuLyAJjyL0jymNFsfVI7PRqb4qQGw6K2IV77c90I2AgZGYBYDyK9OnoF34JFCdX
vcoPvyHE0YtrUj2HF6nFsq8OD7jMAT+rOR2MY8sFSP+SVQInHvOt7AhJAVaCUrxwYpkG37TxGZ+q
C20duYi7yD/ff2ZCjD8ddS6Dtagp6O34acArctnjH5QeJY572gtXi84J5XV53aHJvXit/AIYGKxV
h/V7VV8t1lefOWQOPRz05/PZlhJijb5e5u5p9TG00nXa7URPCVCwlgeGssQIke6Dy+WmgBBsGvbh
DdLetcEzpJ0W7zhrWV+LfIGyWBIzHyx1KrCridsFglOmBpmD/2PpKqOEKuju6CHHk/T+139ZECeU
Sygk2z0miNZeMjLUwhgvPWz6VEBuIhxalbIYlU87brLTeYZCPQlz27HI+YU3w9Soj7GwlZBGBk4O
qtpFgoRX057siyLEz1U7Jc4ImKoobqgEEqaoC4bV/dKFXLehnp0AGiqPdaYAM0Kljvo/iYil7j2r
wl6Zf0KeEXiV2HpWgkPml9s+Rdtw4E2g+3imWceWEeCmpdwFQtKfWUZH3w9QLwTNvuTrHvyk0Ka+
fXWExGQ95sZS35GM6zykKD5HYW05nJ8A1Fk8UGLvWAxpwEm7CLR7wgKCeeOA6ASx+PfUDGHQ5+Vf
lMalP49eDRb2cvcwW38zkeEwWFQLtYQo+8JinuMy6S+vgCMfImK/AFNhb+0J7+8UMrFisx6utGaz
98koupmLnhMU+QHLMYOPjWgnQR5amVL82eTyX5f/TS66lfmy1/W2gPxBsAp17zm6F8VLebNH+ieg
XGOOjHMvXgA7d6+MT2Dd1PW7nfp9wpo9sYqPa3xgOInu0Qd++CblbJichT+MZtxIlSDnO5RUPQxW
bntoOYpCjp39w3o5vEz6XNyUbeVyxGy+TjHELhaYeB5Dq+tfxNh5pb8vT2DrBVvYYiwQV1I+ZkjZ
L+8Gj9xYGN66MmPHLPKp7a7ov61FW9coQqEd/7jiNMyoEqmOaMOIIdg5ZLhozu1ZdaNFU2EKHZt3
7CmPa2UohgN7DLBsZ1ULQGA6JNb/BE6GFlvC1/hGxV1p6+w5BrueBtF573HDvoCDt2v7OByR+EH1
oPs9FlDpY81H9ul2OzrYZDprkfKYN0Twx/L5V2rZsA8PlC89hRygQBLbHMsLpM40RYOH8VKlXy+t
q6COqhzutjDsD/4zlfj8xiEVMt2nuBVv10rA+fDDsMyU+wQC15H8xw+Y+iGo4VBOlvJVBnsljEsu
0R6To+qdcRxPZhpndPr8fl8sC5OdTPu6USC9Aqw2sW5kYeHUhQwu/E2vHkNj/EEhls/rPpudtS9e
3FECniqtxGA3t6pH8BenCdM4TiIc28cZPadq7n6tQTtNbRGW2+cq0e303kXNCG+PfRzuN4/JhoJ9
HNhLnZtEtj0fVc+OMshlDiCs7l8XgZY8v3KXmNJfQxahX0euKvV8F80QAXuxN6xpMzpp6FKgCaPw
VaUarTiU729x+drgospW0SbLiIjJL42cWn/DkoJiZGWoiFpABAVPhvnZ+JMTtvueO2T1XcRw1+Ar
5h0YEZ/TENE8VH6YSVO7CdeZuInTD1Z99wrYcRJjrtaNXNdEdGe1YLjKfNIPXbhS7N7gq0l9GD+P
GlzH4q0MHAZY6xf3ucNBC96PcgH+NM+xwglWwEHtmXcQMG7pKvoLbzCpdv1rrsq4vA4vz6APD6/+
C9Ebxv619zUA3ro/270zUAFun98+MDXnseTLxgfy3KZdbZi9+nPUEkivgVPKCtkOkBWON+fK0JId
Bi1IYk2S9JiyAEvSw3lZaQBjAIGX8uJd5OqrpBLO8H8sdEQOFo/9cQnM8a0FIf7H1f/SStlkDOJb
wK9nvtwG6gNpEjc3L/XciExI2TVwo/AkCfBYWASqIHdA+rmAse9LEXCKj0WoFA84zIlzKXykv3FJ
qpJGVFNwnN6qtU7UAij69gP1UCOnAWNbflWvgdtSBmrXN5yKVg4BXI1/TkEwWF3nJhU+xwfpjT9U
N6gx0lKn+RFTm812Tuff3dWJj6qCLW2UCeZr4WYlzhmSdj5O/K6zuHhpT2eBamnhkSXV295E0/Ca
WZprCDJXfKdchtvZ8r6hB3MPm/2qleUTEHiLFRyt2ZrgJnrzGYFByPgi1tEtQvYwCysUoKL+6igt
ZOVBqSMkJT126qPfGHwgZ/Jm5BfBR+EEge7uQ3ABxw4VEQ+UM/jhzgAGjwlIEYCoq3PU2+zfpYwH
2oJLS08TVeHiWrZHoQQ+0T+k+J3P5crgpnPsK/N7YLPb15plAZpmL9LBdK+ijwZlHtkeQdhz3pCZ
2JhuXY4v7F4ATmFA63uHWHftpl5N2tmdtNz0iSePeQ4XikGGbU+LK5A0ejiJ/oES6EXBRv7kPxMk
OMBjJ5s72mGVqu8VTYYYOzi9Jk5FPDgL8NVAtJfOA3PuCKVTgLAefU98AzBkc73sPBL+D1bFu3jm
Tjv9Gv7tZxKnQ7PycHzVSsE+rdkvHuE2wzQwgY07Ow7NFoC+11CmkGp9lVaUDT0hii9UaISbpH4h
XqO/BiiDFYS1NbMBKbcT9UD9OM82TxRlXwXGOl6B1mGXGOVP4t2eMmiC45WGh4B7jT/M8rF+Sdp3
dMYyuia0SbcMWFz3s1TgZXyCQLr1wYJJE5gfRXurWuakJxlrcYj54j/DLT3BNShcy1gP/865IvBa
ydPHEAP9AitARjaLq4hA5ITeWnH4lDKG+LE4C0eArzwRWhfN3DDTzAo4s1if0RfpW+P3Gv5SzSpw
oUAHgQxE+z6EhB9ypFt2hXFaT043chsIu25SqApLAINuHeihyvk7OP93OGxkU2/8/qHDZFJmrBHk
9uYf9qkTxqQjB8zMzTBPIkU4q2O4jckziy+xr2zzDKbVqGSC4BK9JUeKDIwbJg6KuoYcEJLUks/n
7BIsJm0+DGe+8Ae/Rq269Ihp78jOkBEVwCnNPbunthCJUNaIgW0QKhgAPNcsbMcJHjATj5lBEzJe
rLBa2eLUwVwHs3nh6OYYjdc3YmiHTwZ2hAPCWS4fZbU6CWMkr8oxYk43Q4dovsVZOHfU6woES+6W
efbq+JrbN50vg4UtP6b38BXZr50G8MSKlIlFvrIsQ/03zVqYNnFUv2NvhgqJKbP0Q8Yl2DA40u7b
GBrZkmWJuVpOPTkRHMgvnsohG1GlstogRJKDiPPTVVbrjEmTkVlLaFOy4M3K8mEew4XwKqL0njOL
joa+KbG/3v1XZdJKgKewIgHCTNx/bbby7wdRm7wQskZgur1UEWrVWoJ549fh+4ve5zS/paR/iD8P
emaHaxlVdx3OAErwBfWOy1igUVowurhKAbFKXrpAK7jRDk5iJCf1yu5cNuXkUr2ceb6DIzk0LnC2
pUfcXCdb8uf+2I4IVn6q7pBnShp3AUeOhON4HxZD8h27rBRv5yM9h9DAMZpj8Sp0pJd3Ag7Tcs0Q
Cj6NTdZ1tJ/WLyMWftMw6rVaZDGjFDulzZlB98Cqh0MKqbaeIXizxRJLXJtTZSnvJrLzFLq5Fcrl
TKYs/PPYFfN594deZheCv+OHqU6B1714OSPnhWFiMCo+3AoXtkH1v4Poy21K0oLnxYSP0yBxWC+z
I/hvS+Q/bQwIfxjcvQQaytGwn3WObFpTO7vr/ItFhk3PTNNQY6Od9Rq7299BskuhmrKvebcWCK7L
qTckvgXUd7M/Ul7dsMFGpL8ls3dAPeoEo7/ivOK5ijHkRvnVC4FyAm4GBMkhageWcOnneAGGp092
7Wgf4Gb2dqBYF1KXG5w5lTuIPVd33FamGqwZn/jgi8fh/wJiQ4NULWk3i3JSDc0y4eUcpQedjQ1K
FFu5TVhUfqDOguFIA5suOfRpldxZEk063N0Qtgdyd0Keb7Ms0bmG2ZfsSqX7v8U9gBApJxtd/xbu
AtckQO5Pdy1JoUCSaVparIuCUSuqkouTwsN3jEGfe0CsTZkTGhFRyYrOPGtnvtpEc4SJCqRzQVsg
ptGoH+6GX6L9VLeodisC7gjzklUwW7ELsOS2ITNhozpCuhD08bYW77AutBThXL77UnphaKBH/1OD
ubhKiNQWP+jN8tifmqL2n6QO//sUv/jdYoQixntG8zc7j9JdDlMk/cUPdB1TdRjIDPsTTfj8UUjO
OvTCTR4lJFMjTut939QZj3WmJhIwZ8kCKg5GJjaxn7HrmcYs+Ltas2kOi21mWJuKu+UfrSjty6qo
nbCXWcyZ3mCFTQsq2JgovT/BuMdgbclYaBB2kQgodIE0Bk4NbZs0R0vnENHt4nR0tjKxg4rRE4GG
Xh6YBYlp/VWw+AiasXjTkvB/RNA4V/q1Ek/kmPQOwHyPqxGyKxJn6k9yLIJ9l67ip768BJdJZ72s
hpl59+J4YbZtbSyIZnd4AkYmIeWaaFZ6i8qGhJwKVu/tyC5TOhr5xq/B+aJhxyQ/mZczfVfW6mry
nWAYniGU3YfdNrGvP+5/z+lPQojkVbXuzaMmzUjNaMy7zcQ/0faZIlbLt/n0u069nCj4NxDUB6bX
3BhyjbD3pW//B1Jgog74Z1pvkmeC7VF/IsAheUP4/7N1D0CPt6rNbmVadhAh+YcM1TRYpK/13/9Z
Rw1mryYFsJNIzsq2GGz2FNZFuB/WqLtpwb31cLygtdOECQTLA+7WfY+/9b0QLNc4ElUgj22HqtuF
aN+4OK2gbwp83RdSHwkaVf7ondcG8nLl9e6wB/AkQ2pBiAoiL+ovhdwwqtgYfmjkKXcHsNusopQ5
uYoA5POwJBieBSzrg9YBA6iFDZ/A4AJNZLFaV7LKsIXL/+MGjTPlDkkEoqG9stOBS8huJa7bhal9
cvxpoaKclsiSg8eFaLEQZR/3jhPL5HBhhnLjGojd1AiRXerZbHH7QCVNpJ9uUREuvKcXsN8hpcTG
Nap4Y22+vh8QTpJYHzirm0cjQarlf/Qfyhj9dLK+feeVjVd7s+qBdLnzaQC3ig1axzgATlOSSbIM
Vl+i1Eztnkh4KT3YfutEZwV8x1GqRBkTr+BQV5J+O6HXMhOfUdhRbqHLQSCuMarsvDxY6mekcSF8
HYiUJuKu3nfEnAt4hSTVI5DDAiwYAptLcXXz80B9ApyGoAnltyGg2rVSTXJ3J9USqmSJ1t9q/AQR
sRAelDLIsibxUpjZexcIaXpDm4WmcWSfDZ3cNqyrKQiJTMmb40bToWw6K52Pl8hszpShy8pT4VA4
FmcOa18oreOiR+hsawGzfqjBNmCon3hZ5JLz5R/J/UrddcrhPr4tiKjyq1eDknSR1wakY+K8OipX
fOFslwmhcoCpni+DzzTKDV1U+lr79KQb0x+0cJoDLkEln86uTUzRsSaoErXKyfx9UIX0t29og4lu
xrTopIbQw2KyEYq6rnSwuyNb79AwLzTMX+7S9HrsPukhNXyEmD0imAWSO1kxmLJVVNDMdmJkJbgq
MwLojoP9UcTmK/d2OKlUcj4MqrT8ZFTfRpLNpbszWzLrbaABJo4U8kZVN1PmlgY8C0ySLu6471Mb
IfvGp/d1Tur86lFNRNhVCcZKcCwa1HbJlGfVNLU8wawyWzR6BYJijby325l9lMG2ccgLn81JpunO
xQ+U0pdw/8an+HVe3ySsUR4SNxentrsk/vwHwNJyWjuV+VCb0vlk+4DgONsCDuQ4PovZeTwUlt0B
WHKhsQ7t9tQ8HFnHfvCx5CiZwGXbNj8Qck+L6raLXagJq6Ois+yZfRbL1i28Ab8k0IS8u6zcnfJq
09mwJ8CsbEUSLC/WZE/p87ysAsYytr5QO+1lbQK9GZDaBgybIGWHMdvZ3yeNMv4LjwUjV/endjk9
4Cdpi59rIhqeVIOb/1yJvrijuIzOjnSsdQC6SOHAMUJalqte6WLfyPTGa0aR+BP7wqcWGGGuXlr1
duaLvutgztHIS+CYa+TxWiTNqqfAYUy/lWrmTTr/9eb5ZB2Rq/xZJl85n+0B5FSVChaC6bobDhQW
QWRN9b5ZKr7SiMsxOyUXtTLvTMShh9nU80fcQOjJjLavQtTCKb4jMZX4nP+9lRm10k9T+b/ialoD
NvM/eUlJH9r/EBRAy7bZbpd1VYNCb6To7pXcCkEbSVs1pk+ljHNEk6zd/W+dfsbeTcZn63Uz0brP
Caz9Bmg31It9kyzzUPaxZnu6cdQFVH5uhj3EGP5CvKxZQGX0JMMsOTWiBydoDzJ6JaKnK34iwy6G
Y+VYuzsI2HP0tk5l9JBW8xAu8R643J2IPmtt+HKY3gy3V46hhAc3wD+JdTMrT/BsmMxSzEZBPhUG
8JNjL7S8ZiH1CkZ+TVoHwoJX4LSTpCxkHncAoFS07mnLX7O/aNh1DG2PxpppYJHylXNPqe1L2ha/
TyJIULHi3jZshWp6j8BRU90St2eJVrT0YhpdwUfehJQu4UTsgNduVpqeRPjLbf0B+pbdkwTqU/lJ
QPn4oC1f67PPzUFyYQGZ74gnbjpR/lLsEpKzHI5HShqmp0CQB134fmQ0rzG+2nJaYRdKgchUy0eQ
naZkY8gl/RV8QaZyzkZ3VuAHaVhmf3fy/Go/ondXSQn+Ak66tcbqyvM3e1R3PoTokJfvnLAwXrrA
u/Yo2Dez7Lo8exyql9Juu1w9juGnYtxA2xjYQtfnQUt5w1T4LIGP4FtbXhJOZPnaBahqWL6+DFr+
TiWuAa/dACAyvh2vc9FE+AMC2brSfXEwVotP3jThdAlS0knq2ibaxQ2WcFifTLERR4LTlol7aUuH
Q4fbSG360hjgbfwOChLqRAgTOkKdQcTO5tBYpLepkosxj9x1+HQ3N1L+2X8XAPLOv8DGs6F+CKYG
UYh6g+JzQ09+hxRqlRy9NmreGQ7b4NnjovnUx7UesCl6z4QZ3rIQ6pv5NYfwTjcV7DCtfwyEWo8m
LsdxkqMswfsGcJa1DAvnYkS8o3ADwUhWnYEDH6o/mA4Xzae1jGNj8GsFzUnMd5PQWZKyCxFNc6Nt
KXhd05CK6ZX8xiS6VRqe+ZWjLqT4/nc0XBg0HrsbvrCRTAGV1d6glwT1yjraNG4vPlaJv3p/YkO1
PLEs3Gz7Qpqldpb+3LANCSzeISXr65ueVapOSCxpssoMC+fEAJ3JX/JXsAjTWJN4Akb2CDjLegQj
saS7DzJUArFd278jwPv5+NSF69cipjnTjOD2zQMnAnTtkIIT1mwzEOh3oode/OdT53KrxTTpbng/
q2s7hOaibkYOETUth5S5CD1NxczNvPOHikPkCVzuj4rkJJkhM/NO5SFJNjFXiBFmCYhkylCihbSs
nA48C+acuX120b3nqw3vLj/r7GIuzWrqd6YjZjSqhdyLibubU3U+pGgUxJDgcCAFaE7SdLu3VHtV
M+P3RzhhkWQ5ckTnwXnW3hnmIyY9uFNYqL+GrfsWurKma23XZ0DOIUDGwFVsMrPpe+7u84AGVle7
9BazDOSmhscNC5dzR+/34Qr5kAu2bw8J8EFLyKU1uwcBSGQQQkf7GDJTQAldlrgrgodea3WPSSux
7u4kgmoeEhk8m3FoUfjL6f6gksrnQdU0HCcOBBS1w14xMPrCKRWpRyX+kR94B13ksUUflW6JbHEJ
Qgm/YqnsJsiyXyUitvRDdnq/KPsTJTHcogAQWKBDuX5PVGa1hcp8H7RHV69fCqi4olI0Ks5luDdk
WDub0a0MH88MIbRHSfRnnSe+9ATEqfNaT0XdZUB5xo2AvEgrzka82SP3e819CQGR0rKSoaxPcmbA
3YVLcd4KAa11W/WbZkf3MXRNDBhQuiaucD9BJB3KBSWPGP+hYjEbcr2VlXn1J3bglffCPirTBBQT
8FHN2RSKpTVZ2+y2nm5grXYobo18udhDCpevNV0mH7GfScr2t5OA0GdE2WOXbO/CFS4ioL9JCajR
tTleXDsit2X0GcsJuOUYBPO5eoh4BtZrb5PfC3X+MC6JCeWAQx7tigU7u9LMi/2SfTqb22FF0/vF
mS/7RIGwm328gho/Mg3N33+1Q1XpB0hDOA3qpC4e4aREBWgEdK/QMSDQoAY7SR+0KQlltJLX2UBN
8kMOxGoTEYCcScNI5rJHDzqvkNy2fqUb5I4FNKzioL4TTBJjHn83KOhmw6VrD5QOQo9va5qJGT6m
Xdg37oqfoYZFWP1G6WpSuIURwSrYsRuHpilEQahZEi4s02lhwLcA1JpRIvz4uOAheSseuAOGwwdI
XD5qcH+TyROWJJN96AVbPe+yXC1HPHgPtJYzb/o5FuH0uV5Ig6c8gsa5CM+TR2TZbrql3nJOtCJI
JmiX+Rm+XINdm5AyYdOqku5BQGQI0Arch4+tOta7Euw1cbEEFAlmR/dXRiuMwDbmZ7HLCe2iMWAk
BrHXLj+iEB8QjnbM3XneM0+HASMrqJgTSG/wMtIOV0j1nc3JxtpyuwBw+WSUF+rQ5I8A28XU72wQ
NSVUIWUed7AZAp6BPUYLw49btlPzjXdeacrExjWTHcwCLK/iQSX7Sb3paduDAu1H+jMo9w6l+Nu5
djxb/y2tK+QN2qEFMg3SdrCAor1NwLb38yqnSuNqU0yuUSYi9pNeqwMOwnyruPz9aQp6AkItZ0qC
0MLlrssBRX8SqYOWhFBky0kLkiDDW3HiwDfi1EdMNxUNr8iw3oxtI7/xIn29+Za+Snn+l2i8pkks
uo++0PxDChQmWs0HNhuYMjyTySrW3ySdkpTbYTkPrPiBW7yuqkDgaj4vISVvExkM+Mf7h87516Nl
1ZjrznZXJGm+CrDNUyl641vrfEezl5kbtm2Pu3YQanODBc6j+CDZ1Hd7ZR7us07cWpJK8S46l+Tl
Ah32kE2KmnJDati/i/MYF6wcyTOAxy1CzydFTAq2f/1UhMNcWRtW7tw/fOV9qp/f99ksI6Wq+KSu
VdHGBeDgvDIIam4ik/5Ezl3WXQq60E3lUsCz/KT/t6RjGzBRkBfJB9Y3iFwv0G9tbaxjZKQBwt6b
FseqJmB4msHLKV9dHXKcgK6sj9WIzntl1LU74Og+8tX7O2EfRkDgalDYVVkmBxwKoHxUhiJHrRZd
Ih2NiBsclYSW1051EZlcPu6aq6Ynqylp9v8J6JAo7/Udq+kLGyO2HbP93dZQwD5qetafNDV3UPkq
cjIKrFSYgp1cX4dPTj2fMolZPbJgtmgUK/fniDzrUc1OCefkEj4+PYP8ppEVXfdCgF5mei4vy09c
/+CEix+nIpMIRTthd5G3dnWS5Ya0PpPYKFNW6BmL50jAAX01ARz1RChVB102etrWRs9UVGgN8f/y
Snz3vreazf8IKOchIBFaMet0wYI4RRZvk+PeuFtoix9TllCLsNnYc/LqEcfTKqA08eqH5FB8N3J9
BrrSJ8kdR7CNOZfX/6fMOL4KVV8pOIecip1y9Vzt5hXGe+X8FGlyHW+miVcQ9zfTr6ssVcDY2233
3vNTfhJnP5ij4uQPNZQAsMIK9kwuZjMQbK1SKsFnmICMqI0V7HYUNCU1Rpy3/29HCvQKGsPuE6RL
ZShwZXujFpD3XOZTKM37IBHWZ+Rtjg6gVmztTUbvmafC7uDeEZG7cfXRdmyKXCGsW1XHd9g42JzT
LoeFWG+YWLrVScna7Wy6Xp34vByqys71UOzmtDL4rhaIwFaPsBGYRCMOfH8GXKH+8zUbHfJABBwq
ZOvIMFIA4P3p9MDnimYiWwgGPXFxZf/Q/p7x/fuxGRw6HsZ6KDr0x4TfKZC4nFfScg312r7vXrKP
smEjpY9unJ6CAe6TOi/hYQDypaRf1Rddqf3eTIkJDbfjr+LfwCULBnXnC4OAXFMRI4ebqHpx0GON
RJI+yi6Go8kNEu4Ru5E9Lk7WkZgD7K/A4uZ5sRQtQ3A74NaDrtk0tkzVPv3Fl+tLiEVrQ7/aff0+
xJ24FPt0EwaqbMkBGmw8pHU3RysZm7/RneLkGRxEWXQzlEY33Vc5GnyG0BSOLJonalh7Pr1RGN/s
tj/Dx8S1c27GUbVFZHlPkXmzeSoqEii11pQwmxaj3tgaki+/ilRfmONqxsXEHJni99O+h4inXuOk
IcjhZV8QndrEBhXxYe4XKVWJiY/6bZcF+vq4ESFm9vIOW7yDNF7B7mzpCV3JpIRd6+9FvLem8FWt
FGhHt3Pkf4KFSS2ngcOaWamhTx2DWhNwYLIWdeEe2BEgMxNIj2j9li4vNPwCjx/eB0PWrSDiOjq5
ypxVrXrUEeVb/iVt3wHmyhPsHY8xJbVQL5l6ZoVvyXmn0zIxNSvBAAEhRAtXrF7I8l1gmpEfPJxP
uK/iYGtMvBUVP3XtQ5ukU68CAfMTUFOBdcaugZue4CbkW37u8eosQKUp8HQccLtYHlRzTMU9Bk8j
8RLd4WrYDU1+f14AZEtvixZykclEKxxEyWwbWMeF56uXsnfz/ThGltjdjq7HmPwY8o/4jhmLtBOH
7Y5I5pvIeaQ9ujfQYUAEI77gn56rMv+8neP0ORAu42Mc3zf/MrnxM71d6t72XibFqF1eHamP00mM
AEnAyJo4wzrvwAdL1cTbTRIP0Z0FxyJCnRFxaLO5XoAwzbuvEXP4SKJyrUGz+Ekl/ujhFQk88Ukh
xYQRTEQ2QHJdGkhWrvaBXdCgFdb3cOPhe6apso9KHW/GC+7EhTepbF7+5bMhkdc6OTVVi0ih+VuH
isaQUM65VsNYcMtyXnIuOtLdDY57TIIJdKeOU+veiQC9aav/ACsZDqYvYrJuEHaMSvLqovYR93so
IvKhCy+tDnWu0N/GK5sVw9pwdTP6TxIDq6kDmKjWU28xkLv5U6JZ6FMD8vEG22Oh3EnKWXKT0MXo
ovtbiWeTHjvP7XnFe27VsXLY9mDhLf4RjSAVDoW66vdYXFEJ0PGLrh7BKqPynJRJREPzS+jSXnSy
N0wGGHde4MwYQozOu3Xyx0vWpfRfCCZ1R7NXP1USQi9wtfxZ+MONz/tOqbnH/lzG3Gvi0uujtOlD
kQ2SqUASuH44+vzRkyqaDx+dtZ59+6Y3eiffDc/ZYSKzYUco3zB4IMxOYRveSaWMi3u5wbl/pmyi
FAoOY+UDWJar4Wx+PM5H9mPczvoX29mvmByQwF5JtxSNUWwRjCe+qLVj7Dve9pZUYsieA3gmP05b
EM8gtnlR3lyfdh5xtAHpatK7k7x/Mv3MVB6GMWpMZm9hKT2Jc9kRjOv0KsOY2UdzYapYXQBf5ovH
kH/d62KJE5kEB4BAxCrHMLwn9TTMT6KhQeciORbUTOMXHF/P4o0vZbQma3sdkSHbGRSPm/KEYV5L
7D3dY1UqeHtwBrETxamcqKWV/myNywpSVPt2DIIFvpO1B0gqpd7liYyuj4yfk6wcXGN7cVNYjTav
KB+xAc0smN+Hi6TidEqBIa6SZN+nH+TlOXprpikqtGv2PAGC5hWAmisRUm9B+s0c6qeBSe3DHZQb
8PZGB4Cxb6Xd+N2Rmel+9nGmlQFzWBkTjGFwHbgWw/VzT0bWUleb462VFT81DGEEV/LERDqN194C
iFAHUlVV9pQphsDzD3G96Xmvy5Tp/rq7TlTLGyf9q8/rmEnKgPzTtrp3L0AkKuz3reBBgpcle7a1
/+pP1DJnJcdgvxaYd1QFoqUnH1vuZSDV1exez0J4kQyjf8SHWuGTAjWcqRa3EjHuUwcadcoisJYn
zm3noZuiVnpBuZYIdW4I74j40iSf/msFmjNAqLKeIIXBkPqjeCdWxLKoTJ9EkbR5zM0utrtNDze+
hZL2FJ0cOO6WRjH3wPmQ2dqJD0lSg2dzQWOcU9CyOxIbxxxwTdh5ORPN0KuFEo0Z18rIJWoq+l4c
DFhmtO5w0DE9GB7B/S3ZVs2wG8n4Er/ggMJ6noYBqqBscqKVc/GG2pSWhP9F+8z7NNTRkeT/oOpD
0t8jH7VDeAOaYR3nsRxhNFPISENAjUExhgnrQPN8Qlb2rPcjVCNALJgEvcPcK4mrk0Ykx5flKIlq
ARRZrYuBDNTRRQ20qMwMrY0Orwb5Kt6VFYNV3szHO3VaQiTjtEJxfRbLF2MzNDRp0fRLh9Ohuy7L
pHc5JLp3pPDUYRwtja5zOjsM8Y7vLDB774T91Bn+HggKZQXkmSwGNIMXMTKK+fw7BpWEmZ4DvvxZ
mBFRpZO1Xl73QsZLfL/WGsYlGgdEqs7yhTGeUS+bbnZH8MAag3CpqHG4Ed8Sf20f3QOPVSAB0t7f
OV+Le48Ecg5tOkG6voWmXOpayR4tOkBkohH0up1DZlpibWiJ4+p+IkMVfrqBLeESCadHje6Pxhwk
k5ozwJ3PZOa1dvmidwMQ+iuj8KRjpkTKjekVHGKpX5b7myemVLGxmw+6ajvZFVFvn30UmaG1SWIo
XOya04WiKaVvfKZUjRhpYsKeIJSkJGKGd8zkC88AhfqQYZdI3vaRHZ4ic9Myi+2V6Bd7eGrSmK3Y
WUqwlk5ullROmCJypI9aKaDXFc2pb3jO6jiO3LwUUkUeha1fiKcEryvE2mEd2P3E06i8YEJIfidT
Nu83Ye7HDvv1HX9fzjMBkhBdlR3F3G+ARwQpdLvSlXTTpTFCrWaaV3/hi8Y6b3PcGAH86/xSKygy
lYOvJ4o49kOj6lBJ0s6H6pedFuAKfOqNZW6ptHgz6II2DxLhEypHCLYsXTzf6E14ubS0JEY7e5q9
gVb4pSptgQuF5ZtuHMlRgr8xnuSUFA1ylZpezHe9otaplMWX11W8yWstdocfca/+noELm1ClUHK1
jT7wppYhzXxVroyr2clY/Beq5nDDNN1FbndHSa3mVXGgGJdvMx88xOkgj6FLdaoau2mtaQcJX9j6
zAhjd0k2MZyhjjIXsjbtljaRpVveHVHxRP/YvFpiJNo5EkdLawpLNbiSyXSAMzvUYfPTgbToj8AK
A2Kghn21rNY9PFS2Fz83ZrSjp+M5k4OSrct3DLs0Kuqfsj1zpK1ZYwc4MIQu4ssSFEwYNmvVav6x
FajTOHQfDr1jl5PkL47ZYYXoL/0oy5++0DeT89KZNivOroHT36rIdGmu0Uq4ZzI81rMrDMZhefwj
QY2vL2hXiNZyMBLjSopV7Xx9Ze5g5DmZ1VgO7Mlr1aRtpxS2mCkxT7z/4lxBTze81NvCpIAT9vvg
K491jO6MYfsLa8LdAyuvBMguOD/7sjhG38+nWB8L1AEFpayaaZIjP4GH2ytOU7Skj4C/pHlnv2zS
U13NkAmkYhpteVsz0ayCVxgPr6wAiSOidn59uKZa05hqml5B0aB9Sw9hmIxrJuhO8V5Mck0zvaYT
xE6cYW8vZxbhuRxVd8LGf6NwDbqC9q9JWgSjOsGRy7FveAsUbCQEx/9DtMGCPul9QdHcfH74JnVM
2CkFn2r++u1u0TtmLjxdXw16FL+crLRRz0tXSvKKrXd8W9unDIB/FUOarlz8AyivDfZzjGt6BYB3
UsFJDWiV7WAAP1bpNy0xqmc9zgovwHG6UjNRTH6BgGMKkskDLCkQ6JVwYfgCB0eqAYZigfFjc7QN
54Lm+w75+QJKaFsr6DX0jnrHPWVVjdvBqBbnBSv7KkvzCfaBXP+rUBm2EI87nnpBDJ8ggVbxWTh7
qy6bPVZE89iXhU5F0FxAEB6zodDv1XRvppBgo8G1khFI0+7f/410E/0XiQOYyIwpopbAcyar/g65
9kAt34yCZgJbdtj3pJnGwLypAgRy38jG4gz2Qtzc7izwXbFsubQQKXx+PZceCtTAI59AOhWwVcWo
QJ0ygoL8gScKHmeRGTL+NqT80+h0r6SON8MGTlsEGFnhgFqpk+saOx3lgBSLUv1uYDDJYJzfO3jo
Q43koyE7ISGLB+lt2p1b1XAda/whos36fWiGoGZkJ2bbR1PA7HPfSE7/FcODL1osNm2CWubUTWsx
BJpr7bmF+QaDXBuPM4q6kr7SYrZHb3PeaNKra7xvm16cz6DAxqFdVTEKRb8lA+fJnseRNsv2poKt
iOqmOg61x5UYPZx3FCgWcANaiEog1Rf/meZCKlqxd/U4UEnP1Uf0ltVaCjiu7rJvap1PBoFBStrv
nfT/k4cslfUAetKz4NWUhr5azdj7Z0HpXCptDOYb005vkyOaPb5r6XpYD164Kq7hlu/4dZ6MIXXp
QnOQ6Um25YfGCv2+HqCGnuBN+UIDVkFNju+AyFoFk3g5B+B3jth5CI63/iqLD75ubq14+sOL+yzn
68f0e/MVFnadML7V3s5WrZyc8R57TJYx9BqEBDO7PZr01apaza4OTWyAKSiLxRN+KVFdeIM6MUC4
qmBqNbACmMoE3whEFZoAfO0VsbYBEqPe6NY2/4dLNaipN/Ww5YjfAvWT7C3AjSL1QBKH86KEI6Cv
XTpfvhPWY9wmot8O3gThzljYfxVyLq6TU7hMkhF/nDBWFB69xFm0w8ErN77I+R9j7cvm2ugTARwo
H2wbxLSnKPq+waBux+vyMYHMqz0ugOS7a3NtNp98WsMRuOOEpwwMrI/wU4pe+TyyT/y+QSoq3oXt
g0N6IkUmojExCAZ4QcjJvu5gzbFXfdlPXHsV0f3jyK6I0SODMMHQG5qsso0Tghp3De9I0G2KFziY
syV9YLS+FWoO8rXKB0RjCJLSTOldEO6hSjpiqFRUrpKyGOwvo+Y89Goq48dxvpLSvpIWEJivGlyl
EQJCb64cGWp1jRj/YihSrZgiRd23vd3CUiGjBeoV3jwUWNXdjU1GsLUZ4wRrvxpjei2KIjISmSzn
wYmjP1JkE8L5tkdu3kXvRn3MWA+05oaSDYR5iiYSQPlK5XG+BdUeFz9RdmfWiequCYMzrOR9zkyl
nkxjhGrgHFGjg9R+WGL5b52QImT7kUVD/EtdPSqyENdozG2kjkNvBixeudW6UGKHSghoq4Scr0u4
3AEzA/g/RrKS38n2uUr+GUCZfL5L4P130aVNHzhwNg+FBzus3rWc2SUTXEKebBedavPT6szHxS+e
DHAIjLHrRNMg6xOv0oLtwpVJN4aB+O7gG8zkCm0JFlZ0FHqZtx/U0OcP7n6v43Uzgd7au8QNJhZs
HmeKXQWG8wcPOocFnIh/EDhzeW02YrhBVhlPcAYpcL5eh3ZjOb0+3POu3E00/RpMOq1wDE6Md0G3
6fgL7JCHY/M8P/mwZviWY61bU/vs8nMcMWOV+1EFEqNipisAXw1SXa417jOt/+JECywBMgeHvku4
dk57zq5/RzCyAhzF0AUceP6cGF/jBnKCfqS5l00KemboFf9KmWgOGLhaNzGMNMtoyi4Dyj0dPFm0
JAIxNUrC0TTqvDiKMHZWEn/uZ8RH1diIfxbhd8angzAwBto+m5EfA5kxKiqJWBVY1MTDSeAAWmhY
DXOvQeHViz01lJ9lrl36j7upHHtNxJ+VRiyRI+PFHuj9f4lUM7WnZjmSodM1qvgUrprEsNmlejcP
HFtEeOOOdHFjU2Numuo+ImWyEbrItjdeTgFAXQawAoVkyY/wPyaBLrIEAvvV5SyWpBk+wP7P95M4
7OELkRHgTjj9KPA1a5Qb1a6rRidEBAGby3iNQ6kdZoPnATIifCyF2i0kaUkk+NyoN226dXds2wED
g7PMM6eOGe3PcRdlBsBHDaTy2AUMxokjnctyflI60u99um8629IuN2HNgJp/CqPQpA36m62Tcbiv
U6VYARNPEXo4KSWPDLJAIaPtyY/IFVne/Z9Zw2jMKzg8erC+2v2F3cEjGCXTz/m0kSIkCK2pfTb5
8N0PyWZkYGmyQ4rK0qitFr0P7QbAbe2VJ1pqnQsy7p6DB+E3diW7vvTHb1NCGwsrWpyV4mqj8svt
w9LA3c6eFiPv6MUG51trp7CBXcBR549R2cCdRp8KWYYnjJH6Yfpthzk8PqT0KlKUm9Csk2/N+cFk
rszYPv4Up1dj6C/xMq+F1PKmKe5hJxvYh3ulQz689msx3P/e+gflP/u5h7evM4brN22pwNYlWPUK
0PO4Yh6+/tZz7L7CSfRK1psBY8BpfhlMwg1wkU/52dUsUkEnVv0QfG5poPnj1y09J088sA9PzqqL
wqCDtTJLt1eHKvxUpvd1Xu46Igmq0Td/SWlJhNNDjIqlhk9ZtXlBnBsS14cEEbhce1zsrjwX6kUQ
MNyTrCT+JMM541GISBn/chq74OTCjWNSkgQR3RmyIaGr250L+qPRFBL/k8Wku28BXf53hDWsuXIb
9kNpSQJ7mO0QQ7xUmoP9TnRRgkbCiHj36jxUm/A6wGqTv0KpLLq/AQOiwZclvovnycVtZgHlrncE
iFp+llj/fd+vW8gu8q9AI+d+GIYGZ7c0kmAZ9G//aWrDiL6ZQQPmz6xNYMv7R3tELRU52Akz3U0h
Yy/tkNClYnKanHiXee4nXCdb0Vgs9ZB0cEJPgevW31m3bWy1iy4HPaBBoWAkQgrzYzIPmClERFcW
NFcWYjx5//iAryF/mwXZ2VgxzAhNbBmEeUG+YeUiWU/cHH56jCoIEvGx8p9JI6YFg69gmVdJqNLa
+094d9aFnD7FggPPtdY7dlhAMeAqHbHdvlFwJ0b8rGJoijSG+dre3Ojf+fk9dFwWqZitaIM/+Od+
bhfPXIbKYW2lWP316VasX4i1w1eUulTOV9uASye01ZJg8w2WjkEUfrry8k3xoE88paZmswv8c/z/
tOZFdEW2NOQtOA+e6RUMjeHCswz2mAx8TvW3UCdnvZzlKfJ4/wTejDquPZwk6i3XcUxIpRY/xy2H
w2vCkKM6YSxmPKW2tmtBi+wA/xwUNU2FoQ1g7Qhj3so0dsZnpPOVpEMpJQCgOSr2F6SB9PbVOwy3
GDuzVJekvGSmXvgQa0YYzc8kdk3pDdcKZZ0j+Nze3DV2gFEttRb6vqAtAVcR1ovJ+dmk+Qla/rz3
JdtCYezm8z3g9M8UG0oi6veFqG0/nXD3GeU5Gx+TXf7SRw13M1ThNsECrDe71YXBTi9dTiK0LtV8
GQSj9BTAdppndSOudnGHSMJMZpTn99JY3O4tUAVcKz5XLpo0ZgVYwQjPORFKrpbbGShXp7tlbPdA
Dg9Bnn9opcLbKLg1yTQiwUudCHglfmwQJyWVF3BOj4BRAg64CLPy87qMKy2w4IHsDxNKlVC+utwQ
vhVyVJj+v2YAZARO2IPcekoB6UaGL8vXQiE0bAGCnQVakQwIUevitth3SA3mopylw9/+NDqsPAjB
55xJ/nhD76NjU1oKzlHDKtSNRuEWhHgXKWD0na6BptDxK7xn3sYw62Kl+lZEH0BIZCMbxJXB8Jqx
6VkOWWd+5qz4hCRNk0HNJtbTGQuIRhGmNiVhaLvLxnODh0MsDLWbcz68vPixgqp++5WluTApUG/z
AC9ujHTQzZM5B49Ys1ktO6opzmKkd3RYWhMYuFk4gunow5yGpCboR1Gsn+LlZ+MwLotzo+UNdXfM
FzmyYCMKJ2gRZIi6Ur8c4LD/0fCV9ax1EllaSgTLpYA/K3TIWPxx4svxC6KOqtXb/Ff0ZVtRTmiU
FW3l0+cxEzCJeekkgHVCIHpu8KXCKFRIcdbR//7yJHKQmE+nMrhpHhitobFcXrmMthoAyxvbuFIh
gKIGFAUH3QhKucZXnF1CSe940KklGHeEgemYuD5T9peUKf8TtwALXO+8TXbJIoGie9QiTbPyof/H
eKb1CboTJXB3mgnpQdDz/V957o5tDNw4hTnkHf2MKQOAUAcelgT5WRKE/JxminBjSEBvW3IuXB0d
bmetNDOCqavConIABHTzegeO1OcXMoZDqQlc3P+g7sJzuut+ctqybwk6CcNoY0ffAfU6JFWbmSvI
dE6JVsDQbuIIgdhA5dZGgrGAsHnZb22uPypPwHmReuq3AWilZFoafcBt6KqW/dHRPjYXnnNDTvYY
sJBKE4NoTAk7ccscPvgvpTEkE8bOHL8x1XgSoYAB63KQYUPRkGtoIuUNn9wHardf2pZwyh4n5Mxm
WEkKMrTxHcGtb6ctU1Fcv4BcRJ3zH84sTwKHCqQ2nwAcVEnblr4TpnpQAhy5fepMLYJBDq02GNKA
vD0PT//dYr5u2swtVTyOWVpkl7HcO0tL3b5XDZ4I3LcOm6obEqM57Z+ydKAITkLbmEqvu45LhlBR
BK0OTRgdmwWZekmlK8WbTS+NvzCm2bK8GD7QGr8wWsoyLGFtsNgorOFzwlVfAJMBjGkDt5PuCl61
8xKJevvNQCGsGLCfWcQxo7JXNXDY/9DMTMuuF2zcvrWrOHT1gc7uCNYQ8i5kEmdlL+eCaY+qUqX2
tz8QC5LxAMhkps8u6DXIHnUBDHEbl8xt2fPRqHy2CT4y5pq0BpWqEUrHwXNxLfR6uxNQF3CBxk53
XrPbu0aUd++vN0eziyZC84pT9Cconnt2WO//gRSYQ6PxOGg5BdwN37p+iifVGX4wyCgX5WKIL+/U
lQAMCl1+zi4i2kFlEO3HbvDW+TZgezOrPY243UgIs0eLbUcRqMVhSj7puMsrs0OooozHxNYB7OD5
UdKgOqXTSuW1aqx3IX8d8xSn+eVz7kA2Y0hhqRqSmijwLeJbD4x9v0HFTSOmC9m74eI6srqctZOG
u8JY4cPg9AaUfa/J9meafXY+ObSDA8dkgbLDo8YzLrwcm6u74LdNQu/IWvPY91+afIt0ulx/bPaS
LUkCywEavBSjdiLsgiUgMC9F1R9h93rXzT7PJuxzdYAiNJBiXd2QFNGvFu0U5b6cg9RyZp3BNzfS
E3CK89yNDoGsEjgJW/RI52CXXnH8KO7miXensSurIKuftWRLQRt0WNNgKQGoks0IBboCzleSFNw3
3UKftOrYsdQ/hc+0Q6SlZzW/2FNURLDb1+m8tj+gxQF9DyaC8vy6DfjsPCm7QoVYhtIKACLCZqpd
3772W6kIIyUCJnDkosAhC/D/KNB295dBbFvZfxSpB1j6Gl8gouHW1JjL+URS+1kLloMf42Ib1T0M
hRgU8oo039gdZkzNDVxJSyAr42Go/rtwUrmkQYlnOarlrE16W+DDjSlCJwn5fYrMwHOYNhI3F6Rb
rJcCThHoRMBav/g50gilvDAWKtmsNrkg4keJGt3XZTwu9EluOhSBjEqIPOzqoiGpT7croO48aanF
fKt2HNZ3uNWqqmBi9AzyFs8x0oUE0g8zq4Z0xAIXIzJYwF394jJgWGH7X02iZhfVkVrHHqpYd76b
/Bkqu8br3bhd2xFYzWzbhQNq9oLyIOzop40uuB+T78KYUEDvBTugvTQ0CobXoASJf1Me84ZOg/YY
eOBA/b5pfoxNfhpeL+SK0ESZGZqJCM+kVLRcxFusIlisT2m+yN0wPxs6ibvFkJQTWG0iBUXezRvS
NBPqsZTpccfRm+6YGsn9V7FjcRdw7GGRDFyPuQ6F1RcCuW2h/uXWN64+ECMqAeI8GfC4NY4SsSHB
ykOtdHvDQ4qofl8NGfHLW4OlYmL8u8GSLx0c1F2czJSy+Ny04IJXe6oanlZjvbfGzz/+J1hEq/NX
3xoq2HyhR7LcTgE5IOJvgaVGRb+WH0+yFvR8GndsxKUmh5SDWAUqR/D9if4nEABrA/V9ZEWuv3Dz
bfrfY5bWAmvlAKVrgZUZ31mDxX34N7FSvFaweHr6UHuTHZG8h8Vy7g+kectKKbOQ/PqyRk6gJLJE
izgbZy/5GQ8zL6tIXESPuSQf2P2Te0ZCRkyGB4LLC34TyhvK9ztZao4yEsyuA05BgcdkpXGFcvHv
MalGi9hLUw+5XQndoo50QF1gcT/eMu9idMRLTUcdosfFJb7AcCRu53xQMD898k6KAmDxStuC3SPC
BMAabGXdHG1TNkGaL5CGuo9bU/dCCoEKTgMf0cvlXJw05NXup3dBpvEV784cUYWWL/AujaYCXyW/
LqIQosFQit/ZfniX3v6wO977w6HDFC4/OEHJm2rSjIHjnoX9G/q3RspOLc3ikAPJNZfFUAeS9ujl
z2lLhhqdK+2NEE9jkD+3SnKCZL4XEkHO6rVqfb1uM0XabOqxmL2eLtWQ7TIs20VHaqKE7rZdXHkx
bw+QOQ2KM47G5UKeXbIWqi5hEifPx0rK5D/iuPRJAX7yh8LvhfDigUerfBBMczD4J3YnAfaAix9N
OgVMaS4iVgqiXfaFzlDMrPYIXRSz9rOB6lOmuO6xFt6PlhZxu9N7ANlYRl+y55Mx35n1H5mNC1Ot
R1M9/VQSryn8wK3OPPJ/ts1dXmhI8x7yYyzDBxFMu0jXmkQ1YK9mATpVTPMz7meDkFJTJcBtO/Kn
U0t4xvDnLHd/drwlLh2HB0sJ6y7wdfW5HLHST1SBi463wIjWhiCBNP3iZfl4ZcNbWsFmEDVc2dBa
U2xZ9QUt4x00B5yHAeJG5v3h0HRgsU0mQWc4sd44BLzBbcICG646q0IH9exL9mJrwhRPP1AYF2av
xDoAsp7r5L/EcnWYfSgS6GprlDSYg9+DZ/cSUoV+xLb/zhLU68UKKw9yUcf6pdqhAi5rxjMgfmZt
rKybKVtx1G4fc+3wXIQwra9fjqa3HdaqJXZUl6SbV3HLqMJE9lQPtEE4hxujHyLB2W3nO3Zvi/HT
JdigH1Lh4gty/3HHFT4kGJ5BM21DinDkiQHxdvm+v5UyteIjVm0kTRWNe/11mIGX5P3DYiH/rqdE
rzg+2SMi6/LTzzB8S6qd6uU3d5l1D9B+rBYG/8usXrA4SWC8SzSVfNirR3l5/oe2X83gzDgwXE6C
g4fyEk8rmwmPQ13zmubf14TTgNH2JNr5AGWbU7AIM6Q4yjHlAsalyBoIy1wB3qD4ynh9JhsQrOBt
VtGozHrZPb418vvPT5QSMc3MSKRFMX97gmPz0q9phLjGPOr22Ke0kz/GYuAHvvU0flTrasqSwJ2l
LgiX5UQKtyxsan88naooLYzXTiNYQZub5fQcdD0wZeg1opRmQ68ky0ejAR41k7PH7166K7qVgKRZ
CMv0LMSRecDBYZ4vM8JagiiEMxQTumQMLiASifzD3/7DHQ2Nd3oO49PRunfPCdy8K/RQ3HfYSWQW
atZ3mFFtOcRFTveF/vMKrh5wl5JnYdskh2WpwyeZ+9vAbNBTMvy3p6u4+BEJ35fWySdD2z6KNDMA
vw0m6gNJbnsYG8BXr+e7HbVjdY/2u14LB6v4aT0n+osFFdPaHcy0v08s2X1WoMM39hz0zBAlotAu
hR6WH0F7OcpVw4e7DLMWnEZ6tfgFHXprTzQ7l8hat+EYc3bcZubFAuEjw+EB2SYfgPzHoln/hBdt
JXdtvxBOBY2gg/Sa63gUBQ8TodwSyROf13uBdUvxVof5k4ZGwLGthErhEGMSpNnjf+3Jr1vuo0Ml
nLRSagw9ya502MWG4GPP5dHqfSKzJHcAlCWjDGk+NM/71wV+tBmYzz5lO/P17vCMZHgmj8ILMFS7
Kh93AesQJ0EXWX+tqCnC1taB8QBkG7We33a5Opk2rnj/mMkrocBYyTi9cLBR7SvMl7f8YF7dQHxD
so+HmFCtxbiNPuSV7SSU04p+/yz7jnxxXcdD8ZOgtcwjgRORtW7jo2Oo+p64OkMztKC9x4nkMEE9
gbfq79kf754okDCSU8vDWe7o8WP9bEYl5yKt2LE2/c5Gw+Ht6EvG9MixIC3dWU/yxRvzy0PBIkal
eMH50WX8ZxGkUUrHr+KX/pbDX+2NQ/M2Fn+fpkqDKa4qwZxxgc/C031zzKgMVh1+GsIZj/svqxl5
wvKeW6IsBPvHB0gp9p2ug5LOW/ltAE1/7JF13xfjXPBNVIs0rl6e0i6nntcILL+186jqYwEW0bgf
839CqRtQA1DbAIqTG152G0Y+JXBQdQBLYIRJ2stmzErxujuGjmj+t8ZvyMMrUo3fWbtsaJy0pU+b
HJ+x5mHNFAHGYqrIA9+Y0ULzgHR1Rman/U1Y2wOZsORxJDmq1PK2Pi83nf7DaY/8v1nIw3SGOug3
dd2dTlYfVwUBb2XAYYntjBda3jZ0F1Nmv9dC3fRbR7ZUqaqRtVUfGXdutt4kGzDQlDGrYGb9BYbR
MquKtLkEbDNT0WkhSUsh8WjjNgyydzgMzvpw5T+v7zAvhzkus/IqY3oqUYYOZy5KhR5Uo2m7CDys
uZYAB7MmzIPtOYBC+SFpWwTY1XVYn7gnkU8R/kZo6eVFlKn+/5E2ePGITaLssvjBhmhETtOSQjFx
MLuw+hmZTTUmdjjkwJCYPwwSmaEvLloKhQ4olwMi3jipnm6j2sECryxUdVyaSBNPcDvfI+AG3SJJ
Pv+tJ9lp3cIz/3QA2kzxqhros5IpCUPm2XWexJzx2yIWTYFMyncymnFBUSf1aNJLp2UOY+qZbZ2Q
59hcWfRs/8ps71Pm9Vd6JonyrI5xo3UBtgqXXnAuW2wG611LgTuM8/ofPw6yVqXSLmg5Vr/Dtbkh
NnZWtB1TT9XY6t9Frf+4R24TM4BHP7OZ2A+Nc0FYB6+5cVk+45IZs68VBhYCvWxhzNg9x0CVa4LU
yyGYjDQbXAGw42sSSCxEYysK1xTCwox7mpptj/iEpKwMGjazZ09JBJVDUHYUrOYkJm6fIfrGbXiT
DJQVjOnTQJAXqWYCxfEiy5yPAaApo/2CRrWXnr52ay96BHPIIWdWnLD4Mr+4ycpKvu/Zpw3auizM
gPLlSlWVxlnqtAZ9rrDRnpAr3lSa5oIKLQoat8BkcECuPJCKRWz8MCBPvIQxe6hpB8M0zp1d0xY7
VbgzqNCncvbhSspe0MyU77UxTTAM51PDrscEugDWIJ3TEKP0QiPG09OHO/KWYxTOM8P/cX+VHxyU
Yk1UYQ4GapPIA7RjTcwSZu2qV4gkn8uTxLn2MPSlvinnADNrq/tAfEhUByXpAM8P9x6t64XcStGL
gOxPGuHjL1OWoV1uX838288IuTHO+AFhOLdTL5T2PXsiI1ZriJkfu5TzMhTD0F4AhqwnMgW+Ww64
quqPKMmZZCdnuolUO+4jUlrq9p1g5RnpR7MoW3S3sHWj+AVWUh8ZVyBLok7dmOU3W4mS2ax+ygrf
ecZueRZHHBol5TkaRwph0t6xK7mxRVF/dLMTzhin1tEwTE7/LRNQZBRHaVt+w+geUnMBJdTz0t/x
cU3MKyTlvJkyAiVS29L5jAHcZw0hgty7+DO+K58MJWbZ8oq7OQGEVNS+kxfUprIT3eBMNiLNfYMR
dsWpFIsRAmHLoTLCZ848fabAWMdeCbB8Y7iP+5XoH5PMX5akbDCTCka0zL/HpNWi4KkEcgVtgZtb
T15LIozmFsTkVpda5Nyi3mPVDsQVroRmYhIVlZhTouoyFuc34kH/JohHuOMByvH60tR0UCBH8PaO
+8QUTeK8q/0u1+AC+I95idKU0FWT4RVE85phEKIInnsslNq/9/IR2O17IZciyY1EEPDmu8EcB9Nx
m3Vt0J/Z1JXtZlZ4VIqp1wG0piJNfHmAlF4HuJ30lPkHU5fYWeIIlmNcjLDHIwGeTYCFtJ9AlbPg
8I7Aqaa+PZRhX2rw23giJdh58i/9PQlu4EXoknTro5xuR1bOBNdfzyM60vtP5x5AbEDxOgBfZ6Bc
puHuvOLVP/O+bT31M71Z+FQsHniBIT76aeIjxXLyEPWZGc2YU97UlHwEwwSIeF+TWZNJWRrPGtO8
s2np3ph4kG4fpRcZniyr6UEMbd6i6fIayMPXn2POezgg8miUkiARTuOqJiIIONgMyIqBFkMCNNRT
m+/slmg5Jven8jWFP4/1N63kWhihc7scYjK61dNj3VaO8tNVIs6N9tQODYneE8rASOdC8tKUu+FM
lQa7auM8bJVVD9/aMMVUQsT2d17M1kQKk2DI/IbXTg3bFbhh//KPQkDVFwAwFh9W21OO6MqZFzb6
qtgYD1Pl6NRk7Jgkga8d7MbFaMjPwyPk6k8xxEkGSR6ovYAz8xgUiQLBK9ivdPGig1MabcSmyx0/
+gW23s1dezkJkZ6dCOS53mjCaYqfC2bZqHgbsn9PgL1tXUnoL7C5shjpIhUs9hl+vdJBqfVhyW/h
LvTQPRSQrUjFxTJsPMRdgwosp8nwcsYx6fMlFPV+nbsx+jLSN3quRKm0QIvgP7SF9wj8O/TbgzaF
xyNotq2FVGLJEJKUvjEWJPThor/pfQh1FPKQJfK7/HCZ6VOHQ515xJYlMenjCM2MhqKQit6IbQWH
eW6vOgCn2XJU2Q6Z134qO5gmwg8nmuZglzj+XI/o+tc3hXCgSYKQCc4SlBoUEKzRbuqHMUq4+noI
ZkraC5zEbO7yv7Hm6+2ayjsb5rqDZnSd7HpjTLpmfvyFbJNNcvImfe1Yrdk9RH5YI5r8LAxgWyp+
3EuFq6S6FSfDND4yj3IQSZzho6N6XTk1CvgrPfeZ+slJS7uFnRJ19Pqp0NRKtD80VXxbSmhMV4t5
eQRgx/DHw+qZsbcn0otvmrt7UWnBzTCu3m4RwkCsFuTRh9QeXeMeCMrGxiFLMxr8rMRfodERCxKk
QWbuxJ0F1FgH7lMrGl5c35/1pDPkQJKWgKO7o1H4xexn7JDOoHEy/zeX0lwYf/GBz0qqws6iEFwv
FqiVad18XOLCnGcHfpEVd5SfQRa8z+G1h3+ySnkJnrQ2Zo3kYsWvc0lN90dL7G7A3ooFx22l3FWO
w0rxDjU+B4m+u074VGOU0mtWXdDd/Db8QGm6Co5K50cL9vyR/mhVRiRRpBPcqk5Cs3KUeUpMryu1
qdapWyOMyVaXpRWcbevd36s8CwxR/qZt3S3598sfJ5vuLf7lralbSUeRxplF6GXalxRHLDA96sxL
e9ruBguF652xLh/i7TPV1w8j+ZvB7/3sGJvZKacZQRIapvUSbJKEsOlmIZc43ZQ+OM7PY8oSSga0
tsj41KQnUV3/yxHIuC+PVJxwyLk1TNCZfOY57JRtSQoHTwhLHhoIqUi9iytPwNR2pIVvUMHSr2Eg
ZYRA40P5+9tVb/Nn7rSxu5kIzta5CYQ1yN/BURxbxXQaFr+9pQD96RSZ7AIq1jcNq6BE6I8HnPuF
OTqxC0pOSseZeSUvAtPr0r3kFbkIHqydTK/ZEAMEEfSI6YAxRPIlqBVRFn/NM/wCBgj7wj/jnPQJ
wM+GeCNU3o5Bn2XVi2AviZXrG86dsy06QVLi19UaNlp476USBdaBsRmJmjVEon/Q4P8eXzJcMzu6
5GrSTXHrrvcNAlbed2S32xe/i19K/nidXlVh+MYXA2tUVUwjMpLusCXoeR0dk6l6IV/jQ7e1WsOv
bNrmcVMPLqwKfjcmxIkPVt4cos2EzBB3TyxK8uRASO+lTcSTwYpEiNciIIsMZHAWuMXNra5E9PpC
wNhbuMk+toOMEHHPvDLj+uh3KuI18NUqLo14RglZcPbaRXBFSCdIU9ZNqJrt/Swsxr8bZiIPDqO0
/eIzA2cVDuNVzMv8pDLIrpWTskFr5DK4nvvVsEV6zsEEC1s7Oe8Blk8GA77P8cNAC5vSWKsZauEQ
WLpvQmCzaZcoCX1FkGqL/g0cAmHrECDqvWYBG4UAeVN8bvh9/7hPpNS/CcD6Qif2FEYUo+WMgkvV
zYTfn9CJEYyYF/GM+MnMe/6dvsa9AXHS/7RP1t09NNNCQJ/X5D5HvI0rmpjjgTx322XxDb4ag/E0
gg8WCBgbKApPt6J5SLRXe+S3/pOGiBkKHwsKVgl3Ej3cA57IY3FQS61tkANYZ9bCx+Mpdlnt1Iz/
qdXXjX122KsUPOC0hiO/go4C5w9D7a3YFSoRuMftokDM/fAlHAI7aeUb0CG/NbkFaRzVDbn5VtoM
wTBhvFt9h67e/xS85DusofvyAuzo+OgXAf2RxUvS10gkchGC7DjR8zPoQ27N4/G2HAPT9AxtJk2i
6wzOjoukV9fYBUlx0eJAp9lF5PBTQb/SboF/SnporF7eX8LFIMwNjVOgPnizHTZf+X/VGPSqKtv6
GtZ+IgF/BX/K+iMYXV4HzYnvQQ+6h5TaI8ezllUe9eu7HmXeym+bGTh9K7xPbKjPyzaj/mgyGZ0X
IHePHec2He8PLGFEbGBLwV7vDtMLaQJNMJCW3+qQrmu+jWxWPCP0ccGUjADdn9AZZ2sq9NFAxGy7
p0I13jbyXhnf7EU5NWGwY14FdXnjd9BM38vW+tg6ty+rs+JvRAgctuircjy20pQG8YUg6jj8lg/V
FCGnEotL1qH5T+n84v5cSUSK94StTuU+B9Lsmcy1fGg7o2c3gtEYXF+lWpFdiudRbZOx+l3QvPw8
U0+UwPN61aFzVWSKZJRuVHYRd0kgs41FTrV3+etT56509YSBbwcc2SykTfijlUEZgQG81Qdn8VYz
FFNsaNgIYhnPIqoGNGHXo6jqSSY+ZVs8YgyPyamdowuT7yMG+JIHi3qoZmMi88YLji1wtqODT6UO
5mkoxkcWMRInJPWRsB9XIEP6tJR1intvrww6EArpnoQqacVSPs+LcEKiFXB4yRzIYcKbMIDk8I4D
wS8gWgntR4FucwMFX/bB7VuluQhkFSpVXf0H2745INs/iewuJ1SvpX6r0Eh1GAarUq3MyF48Jrbe
kBmKFm1XV9c1losg+zkie8/Xat4P43rlTc14y4JPC6YV8zYpnn4OHWUe3+j4mrP919Vq/nZVuG44
NDOpfGVVGFAprmr+ZMtMRt5ZUq8u+T4qTUbWTKOcxWmqNSsyMYyi1+uRjTqIm+VZCGtjGdkAdc3K
syQCsg8x+sBt56cwp3KuTC00oIuJGnL6D1VRrN4IUaaon62QA5wJRcg0jK+oFAF8L1/fpwPF9lX6
+gPr4M64cek5fTrAePP5GL+5Ik6YVAqmxV8AlaPHnKzOW4TzDLl39oLpuAOacoSoLM/WnfR6w8mI
WYn5gURj7t28k6mmbP8EVJcsU4HCO5602MlQ4AicXeIis6WhkULJvkrauMjlwRvM0lwenLj5z+K3
jGGgsuJPFD3qE+czTSXDmdS3134Yb6+7fWZ564qwCwoazqYQ9f2Eg3GZXA7cTcvu17Ag/CdCK/NI
WtozGyZ/ASKsaieTbfszI272ZTZV/vvPWWH04Fy62cBJ3HCf/+aDltvRcNxiAB5Dw+aJ6xVi3BJU
2NjABR/RcfeM6ih4NkcsWusd0OeFXc33Z7iW5jFf83s7Jo6LnfeA+rCTKc/XGKN1F+d5IRQ1BTtW
eEpK/dUwMHhkuVFLuHLKeNqYVqqw0dhmImnPt6kyDhM6C28nOZzTIU6VLeZJRGShFh3TpPVm0ahJ
e52xaxuB80ZupBhdhxapEO2Dv3S2gpVGgIGI3c6T4Ns/Ms6kYWnqQZuLcIanWVVZD4mTv0lFaSnj
/igKIxYsdDtFfLWYDZ4SCK3kBz/sGYB/5Zg8jA0sOe6xNnkh1qYYO2pIUaBNSXuszSI/0Cyp1yzG
juVCIpYP1sJgHY0Mfo1ThXwPYfvcQlQliKSPz/9GahwsrBk6G3EC05FeYvrsAgNVPZwnod8Llj2W
NDV1wYFQKoyHDpxY9PlYlFeFT7dQujaX/Kz1LlMcC76unFa70RW6pH5UksVrD4PAsV6DKbDQHcYV
OOYeCZQbMLfwFe2vTsgRiB0Vr47EEc4rdTjvZLfCEBI2YiaYfymDQm9AyoS60/u19/URULExKobQ
0qAiPoR9BJJp83gKTgPfbnbHdVwH3SkR7/kV2t+igLFDhpk7eFVPTrizGPtGm6A3M0azeQiSvm/E
Dt7UmAmKfnylab9E9l8VvWVtZD7HNE+7PXkIy0GkKMQwr+9B9UVlwKSzYzbuMPPPJVOYqDoc36gI
PIE1cSLPdXplIH4Ayj6xmMWrPW+WWM/+07Rny6GXJVxIQSKFLwb16k+0JzD+DFKyDwGqkib0O7jr
0cU/joWTnHpXDn2gHsxQHkCMlez4d4eed8DETeeZVYpFboYQjzlTboQBr1pJJFPyL/Lpu00Y5unl
PAEFBYrEZzD4HSwwXEhZKPaAB1uQxr5ZtBFXub+idFwpopcT1veAk6G68VfucLaAegzig7GdXKqd
LhTXy3HdZyxLywEoE6uHMzWL/74ka8xN007HADISNxsv4po9vccZH1hLUwdvkvtfmI2+iPbhramh
i3K43m3Vo7xIYeELyXr4GA7ubNDZg/K8zt082BT+lVyGvFSuiBAkZOyZdOc07bsBvvWC18W/rOpE
0gbNyh6wkOfOIsw6SqAohbLv/IYvGgLrP0ZwfTi8DmGHolfDYDCXCixwrONJ5rn572bYQuH1Czu2
rs23S7IzuQg0bINEPAKBpCv3kXOrTzHCaBPhXn1A9rpn/ySF4DlrzLkGuXsqfHCUtoigik1Dovil
4yUJ2pyORJtthqB+p75YNNtKcAxcw/GT0uAQ0u6K2Vcmgl0xHXE8VwD4Tflz2A7HpPTKwmP0Hy5r
6YcAIwfceXkbX5o3bjnDQsGvuy3VggvOxXLcz9FKlY9PbO58WXni7HtkMOn1hkeHXZOETydLxX7y
4e6o3erVa7Z02AcaYwUDikNX5VfpuPTmlznclAT7cO5gK7JtE3ONGw5I39qpHkRbDgd1nD2pPQpX
xrVYQdMY9qud0tlQEOCnklXqjYFAI0jikXB+HeaI9NnFzz63SqngN70e2IM7SgvhT0XKVG+McxOS
xuvg/El4xp86BwkL0M03OOwYdtEKmxgXz2b7UfkP52qmPAAv34fbGNbFJU/1uvqy8KtsMZ9PV8ZF
xYv6Xv+nzPGqkzFzEib8UI8kvy5qcHC2Z56IWdpF3Nv1Nia+mTYNpzpHz7r4XHCGHFZwBN/t89E6
7w2HlLHzYG3VoaqF2RXZsyy1w+ff/Mjt82wYXR5WjV7fO8e7aCXYL4tXoE318owRBmbM8lx1mbT8
+zYfbo5KVjlK7kljd7plsM9F/d/ieMG1P2zm3nHWj+E2vYBW8ywKpKlpmzLDSHIujH+Ybvp3ExAI
JQcy4ozNXRB2D5rIb9/LEwAmzYMfGjYIj3vLcbsLr+rMtYBAubL1BeusfUhuZPJ1a1k9OEP6kjD3
1nMmxMBE9rsG+pWxVgD27ijmxLL5zOkgiqT7jw8Hue/Mi354oDFLXr67oDcmamQ7tqMmEz40WYpv
x/1adxbRX7cbC8BpB2wmTe5t18TlHIi2z/UF+HATinmTBamgBSEETWgBUQIBnJ+XjluC+cKK+OVs
efXZ4x7p2hNeRsscgPK2YcQ2bxXu+9gK2loFKJfFEyRpDqLSlHL8iuOE1t6iHxv0JD9c3QumrnTo
0k0UMXUSM+ntYitoYxPxj0hGV4c2WludOZoar2GqRCuUo0blg7K+pB6ygWR49xNtF5P7r8n6jVQO
hmBUI6lEBWE9WgmwI9Q1hVXfaS5pRDsas+Xsl5Jy+9wtLiEli+wJHIqzjX7Cmy0Vi2owih892Ra0
t03X72WK744fuHgx41dxjzbdr/lZPfIjVgGavYaWClojPVaOgLudigGZg6TLPBV//7YfoE8shGcY
GxOMJseH9uN5jxmLlVuWLS7iLTMlEa5HZ7NXIKj4X6ohbRkx5iD8KjrEjk9FAj/ThdUbBdGKJ69I
NpnxQHHrEQiYQTxKl+kdlG512E8U6je5SDZxng0k10zTYLN1eNPLPC6wWgfCdc3MHbLIYOA5l0JL
Xu19ZetCGGrFIEzmsCY40DEpa8GZ267A1upQvlsZH/y3RZOMa2Bi+48LP1h7GtQVsXyiyoo8K2kU
xIYUjSCBts4Mo/kbZCslwNga6dH1chYK3t39gio4t/CEpZmhuoWiMsDemRbIPyuq/bPgZsHuhttq
nIgKw22ZWzmQexYDiQx7GoiM6ibGeoFIeqFa32rgcegCo2sgO0sKCFZNxYFAq7JkZPIxLV6LN1hN
i8Jc2+xfqL4uVqEj+e5+r2HgtlbXt1kBP7OoUM7pcSML+1CcDk2IzRhWDOqxMAwDiMsMAHrotQVo
Yj9GrYR/WaDfhLFaOi5crWoe6h4zJUJiK4ENWLM2bHiOfwOR/pLU+cgikK1ldfpvEcl5e+9/zuF+
MxmfDHU6VQZxJqah7o2z4hZmC7MIjEfzOyHSXnxn4HxvWtpE3Hgu+f5Tht0oad3LEgTOyuszkuP4
as7skU9wM2YTJ6Al/6SS5BPH3AqP56a7Q0fZWSs6vo/7STalW0cxAXVAVkRGKX9iN9zqSrh1ABpU
Kn3zntG5Z3N4XP797B8YwIwu7Fr1fq8ajeEnxP3RtVqISEWua2wFxGiu3AU2iRcGapzp+2ZXk2vd
2Sg01MjWp3rR7SpFPHru5RJ3KzNpLmlbba1jgO2lkHflvpqsuSmWFmYah7rfuiYVmmdF9fE225CQ
MsEftyz5M/ejYUK3Z4TptppbqNW5u2SsYIUgbBlGYRPyKT7oV1QukazlWsPkHrO5tqZuDE1ZSW3O
MPn7EPJA86g1ONOmf4aHLQy48X5lKp3I5eaAmHMx98lV4lKOYPih7idPrrEIJXMNUp/Znea9Uhb7
SHMfOVfM6Se2zmUM4f5N9TsicOc08QGsLgOSJDzdCiyz3ejHqDA9kqSE+eB1sdoRCoMINy8WxI7Y
r/j8jReG+0A49FKIoH6avGUeMZloKau/fyxc+n0Ii5L/8Yxzcd4taNeOYTeKh5bD7CFNPb3jy9fC
tVVLwO6spCWOXxbWuSlmeZr2xVqbnmd35Kbl7eNaVJpaHbQ/g2J77ZYyTi8aS3PiLGNa3Myn11WF
T6W8dRs7zYYe7qSLrUk0+pIyvLcgBk8GEiwUbUXTkMXHIG8LJYUD3EEJYqRjQH/rvDnRjfNM2xFu
1A5vhO9UuoALU7JPG4vdSlGpfIciW0Z07D1P4uCbtXeS/HlCKxkxClk7tRbmdLAQRWOY4unNe3yH
8XyHhPJ7Mry6iSTMc/rg4SW6p5sDn1VdKJg4vw+/nh8do27BCAyPYd+om/CoWcc9bEzjnv9s8F+d
u8c+XeFqFS2T3Y08M3KZ5BZ8lz6P5q/tKfNoEWP/VjFSx9ZcZjCODjT6pna62vnQ0OVTcPzYfY4n
xUBko9uTFUTQNm1GAtqHEEvh9Q6VQk8/R5Fdfe0SO8geyx4A1mTo2g8ZbNXC/Xpldn5BTPv65xYk
5V8a6Zhqew1SFb4DoMuTBkPA99UKXD/iH62FIjxuOeIuy2PWFA4iwDi4aw/CErewCzE2LtYhRB+N
66/Sqi2xipe9MKRSrQbj9oop76a+S5NDsiiy6JtSpKclrGVbbk5RbA8KK+AmdnfqScmTbj/FPxQq
HT1uzS43B4DgKBFiX8Kv49dOWso1v5018l/tlIdirHnDyzG6tUvb2LniJQyeEkjO5S440LEBQl82
B3OawBbOrRcOYwoVXO7KFu+rPHQz201lAjiejDjwqgepmL8D6usHHf7rkHyUltwzpidj6w97MGRO
Hb6XtM/zQ3FemzY+IK1UFmU6S242GZU5pVXuGzwdahqb832tfxv9SQddWuBp+RO4qC6aXxQ5Q+8y
Wkgc3PLZasrsb1dKe89AKrTzMenkf2oOdIkuXZjmWGvocbxceb6L3NIrlfyua5p214zytU8SNHm2
QbMlUQN6jvZji7t9np0p7mbURIO1MgBQlwfJLlSPCoz1aFM4I3UZ0BEpGRp1QF2yBZANcyeOpm/w
6nG+t911Mz0FNzgo1jLFdrSNzdXHrimASeGJ++S4MgObzS/GzWJO+CPla5V+Y75OuHZ9zerGRvIT
GSefQPKsU2WZpduRXxZlu+tHcrt66ocH3Ai+ZDxKIE3MVe6iEZnO4w/W1xBZGfvRslDetwGU3H6c
UkqD3xUSSBqVMQ6PycLAJa00eb56uMc8kfQPu1ynziGpPOWwP9U4xU/bkMbbqkJ26T7eYk4qFLdm
lcyRPuOdBKBIj5kGfeTtXWDKi5XlzoN6vfIayT+8Ol4LUUdveBF7B3kw5B6Atg4Wf9jws+SW+R2I
MOs2PEKw5I6JJBL0BrvGVwpUfGYxoPhlnOg1TAG4v6Lufr7emNsagzPRbCfwxvxUg18tGMxzAwlY
5/DtL9hkehUtNE4i8mHCr7ORgHr3H1NePnmt2GboYlqFM8bjPVyzX4rj0jf4q6hDYr+ONDc+hveF
wm3QA0MJOdQirrZzJqJqPiErjZU9UYPIZfkKwdg2USJeHQ0p3GTCijKFGPX+sWjnsk/BCOF9+xo+
ZtqgON3NSeFZQCyh8kPmFQx63I+CMi/QEjfiYCQyMxJ+sd//IDhiqjnLuNfpw3PQTGC9y8mPlsYF
R8isKzZvYnVph8ZhfipRQbbRGknWB6H70SucEgOy6NU0B/+tmwQJ/xSNsfXT1fOkpvhgnUAbuUwI
2GS7HaNkrN00E6H9so8x18hqBk+ETgOTr+wn4wsmGE0KHXgEQyB9cKVxEdtwY9f7DpTkhMwFmckU
8ukimIVyX5U9uwxylxXq01uaNB1ZON4nLrO4wjRV11RMhVsu8DDf/e/A/K+SMP6PlQc38LK7+XkF
UW1Y8kIYtXodCG9DA0LbuoU62EAPoHKhMZGbiuu0WeIoNqA2uV6Yp1kwaUwDqpCkWpblWceyT0H1
DbHtUK3GHZ7MfXBnrP2BKL7dBvwvrYLnwb9ph1Ooq/Uuf5AXDOpu1nRP+BRVoupBDDDKbVwExdKs
ykuZMi9v6KivdRbzo0jEMyUwjPd4w2Cbnx6stKEz78pnAMhE0aTZh/ZH12Pch2YSMCNtlAxYX3FZ
Dh9VWWIMul2R/y6bdTWnQUE5jjMP/NLUxBHuDCa3sveLanlqBz7hCDqYv0D1pPa39rpSdVaOjTVM
Tgz2FyLFF7jEShDwXIne2w5DhIOvS4D62AEG9gcuuDKHcgQZU2+C+swdQac3tRTPB+eK6hTg9vpQ
+ItzNCDgK5YlSBClqmgsvr7Aq4jG2MvcYBOpP2oeYa99UOksj+b4qi2YlpO5e6L2bAchptpEGePi
OpXwSGrM99uOABS7YkZLVlhicP5SNFXRTKwWfRbJuequnHWJ4z97+SrIJtYT6zTjJItvJtm4CRpS
kxoUHYjsF+FmX9TxFxvEnokR1eoct7oHXJ1HHbqd5EVz+ueyUjY7BGVA38/kef8b2y4Yc+83sXY6
bumVCTqqBMj/U7Ucz//NbKmmM+/DPFrt5OloiUUqX+h+6mNRJiwCiHujnzYzQqMKWoUlTA6TrGHq
EImQrqIZfoBJPIzSph6C7U1DFpzHQLgxTxvs3CSYNJ0CHaFaV54K9H7+5OzoBE9pbb9Xn7H2mSUW
H7Qsjq5EBiGWvtR7IDs6/nSmS9XgvTQvBLP8vEiRApB30ngO0VrOpgVMhNR0+CccMWQzjN+FYesb
yLezb8oPIBg+1JqlCfW+Np5u4ZKw2Hkb2CwhKQcdHiEVG7oT17J2vLQoNDGPeaC8ZBy7neHMfh2l
NT7GgI6y4MUzQkCCM6kQSBV0R6b6a+K8Uz8+Hdw7oBqtPEVbHLCnP1CF8nBAgnFijeTxrCcn0T5J
8m9LtdO0zvcNAWY5MG9lTry01XNiTprbIQw2QMxfKMso45+/tPOLwlSRqdaTh4WX1Mox0066Oujy
a7fmMLwSJjHKoFQW9vp9qbsGw8zoI2TiShyt63UD+13a7ZzzE8FYggJ6Kp3mjKnz/Cgr6UochJly
cK6xJeo5SQhDyg6JIL+3o+qX7WVAwZH9prsRKiI5rJ53mtfuhkET77Oi0J3zdR4Prvwyy2Jrwx22
YsGbRSixz1MJdmo+QArGf0hEjbVh2CBDg13aaS7nASrW8R89K3PNDhtJr25HV4gDyXDAY6kJA5ou
hc4/sRrYFIrNOf6TkZPVTmRpRgs0bUU4tappcgpwePwv0xm9p0OiZ7TPH2dUneb+WEoqbU3KX7PH
sdIbSqSsHHBUtdua27QYg6Ow/1gL9HBz6trd+IaRi0aHOC9KbI4Hhu480t6aT2O/4IhAhFGkYJg2
F3cerRVn1EEfktiep8CQCZa6Mb9zEt5UZZczxo84oZVbIpXEQGSX4he5WcD3w8mZKSCd9dQXAsS3
m9iG+rvmegkVpMv9ES28JA5bGjwvZmRA7KcsrG5hTTqKAwpX1uqascEm2EaCZRIvGue+1Yjs5gEj
SlQ7C63dNYWqrkMRP15mFh5srImaXxS+v9mIPP70w5rtB6JytEnkjm3MHCypKPJ6FE9OtdY+3NlQ
TLDqq52lAMaKws/T8ErPhznXjtZwpIaReXpXYWuJwbPm4w1+rR/rkf0ejo5vAd2WyyMJBYOK+z5j
8cFWhu53tGLRw+HSdmAD056N+VK7TfAx1bpddoVZR/jBCWy3wuYZX6QuEOdrK/iaYYF/7yZl3+6W
Un1XmvTlVMpqdBWJsUGELIWyWKiS99BfO4c52egMtxT1gAZuNBRuZRK2uYaCt5WAOWUu0RVoZNi2
0fq0vGK1FKXl32MrXOmtEE2rDsgPaff6+ftdUJJkPflaNIn6NWq+pvTJ0wFApZlGp8/yffDz+lIU
eRq6gWPBJx6CYLXTTE19+Z/jotfoxeC9WsFTDoWG1ohvDxXcegGT5K5KXXe0/8Uz07pJcVohBd/M
wK+TmjtF5M5aYmQ/janMtKtMiMPbDmHt3aUWkf47FSXoS3DrM0H3dlYEsJ54bjasBNvfXbTloVlN
FVtvNhooi+a9/iBYO/eZRQPzTWzPh2jmZLqXbKiZI/mDIUCg+Y8s8dJDvT529vg+VPO2zGoO8MWq
VtdT3CHXTrGz6jh4EYkRWkATOcJQJHe7BaJ1VvwHpJaniqTHKsveekWwRuUIUUwtDB4JbE+VJ/Jx
IWa70sh2JjXaBE/uByd7LLfjpwMm0EeA+YBu81SMXKKniTQW+gSSObhnVb5LghMoMKLWeJZanTRu
ufHln/3o3yXZuJa6ZMGBQBjkS8Kv+PFEyXLzeMWHNCOr5CPWRBIrPOFgzTD2r9ocJTWNdUjFtO9k
vjAmVak9KKp7ZWFuuVa/ED+OBSuZ0Eql1n8zcYYE0ZDeUh8/8b8FLAaHA/FN21rajlznOQApYAKS
eA4yk6VfP1tIi7ElkwWd5jp5VWVSO6S7VjbI5JfefRLK0TRr8JwRec6DIU7+aB2dGu/lPAYQHVhG
DZsxf88wreP965gSGpwm9DXc2ICZSIe9JvBUPCPkjfYJ6mPQc8R2QHY0tdYzyURWEXKdHosM7o2Q
u3Vfh8mA/LWqW7TdT2rXsvRjLLe+uz7ezy57v2rt+EW8wztZ6+aisXcCbqi04HLoN/Ygthpd12Gx
OTp4xBt4SdESx3K7iMad+gGjtBZG/QRzJkezAa322+J9nPgpukndEy1RHI7Ho/w6o9x+WiLvz3yr
sfQ84BOid1A1fyKdZBEjN9Y+15Nlk7vpi7jsTbGqSKQxddcysq04QrDUb5GkCF8P0oAHyyLcEpKF
t0iIvcGVQsk2qgETE+86HcULJZMs7lFbMR0gzuXMX6l8h1o+UGS0GMhREltVg26g621PaHxh7/Jf
/82uo6wHy5a7wnUs/iTNlFr+kh/A4Jar5dFhgjaSpORWoc4Bnq4cahlxvHVI6NnOIqIhu7SFvmTy
kaB+TL/tuD6a4L2AhGeGDGugK/U1NAPvWPxKtmLoIkNDJjdEXA64R5ooCHNFSzyLYQL4r4sV8ZRL
xoA9JUM1/Vor8hyKLbX4sG0EWoRDJ3lTn3+yxyioNTqmsfZxt/bCmjvMASzns8L9JDFDQh2wN5Qh
w9Du4fLnJa0QaahUtYE1wZ3+XU0u5zkRQBxGdC6zy7US2POabFczxO1fUtgUJIisPgObloGXZ6ri
TUvBFz+Y2tLeiGtzJULnXEzaEIB8z99/evDq8Y/XZ6/DlRojyOs6UJgLmifeWIyhpYxEEugJTfvV
TKWY7BUIO+z5gBtxcZntRyVvaMTZBh4QzCE0QNCdVCYNsOkOfImA8CaNLVNhNhVeLzCzxh4amCKr
D2z8j3eDhmDzWS/m1+GcllS/VucEaS2m6bmBQuj4OoNfZD43UOsp0Q9E4iy3+3TKBvepJy2rTqDJ
4aOWAxeCt3Z+mhXiIKHt1fqsCFZTOP3IXEJVBhtnESra0Ar/QOwfY3OD2IAydKTVeaX+51VzQ16y
BGaQgqsupMuW5NryTbwOv2aFlNQEqF0UKMJREbdO3tpvgGzQhJw3yhEyxqzmxA/PXY0vxOkKHZon
EUcHazyVVNRVDJz4d2WD6P473frNYcnUNn8WtVA8vO5AyuVr+W1ytKWKsuZZiYvObFIES3//nhzy
utc/MGt11wVrfjtjOQQiXUBJdXaxi5a2gLoMaD+bBcUDS/8xnqP+AIHl1lrySp+UHJ0EYT1Dav18
VoTJJwO9UJ9TLUMt6yqFyDTeiwNXPgawsEyYY9LJoMgua4p8P6BRuEjQISF7wpiG9sr8Ob1pgPVN
oPNGUNWSzfYRpevcmxFF7D+sLnNEv+Mu4EvnwApZV1XgiMVzUDhQ+sMBL9tn6Huil0GZDMxqWYCE
yYIjWY51ZLYoaiqB9k/yu9PivGAvmR2fnKc+IhB3yk8oA4pZQ5BkRRXViUnGgoso+2fYEYpDWNww
hbxKLp3CumeDlCQCVtMA3zmzd5Y9FOqUf6BCgmxBtGLQu+X42vNR6bD3RPZfKuXalxE8SOQtiTou
7+O56i+wgl5ueakChvb5DgDwnlSXLF4FSOum8D3abmKMT7cK6T7tSnPJKggNB5E2NT4rhd00BeTg
mxXCrLyi2DXTpTNqrCdYB1NsGbO/fUCC1YB79h6nFa4zWbNAcxjMv+gIYSZqdAOv7BABWZNrgYO2
xSzdXvOZs1R3QCTmcQT5aFyoo45r6LGzg+Aw0XahqGavDEERPQFhvhfPhb3Pfl8dZNLEeXE0Y2m4
UUaB7tza65rkJxUJScIn3ijAawSLS8wmnJVrzTwWj01eK5vHyTLEo9jqJov3Ae3BwSu5z6oWEMoj
s6TH72tMCtu+ZqzfIq9hm2+QnlCLeI0ymTim8kWzAydpJrNot2OfYTEc4j0Uj5wYhm4LpTpNOAOL
58QEJ+/6kMhLPI7CRQgyH+S6oG5BhUZhAb3m9Q0i3wziantr1JRuFb41MTfslhsC4eolSpLXIYdc
FFclLbxs3TMXOLQgFICVKifbCSw3G1nSNJKif4kx9lQbPS/MstBrclv4f/kN5kTjCkGXwg3Ot+1E
9/f2Sr8CwnkvziBVkUTAyDunWgoT3twJDYwkZ77cPoRQZJk/AmxEFlfDMGQIpAZ9X99s1fDfjbXO
KpSqLpA6JzZBQl7x5rmGyR5OzXQP1oJ7nBiG9sPUd5lRzvXSgocZLYi/5GjT20P/Eblrxmr+KxUd
1BooS5MbFqqLOPbh5+v9imtOo/gkMFeJPjoPeiIdOF0olvMLidtEanlNf/p/dGgupXq6tnQ3yM3z
IYBD2oJtTtdXdAhp9ADoklXSu6bNmePED6P+OcfOOhLzhld6uwxRF+GZuK38vdMBEjkkDb53BHa6
YqN92t8BaZq2KxGGl9azfI4o2kv7Qobt9T5Q4rAMAApLaYEu92mhu0fuQAGc4Lo8Xf9jZyxg+BRL
EZN7ksTvhe1Px+mxjFM2dQ/Eh+APR2p9Z4jZzfr90kl8vt64Eqm9c5aF5xxsVXQDaD/YZf2whI3X
traun53+pcy6gJkbe804WHr7V4dcl2MYu4oUyZVN7wNd720zyRlzTu4JEvDBOSPDKdWWgGLofIRO
aiHJUu1WSPwv6OZWZ5Qyc2g3Ytmg8HqSFtStqKW0XYBuyD/lovVTKWkdrs/xbR1pQQ5p/A/cKV7u
CdxuBcuDfMjh7KGEVnESvr8ltqY0qlpU9eIT8q1MgSF0+gOJyXbhu9iVAQIHpAe2bn2UVKNKtvWe
XCzW+jfW1fhCpuEutJlSC7rwwjEVfKd0S4HqV8s5saGXeiDWHmnKgme2uMhrUq3EXdRbxXOSMJRn
BLY6lJI+Pmi87bq/VOxPCCj1bJJpsWhjNLolSowK1Ifc+1J4vDlyMQ3g8NnGZ1YN+YYIcRAryj6W
Nn1f/X2r82NgscrBwxFFQlBp6I6Lb6gUyhMZLLkjvgcrMOv1EMtdvqqs/Na68UcsoG6EAG8BMByt
TAiMX9bVmsAWdX8nJRUVO0T0iVB++7crlXrGFvFB4dXT1vqlwaidlcP+9WbS7asVcO04dFy4exuV
HZ9i0mqV0lip86LEyv0ik+1x1Gd0DB3Ae85/JRCkH3zuoXv6adyECdx6y1+HZrwgGX1zGKZOnnNr
cinfgZ43ruc/zkTDA4nSmQ/CYGNlFqflLwnvclJ4kzaVi/nCSK9D1GX3GbfotKZuEhLaxOvh3hKs
AP6Lwd7sfDbTIS77UwmUhafFbvYwSKqL47p7FGCciIkb4JVj3wEc3UyTr4H7eERZJ/BsShZ2MShy
5lx1vop3igEGUqZEB7lJ6P2r3pOcFDcMgj3RQV5X+dGWwdKPhKtbq0GnV9qHIW0JMpNERWaCLNy9
1Y27u0ZHWfNptxWAlhKgZfKnxbCXCEp5MB5lHvoTP6sB8MgpXSAYBYiE8lo4TZO2Abnu/nm1IFS4
Ojqaa3Qt873v9LFTr4TFtIdQueBz/IMU2B0ixcC9NcdF2+i2Av0MvTg+OWGI3nuopBg4myMiyPkH
R7cLkTOpXHW0k+v6tHhol6SDdfwE/L2Fwv8AAM0h/yMQUINLAEZvpb9a4vMruINi2denEU26hC/6
z6CrLJmMQTJQUnS0HzCNR5d+y+9QhdYG8KgUzdCuibM9+nCe1MoLJaih+VkrB8Mcmhj1YiD4uNO/
cI0OQSoYYbc0NKkTaLtrLf873ZnNFBiUNrwihc3QpVrX/9jqWfV9DVaa4Pq8uGAXu0Me7VyI8GYA
zVmMDkbO6CakJY1Xa2IadYM8fkivjXzXwd7XJ7X2D2nmGfkDzDRFAZgEJBuXvLlAmfoxkTdJjLl8
Qeah/xltFCM6ruOGy0qzdo+pm6lcE4e7F9nBqqiXarVNiZIPJHddj3/7+XnmGlqv9BXU2OacmT1H
gDOrdYHmd7nBeGFZr88MoQO810Si+qa4fgC5csGIGjJb6c5RmPmJoPZOJ5Rbh5SRG0CHVUZZ8tC2
I4ctwcePNM9TKoD75nFX+3n3tnSL7AqRBqZm5NaKZayW3bR6D26iosjJnQ9wAbcJ4N+gvQBvIZkD
wTEUlH2y0CjDa+1E5qHrEpXdqJE5qO5c+zqaxaOJc3VRfDPn/6iTs4FQEgavtUzLYjJdqOwEXG89
qmNBwSvt5BhpAC4Id2/XjIXLkpqWxBI8SeFSVWyxlYHfD0v/XkT0UbQKgxyLHXzxYcslvrfIRYuu
1rJ0fzev17utu6MZiRL3wB8stZVfl2pjdQThdcneWFJoKOpVVND1Dd9GWdrKrDFwDU/kLv/A2+kw
vYVhmYpewJ4UEA+9eCF97236Gv6gVy0HNsIk63pk6Fu2fdm29jfVeo9jzUGbQVDo8tI7WM16VPI6
rdn8/DHHrNG3Tu8le9PVNKv1018Z8W+g9vkUxsm5LAZpAQ+EXfZN/dp2PstBnfYGv3hV985iFjS0
lDoZL5fFR+KEDjW22fkvexg44e0LCfMJOmjurjZ8AVQMxgCFbUc5EjE/C2CDxDmGQkPB7QSCAgds
TlD8WlXPujKfaUh6nqlh0iVUNiij6BS8MKrUPDzTn7SdjQieTIJMJr+K3TXnT65wQebEOmO1ulNn
zAQKsB95BD8yahKw01EzjTG8wU7XaWPlUTFMVTVQLoLs4M/bLMZA8EjNsjHchOe4r2Bj/8UfbHXX
0sJKXhxTTEqcY2nR+ll9X20c53G93He/sj4krPfZsHTwiPBu8XFG4Dtgre644V9iPBlJyY3VyV15
e16h/ph5Fo2osNvx/dsqmxTbmHOu0SFWLWJvkWFt+Vhc9kHup4Lf12Jkyr9ucPGV24bNFReuIEbQ
iATIpfpQUu3sHkX5gdiFVbXodpzdE9G+1E6EjhK7hjx7KsGe7rFeS4Yne+xA26nJEht7nNac7Ypl
GPY1J1XJu8KXNOdkIzDQhiHkDm2fILvB/NbfBDMLYnKksvje9VCWw4v6c5iIr/HHUFE+I2KI74Rc
QTv2R8+XfcchO9qw1u9TcszqQozOaG/6vh3EDY6tALOYgwBl3mwAT3XT7xGAspEtWl2k3y94g9+O
lRAxhD/CAPbhdhEm0tvyLnLfgyDhx6whq6+s8qYsedHWRe81JMRcZI+B5UswN0f0BlqtKlh8kXum
Mg6ob8MLyIvllH2ry9mECYLtnCP15HY54TDNHWGXA0MK+FwzhIGLAxeljxSNLxS65UROaErz4DB2
U3U/c307CLjRIqCjlzhJVfT8bOFFDNG8OmXLwYsryYaJf/NEM7az726m3ezRdRR/fKAW756AqM17
U5KQ7Et0LRKZrlYpwHCmNXuU1UIa7hZ/A8ZfR0X1nMMbrQ2fl3HhnyLg4Tikp7Vg8WOoqqWm15bL
I7VHHvFWmbTIn7HC7oOl73J7aZ7+U6M0gKlc55WzA6W5unfyuuL/4NMPryPxuMv2i9cOr77Gk2Rc
A5/Fe7GpTUvI7mVNwJGnKnWr0l4LTtRK5p+tEsFbr0XC0btJ2f4TFEfYOcp1AVb0Dqq11MA5vptc
+J0Z4vKkxbeccirv0aIcfTv4ywDlYFyR9ROEhdhEpQt9kLHn9F4S2BWLFzzhFEgKILI8x/cZK95y
2pEhdjOyLB/3wA84gLXHvqyRxe7zdYQCtmbCpcLtWUMh2b5CppzcvW3eyxWNBlSNFJNT5h43G0nH
lOvTn9lLFLv3gUNKeqSqg7IkrQJ8VJN076WDiGFO4vBUwkApKfn1tdEk+cjkFtIHa6LChAnetrgg
Xq04NE16e6Q+v6VuKmp4eJK+z0Zx6ioUClMMpRN1GcOWthZl3CL12ZGiZmCw/aBkFvPeIBMzYJsW
8XcQuqN0Q0+keTufjuAgWcrKMGXslP3ankIdct0sUPsTWKvMN7mB329Z+znwwJL0DG+tvMjrl1cS
Hh4zPEKA3n084UtLrxgj58H89HJSuEPn+OikQ0hscm+5JosuVv2gVjuGqKHoXmgTWtQ+bJX23LpY
zzgtjt69v2DG97MwLCwyDtEIwmwX/yisNppzS2RPE5vbpBflEfXPgrfOHMi8s0Fka2xVF0y0addQ
jorpr0ifhLQJWGoRjPpF9WNFpKkLem8RJJb62ezvlz5FS/xG9A51BwlomoNIPOlTaWBEzNsj6u7Y
s9UNtCGKcgYaAFslNLBqxFFQW1Fpq9g53PR/qi+SfrnVOIkD0lXMeFPAmE4SRcTM0g+MZPC8qR9v
eOSUY6AKoCc4tWiTuXhhGLsKurLLl2nH7Sq9VydUQTWLT+dKDbJb0IiAGEJ6A84fa76fff0WGWpB
ekXUdRmDOUP0BpERg91wQviPdV79zmQ8ngIqD68VqrW4o+QrhAVJLOYCA9B250KTFoR+0y5eJn6O
r/KMLD2255Zv2brfoIabuod+9PiOcwoY78QJfUWPkJQAiYPoWj2hHJMfa1vq24REfl81SK6P58XX
LI7qc0N0ilkUYkf4xXZdea/amBdfxKtLfMnCwBTvKlEZFbv/Xne31ADM2CoUiBAXwZeH4LpxbkrP
0J9k88m+FJpXC3x+3Nz9DVCqUIHWRNRskI4w4o3R18nA0GY25rj5Pp5ebse63ZrXghwLyJC19rOq
+kmXQUrnv8Hf3CtJTAIuMRi5MM11KGlo7AKyIyHVyWCWllXa9Ht2NLYL01zvzTk3ZzC8N9b9QoTQ
hB6VC4/2tzl4zLWVSqGKgM/paSUQ63RwbUWCVUxLvaB52oowljcopWfrRn6tLOyBfLMCBes/4Ice
r4ugd6MVTC+Gs/+pb6c5UkkGOyQGADsIypQQnGyALTYARBuI+87snLmup7+j7WuRniojIoEA503u
JjdeZl43Abpt1L/tZip5HUP7LO9dhNPl2pD2tH/xRERmP+G8FcLXGM86aAveeZCM5J0Nk0o48yVf
ugMdIhjL8pkw+qUWe49PrqiSYQE0K1NjGfdXk8/fw4Wtn959vNeli7yrkpvwdyTKHotJilA18kOk
qqAzh/HUt9MlHQO1leEYVy8JzdtH+kXzFVh9BmQ4t+OetY2d2JZ8HF4szEokyi1WgV4uPhui/67m
AbeHngUS3XaomPV2d+BtJdBnFIe8yJ9mjMl9Yb27o54EYPkiCela8pdoWXqaFjhXbL35/kmzpx8f
TsdO3lDdfCu56plQGwDXhshevXcbLW8m09AUEBJmSHsf25JjPRYdDtIiafbkdftDsSLPF77t0Sqs
jA1ochkiPAvfNDcvYwdd9u7Conuek+zQ7uUoMlDgpSr3LsonvY0kpsqMnOwiB1kKk4VdFFsNR4En
ov74xkZmbQMCg8/Dk6Upjq8yV84FI8vKkNVMMiMnayZ4mzHm2WKXrC7YtyPNzckXvEuuNkHD3N1b
FI25qyKKZ6DaqV534GFQruDGmO3IBxapIyLvtecPqvgbkJjBsyb8hqKwvIRqtl+cc8ZBwoYNhxBO
TtHryrhxQLshqt8u4/XRuKIJYrqH2MRou0upHdM6Drj+4fKnQ1rh2F5O5ZCRXOPG+tu31KDffb3T
PUlfVVxo/XofU9sjrjaHsQtfBmhFGUJX1ASZiNQfK5zY07d7thaEe54DPeNFuHZ6Ab5G+b8st1o7
fcZe4HAQ4+SKWbibJfWU95+CEE0s76VyTL8ZLiqC6Azilhb7HWBZj7PnmFM8g2O18ciL1YF349Z6
53q7/0pHQX0gS9JoYgAVfO7GjC+pSY3B9NCMrFQXgghzo3otHafErGTIcTDdUXSwFcTKkEqTfk0x
BbqkIbuTCKSEvSUOCwWDao6dCGBPb3PDWKAS2BBonlb5hZJ2WEPW7AkGfyf66VE+0bAdVYSgj8D5
o5Ns4nWVCezzetLr9RkTCOYD0jl8IvZFkQqvyPkCiqHp5u8GLP7W4Fjx02RhuIgw16urdg6MDs1F
mOeDDKf2/eAagYWgRyDhPlGlqWR2cYOSTqi6TgnT+AuyeANOxUBzVtsnbLx6sBpafxO93jH2FHOl
Z/lmxHpwikFGoCjo448dXKRnQX6rkx/gzPb/8lO0TsZDFK6TO27441eSyfzJdZyGfpjsb5ZiTy+K
rpQckhkOsrJMzUtOErqbVEwWGRvpa/DsJQE+V808rSMBOHWutO0wXNpto90cnK38CYtf/PKIMvRH
E8xdVh44RJ/ROHpX+Zoi9/DjswDxR0Kuz1nD+t8k39WGFoaMtCswKhnXkFOW0pQFUe3CSpX7UXvl
QU662b//1hVRMq5msT6aLQ8WCN4IBgaE2u5RI4KMkGfxsOR03zabYqOAn/Dkg0RCpm1EqDIS+wHd
2yiWMYHEzSBbpgyJqS3uHPJFT3xkYzSrM2XwfNLxOgM88AFOOYNT8ZXOeFicijxRvpBbhyr1H9HM
lJqy/pVvE2QevjTnB4WGEHNrbc+9ySX10ZJkBvNxu2GCQW0bkJGsYtLixDjgBtxyFkq58he9gKgC
Lf6eYelfSrW3dVsMeVeh2yFlny5YnAyZKIM9SRsKIbwBgzGcvpDjpOtGtFPVwNyDpTVCsHMOENQB
RvXS/MWcfz9oifYNVfDv0ADhsBcFG3CsFMbL+9XEY2QdTTUjVg0fHt4sTcoYOle7/YqneVm6Kv1C
C9eFVAId0UAmBamwGTBSn7Qbxx71Fnbx7YA2y99EkPBh+Iq4IJPKsdcTqb8id4UzehLwyVOi0u6H
KH+FOm7M4HX/RNBEOGYkGUW92xnJuc0wLWH3LJYf3GT9dPpwcMXfx2y5eX9VccxOlJt49xaDcvdl
dE/Zrnwo/PVoKxaFAgZYLPMVpR+Awiduiwgwnn4EW47Z1AaWrF2s4FP8zPtqo0lxxwPjrG+uYV8W
82KjkzR1FwzJAF1K1yTll+9aOHjCpe4dtkFuX1jg3yJaQOzsittpijTUFaTtNPFzULmBK5U0T0pK
Bxr0qFNA/UXOttRaEK/DOw2y6K4twfeaH7aetSYoed3G/CmDqMtvXIw0tpU4xM8q7Ucaym/h3QCV
imgGU8v3ndtJMIOZaKRQ8jfJh0yHfYIJ20xJhGkqTjke4X/2TmUc2OhMv0hQqTZtSdksRVSxsjE7
yS2fVqcgzh61LAKvN/IIo+dyoEZfSqFcKqhhn0SEueRaGJzSnHJWy6yB5tEzpBoUbQ4oQbKkoSAF
0Yx1HElSLjG2zON4vfwffFWUFsWDMG5LItHQ5k3jw2yuPuvNVl9jZjjkqmcwdLyrpgWj2bei3LOE
ZoCv2Yt66wJMuGz/WQvtJmxzQIfa4+2MF6wac8kTRhfXAObs7nGPmODT6r45z/fOdUQ562aMhN90
p0JLAqCilRv15X89qNP7ATI44Lr67w0IdOO+jIxxELPkf6Qaiyle6/OyCnditCts4+N8qEeTMdtX
tF1BERs/Q7nSBE1/UM5tr8Pbx2ro8GcQQmYKhu8if4jNBtFa649AjrZAm+dy79jMLhYKFEKufZTN
0TcyEbSfNyl8nRhEEomkgDqD81CRY95dvD0Kz0NIwgP2ND0+96JZNQMjV9m/4Q+MYtzB2kwLMLou
ZBHK3EHCFRi/Z7VyMutl/RphgDMTogyOvmsqaDRYw/fQ0XTcajp/yBYZc7aSI0NYOr+CmaN8KpEX
oBjwoHGvnBwzRuOgovqBZC8DZ4hGw/JnBK6EPrmOdI5BhXKC+IAntYMskW3VM6vh9ceH/6etrEb4
LoY2YX/pv1SUOfBa3BCuYJW2hBOIgDXgYR7fsbeY7p81A4r7/bfdvrZMT2hNrzvZ1+suFZRzAO57
btVdIB/XC5/yUK5cZpfUOdU/3qH+0aSoSto/Pc6q0skhjniFtwKF3fY8UNQFXx0mYaexsCqJxqeh
HvIijIV96mBeDcfTT7P39DHpmqygVD3urgt2i9e2forn6/sGzWVo22R43U2VPjusk9SYJVOCggKr
5tLOShkALR3dBBuqArPAp3lqvuIbWplWNOo906YIh+vzPwsciYSVX/u8u051gzFdq6aqrloGdHRl
YJ31JT3tG803fPiZs63Kb2JlCO3NHJhle5x9x7dvAYAbxYApGYjd0KOoCIrt2H7t85B6t/EjAqNE
bwT3M82cznYWnE8wzngRWgq4Mkc+CFKclwp7SPwYHHTnJtLCAVp27rJUdzEX4YgBPV1Z6mAUgZ9/
szTzh4+eyU0u3AseuqSm7z6J9gd+4r1NeEhovf4acJvilWLsc4Va4pT6X/Ks3D9hJveJZR1mXwIa
lCp2L09IWGdiRb0ves179Gn3WOlcWIH5uE/HPiF94EWlApqMoDxS/i9t3BiNHdxUhiw5e8F8pwyo
qfPwOp8qxMVze5gZtcQ04dSIYHyuA8ncpcf3KTDKGrqn4wpdnJK38+ZmjP+3z5N45/XZkJ5RPq+s
e2tjmu6Kd2P5/NEpmyMbqblq7ucbbEav5HZVQrAuLO24TNif48Qbn6NRRvwM8cQ7fBXGQhEovQ46
cg5qx9u6eI7P5KaDV8jPM7MOlq3SIm+BDYYhMf1h8Av/I2qxQMPdQQdsxuk+aaIU4QZkZsuo9XG1
x8knnq/DBIpARm1Gl0Q0SlYPohq+m28qhOwE+KmwwlL0wudBYLTlCqNMkys/vFjxCUB/+lalntkh
cQuwoNDX+vNZoyrbT5cJ07uAAbzeFIxO3ecUDqGtlQjVa9toHByhxqNUp9pg7gAYUxU0sjlbUJj3
fJoIB1e3FJUMURSUoCLWdkN/kchpXJ+Augm/XqDH+GR1107fmbdfwM4GJO8D0mH4v1r8W95dyU/W
rHmwfAwyoHqfwHPnn6RrNZRDnl185nj/vnkcSwVUBzuvECwyv2sm29hT+yDEUedWYFtuCQECWMfW
+Fdrn9G/SoCNJLar4Nt488nWG5vB7x+0LfLh4YJsC6sETIjd5KJXQE8+n43FBzQ7/U14r53d1ODq
UORLpxQGrdG3/HhOR9LZTgRc06OH6L8j4ByZAPOavPIPp9floe0b6jaceuhRdWAlqef/5UCdERNH
0aA0XnH5y7I1L8jjMn6vw3DJEBSBKDVE5eNbf4OV11vXYnMfOS0sPCoAJA4MlPD5ZK6mtkTTKyE9
Oc9/VHGyFyjg7hswmxYRD8FQyHMdq/lpaEFPox4ZgW18CW8TrFJCHYLi19q13KQ57Jq0CJncJYOk
tzn+1S7sY7CohUNRnEwULDAGY+/sb4v2uczmKp623nvJy6EdTPMsH3/SPcJV5Hxp1Ss/RQR7isOc
v32UPLfxkqh8Qu9/fPRNRd0B19J70rDkOHGkf+WiYwycZuuAPfKTvelr6GbSH0b8iPxbVvBWapIa
B7kVqislnesW2VDEf3oy3X2quSQVhZ+pyxavEniqNm2M+S9QB+Q/knvOs2hmbJahszQJbXr7KuDZ
16wwT0KMJc7pR2+VdLX7eZ5IoJn1Dmk8vMRaPX7lhY3r/240ToNO9XmP0GLUxmGzdY8c6rJ0u2SY
aWpl6rGa7Vg2ZEHk4oebUdNxIzu9nggD92zruJ1y5lP6YZuEofV3n0MqZpxQ1dENcjZ1hnvSZgci
XpJv7xux7jVTJJTLbNmURrpuKjnZYpuibHVRL53uE/VI6IOB5soqnlkzcOgDB8U1fDhAwakwdxh6
cbtSkoSr4Y7YgV7gmUQNb/yJnWDj9mnhiNIcuWwm/DS7l90I7u5IzZt/Pfq/AZgXqJfWuJAOkqaH
VyQFQHO1UeLA2bRJzgqRLWGIVxrtZe4j4Zkp3i2G90ZzNpz9JmiYe/+7NxwkaH+3VqsvDvA4txxd
Znw8tIUJW+51eDSdLb8SVKHckbUPLUU/4eBcg9soev79w52G8x6DHh76lcjfYTsHlrlPfZChQEJX
da7qHD/oy6GJqCj6XL+TA3Zjhxhgj2j9xGXyBP6QeZIBLT3pmnKEdMkzeEiUmPgn828mWsg4Ihuf
Etej3TF4I2NVlXa2FCMLdkbN9qMWcBqxasC1UppP0jrf7k/H0q6trfvoPlNgUieF0g9x8UkelQVF
5Xj4N76AXf5LVwxLC8h1ZtlC/NNBNOztr2ssYpsFUsTxHtYAF8zRMjsIgem0+Z1Q2rzghD2JQ9Ro
LaUlKW44pGwqGnFFIKRgELcORbQbCDFvO5b8FD7PkPm8kcrLNFYA3e9GGgZ6ux31BwfFrUAUdc7F
xPFmsAcE+fB43475lRhNmUFcHjS1Ppk2sdF80G+o9JwP1zsYjB3+JktbmARAo0isZbanfCtKxlcL
xdrvx/cioKCtmqVPH8o4dklHfuX7mMA+zD5JDpEvR5lMXZm+p4qt6vzwZXe9iVkEHinG8YsCHUIK
YmQUEL3c8B7iiaEbgv4dn73hzKovI/Ffp4SMy29fr2aqKEVY/wcAkFuFFnaVL3K4PQYWvS4TyPqg
sHU32NaamKwSuNg8FKubiRA+22ZlBA+yLXJk9+yeylXD+vFO/FQebtD2Qmq5rzcuUSotz0vEa7CZ
P4DFHUkgjeql9tsUV5kCXtTM7Synb/PGfuowp7rAQvAipk18NQRD16AtO2PY6yeNBksAsPz7SODv
b6zTdUdk7vHcpEi1Yy7QqHGgOISeN22Qa8H5lWMmXQfaejyCyruZ/4+BfYJ6V13MCkialAnkrMwF
q1vCPkZb2kBRH5TtODvA2mjjGTuSet7HnKs57JeimR/rLoTlG1Ro4jJcuQRAScwoDwsUCk/FX49/
xTD4w+sPGpopoqd+fKz7kFz+v5apsX4PssA8JASg5DHNyKq5FpsLYRlEw4wKpi3l5Y+3L+GHI5on
Y0qXmguek9mmw+6dNXWruZ6zGoQmNF3TJuhuydo/8+FMPTedxxZ7n6CAI34pMZ954DJdiDTJGq/K
XWjCq4hUm/ThR3mFt6neEihgZ8XrSZ/s90mSenfvMbUgGAaIYsS1McuhsLfE2ie6I3DWeLGJQNw7
WKfH8FMyelgVb8CMWJLvBMaqH6qeX4eVUmSeiZOTm0Or2cDwYOBcLdwaHw+1Bpa3YPbpR4zFeKWW
hu68EfdCbbeDH0WwKXTxBPnSG20kbmudC94Xt7NT0XfwLZUdJg6c629TC+oToWlhNeJaWl+E+YlJ
Hhk+TKzKm1Tcu4ode9zOJRiI1TqXXUy3TbUzLoGNpM4PU4q+kb2RfODrTeUD0/bK8Y83k/PPyRI5
8HoO4E7xCaC75EBt2QAmqlIupAVICflHds6vmRINMotGjmXBQi2crvxmT0xz0JA9GxL5GtQGEHiU
lA1w4gc3tURrdTTT+QuY2Rt2Vx10XV3MfiviE6/71Da8COrFynOwzPUhwZDAzZhY04qvNo1GG2Hm
SerA+ZvyhrQHpghN9YBBtzxbcH6eXl38DSsf4s5lFMlEQZGLwCSZrsp9fEsfRXQZpK8IbW1nbw5s
GRQMt5awNIvChJ2tOMqfJaJ5BeNAFoU5qW+Sc7YWbsGWFhNcZrOKLvb+Mv+vCwpn+VZV7xn/kHPl
VGBaKMf0z9rVPgxQdHV9xR1hVeMxd745Yu3fiJXPOK4PiVPJPPdsL2p5YrN1t37HXHSdzSTv8Bcn
nLUk5opt8Prd68T5uqJVuSo5X8ZXnt4//WYmA6k0F8HNufgMz/vW6Hhu2Egc4H98w4aO+jf4PZNV
7x2kwFhZxFJiGGQu3xJnERdzNqB4GotRVD0bRK/0BIPQH7FG6IGFbrZrODZK50wBA48pl6RFI8ik
YglEkMof3oneFoUlbUKlodbf4TZxiukVliVu9JfrmKd4UXaF4YW5WpnBVGn1Kx80/R0mZHwrXMnE
wFg2uOQyhYrnc2XLd6DZ9/1tP3cqQpCbl6C0Q/nnTGt9N4JLoUCPEt2ArKlo/EBYptWUwPPyEk+w
fUeXEnLih4iu6DHV0Em/eK3kozJ+lL4ReDwgj1tLlwQ3ARSOrS8LrlDVK8zwnoMV+RS/pOKRzHoP
NEndYVfiTZ9Gpeoq23OWNAtaS/DIQW6t28fl8mV7YW1mcQuFMkDz40G/luiBc3X8enXvhDtxaYH3
NRIVjvwUJIKex6Mi+JNpizggTjkZhvwI2LOI8UlXg6e+9i+S5Smg22lXXRDnrfdGC4rOfpW7dw9e
bSyW5DzEnRFrfW8zuSLHh83/gAC15mfCdTZc3UBRydG9yw7CV8K3uxm8rRhD9s1WHkihOkTNZsIF
eWOzoBiN3/uxTMr46zvg5HOAZu+x1g9uBDqT4YVqnJL+9zDp/8o79B7bWfF1vOcEZcSZ/vaEH8aP
LoBPo1lvGOS3fP6/NCsYs0X01rD64BXeQuZcMBHR/5a76QnVfEp6fUI36rhU78nBqhrzMCMT+ef6
G4e8CPZFFvAE2HES+hQSA4Lgmq88n76+T4DgCr19hj5lQvSz47QLaMALeSb4+yBXHBMlNt05hQ/t
gDfR8ufyjiiQc+4ChIeODPVyd7y8uL8tJtRDo3VuMuhWDToPOHdeoG5rTyh4wZElMW8nghAVRHBn
Yy7kBFknzQyD69LeU7PxRi3KxTuIvKl6ViVZaovEiyEZGap4QVBlqtjpCebroOBM4gh2TavHJwrv
9nettrzp0RwhlVWrr8n9q/9CjvZbmMxMqoo7RTjBRngEU36Y7FqI7CjuOvNaEQ17mrvgZbmqKU7i
/pcowU9A1dqIWvg3bJ/qDyfjVwK9CsPIHadIMASP5L2AntQZ8YT1xJ78nRZ3Jw+B5VXC718rBnOq
jg5xbxiC/ZwL0XspDH3Y0cMqUIIXtgwcJ3KvEJkXV7zEoabnJ2eqkkTGI5pjRGcpg2TMO1mwgvZy
CtydxP7o8YTuiEk0t9PsdRN+Z1NrYrAHhTFi7jtOLDlYM+yZMcEXVSKbc6jpIITE3p4UptHasQov
02lnOL+UsDGuJ6nzzDX3viRbjHZBsPRd1NlxnM1zbvFEo6LR1bs/pGX3EdLFwtUKIRcsrmSBJPSo
wU18QeTfbXkfQLZFet+pOnBDcq4iiIFpOauPqACshvDX+EZwTfZ1FpZF0mCypxiCgowtFknSMiHz
tvOTu+znBUO4+5s2DN6AN+TD2vFm5XndWqlL75Cm1zdNzx80xGk9Vx37liIwF9dM1cIYRwhdmQpE
3YI5mh8W6VtXwTZ/qw0mHIHQb/TkhZizbpjKYF39WJFm+E/DPyOMD8SK4bWn1r6jCwQFQqldC4K+
JO7LqgKnDreBYB/YMI5dBFeHnjI2ExjS1x3UqzSzNcbJEz7R9xMvRDObcO2+UPw3OJk9l7wBwLP0
/bhzQ2kTbrsr243pPuEMHcx1PbVeultZse7yg0iMZkra/gTAUuFs6j0rjoDk3pK2H6yE8HdP67n9
gTho6umrlaT9xa/lDdAVvwv3nsCWlcOHX4nCV5W4uvAMs6VBP5AB/XAV9KvEO7EBSFo73L93x6cV
3NrkZHRxkcjYvOZIZiABYwHKjzDc3vj+maWLpny3++ISOSEbJExRzQc5XiRD40I7GkPceB26k3E+
7ZJ0LWR40SrFIaG3F1K4lIKi8fqWw7EXUo20hhTWSSO4OXzMWNCalqxh/S554gBZ3BJdcpSOaMw3
HjjTgOeTi9lXYPI740rSDtIfZgyfqSIuUng852kozYXGvMkqXiEPVPlRpeCFGSB8ltcuxqA2aORD
p1E5X1wURxtDXydtI2KNnFmEfu+TL3MbndT1w5+tSmMfXrv6am5y+r57oDk2esJy2R8egBLdRX6O
FewrAefPBsQNb4AxAjLbg8p1WusOHHB5F943KejUeZokMYMx8ds5G80pPuFwnXVHoEn2dInGzxhw
+oSQmaT5Ulq9bVr+Q1zAfxx7E+mv/fi7Lf9ByfEC9QVUCCw85kT+BjRHNH+3bXjbLuusm99tJLKF
DvRc+OvjQodu0k1Jl9r+8gbZKgcpFLHfQlP1nZr0p+zSVu9f5p2Po3TCKpw8pQe7vOJNJWeJNxIy
y7Zc3ufwG9Rx3p6g9NB3G2eZeevUxNQkDL6tzbXjI51k//FQjIGT5EXQk+IwW+430geWGUjS6DCP
eL6zVm+drvxKFU4vrZZaUEWkntelxpM5lwTfqQ9qD/0Bdz+RahHKNa91IePvqYMxUhowZCnOQeOT
lliemBIbrTACTId1VEe8ryVE61YHzF96DtFWLRjZsBEZuUzmcIB6Y3FS1Ju909ZlP9rftJZD8Hk4
t/PM10y4oHhapImFFnlmhlbiJJNGiBnfeFulaTmSRtoD+tAyZvv4m63FaBTpRrvNkmAeTTdbKHBs
xkf539UnjtZ2UtpyRGxR7qGMF9cI6yI8jUOKvsnjgwVPBtTjVqIxNz/yffthl5guHO0Qz1K/WLSi
MHVY+jSyahINP/cLZ8xO6Avum6xbPp4eSrXalo3igZs6z04DMml+2OMxmg/6l/Kx1arPXMLlIXRK
d5HbregsVR0uQt2mE43uFKPxl8iC3OPII//W3+cMqcvRRsk+jTmockULIZi9w9CnxN31FfjriUMj
PfwVRnZ/TES4q9j7WTCiLkudwLrI5Bb9fqg7WmIPvp89RDelsIDcQcYUtaVYeg394D+9cWrAAmks
uxO7vvq4vocNEC2Xqy2P+AaClki3KQfP40n+TFGkOq6FlM+VYTw5jsCoE6FdYx4kjj7lSttopKfj
0S6HHaCPWG76bBF9RGugwm7vrxQW6qunS71yN90ASnsCl3gtJyJrKGcLP0EEld8/rx3+jcT6bD9d
uSdaOXv0Y0cELifNaGRCv9Sl4dpvQUVCS1huaud5h+4Gg08Ukhp6CYQrJhvt42pP37i/0koLJjlu
cDScGl1GeOhNLCuCP7n99wbto+BGBsuniLFjReERrRDJf0HcVyye/Qp5Xyrt2ljvi1TtpMsGkSWU
V0lM2YwJvLmLq6icgIcEbieHyYi3cLm5wXkKrhR8x4yWeekbBgRFunQdiZ+2AgLvnPVsArX384A7
Xm32i/2XBxV/lTuk0ZolBDiQLC8YdXdxLClAh2EmsRfzChrXOrBW6r7Z7cGzzjT5yq8bvpPr0dP6
g4LiAzOgX/oIv0BKO+UxpEbUGMwvTIoT25vTW52TMR25KKisarSGXcSMqKztyTB9op6T+mBmG5mx
i7LCUSUhkhAV4cVmuOMgxlFUnp1GJ4x415w8kp3IuhL2tAFg0pKSIBMXZOxTVJ7p2qWwiQo8pXft
UbsyG+jvJoRNIYv+6g+utQbbrupfpUYXg5U0NECGclxM/7goX/WFme2/NVNFd5Xq8A+cpYXN2X1B
UCHe6M+/DWnUMpWcoQGn824+2nNbZ2oivx3DUA2PxMI09Y57/n7Vri8e//F+W2VYCtBL8VnPmljB
mskES1h2kZ0GMyUnxJP+WC0VJ9Y7Pe4wr8GLcuYICD6ZkoFYES5w/EvbwwkNXkdnEGUCbbdPPKvh
73numQfdlBNEOr0+wQSCn7kF/iHJSuIEBrctaO7aq9vlq/2A9RB5pqmaqzAN4wQzh4ytC/1F0f2g
znrpzOXC+kOhZZwKzakhIi3XHZz3yfKLMSHzPq2E0v9nPLglC6Su3BhHhAwSYmevu5GgjqQ8eBof
AyvHPgI+NpbvRJC75w6JznlEwU0jCk/Wv8Y8Rs6uzzdX4uK/Gx4WNz33wzwIV9cUGJ4qYb/8fZfA
G4HOB9BCwgeFtENp/Ggre5fayOjUFz9jsIqPrazGEXCupnccvtL3H+Xj9Y8v4dsgt9Dez2n1PC0e
Pb6lnxQal4LJZmIIswXouhc/HD0CtQMGYws90CNoXK+VoahvPhrY3vJ4G2JICYzGw/VT+j3akxkG
mKVqDpTin73DwLysA8otvUOmCZ3aRl4rH+02uJyWKTYgWBJXiJbxfFtF5+7sWBvOonebZmhB+j3a
Fy0Jt88tPYG18fUdjUQ0Y19kborkL1X6LIxh7QmMA5eYYt2YNTlfiMZz4szeC1bMWIZ7R214htwj
DiJU8qtciiGeCX3dLsK36ZNSpo92drHGmmtUfFL4eOgeykU5VE3mpovduJIcJuIJYMGFn5cf0I2e
VMLwYeI7IhkZVLFyZ6gHzFO++0oc+FOVAayjsOS0/iP8e5T8yy1lrnwwKp4wPsdTAP2Bdoe54vHt
TDGLvWrkuukqzQCprC03L1Glp4Di9dI+DQkebQlJMwKdFvyGKI8ByZrWJkIcQhWYHFexg1GsoWhT
eN9YA6OhfLwCNQgEGDqmNL44cvxqzi0Tz8rj6lhWrMGw6rBwkVLupZb4xdiSHgHZ4OhH1Logcz1s
/ThXivSA/FWIeN40HQOL+O8YOopVU5MZ2GuYloULMvjzXbh4krb+TE++uM4f3FA8I4RFlJVx0YcO
NgkniMSVQx0unIB4Fzvmaw8tiRw1Y+EZe1MKIaHkApTU/55PE5p9R9D4V6xFDWq4l3Df8PRWn2Ic
rPXHwqoA7ojfM8aioFvnaWFXpx/foCZl22iOA2wV5SIAaI14TrGl3QZor/gvjhnWA4mK7RfsW2Lz
Dwf2W17cueRhMnLaqsC0wpsatOGhIItM6cFuM3hvnneanL5LOfSdhn1kb6c0XUsNDBwrmIPNu6aK
Plnszxu9n2Lt9lhq/tdjsrjDFciVwa/YRGIGA0Dc4/EliAhe5ItyK5y+bRHMG1/16zm+szRsGKOV
C2uVo8BkIXHp1ngDOQRghoyS7uczHKB28KiHtI2GlH1PG3ZTpU+XepDUfv5onaUbKAXDjg6DMH9T
zrHVG2ec8yIsoHgAB66karE9jE6Tb4ddWdgEONtn8hKuZ7nzMJGl40Whgo+4ctwZ9TG+E1VlwTJv
Q+CO2B3QE42FTltO3EsGr7c/kWupWo0bK4r4e2mF8EV0DDBOxn+jOblQFx2KOCfxqdLdGWgqw9tM
u+cqB711fnRPtQcKRUebK8qljmEDnacYbnJndQs9uuP8hTNCm8J30oBwIjrhwIWyIihVj02jvBEW
Dg8whbudsA77NVHRv2hplIeir7R7Crc+YTwrrfpacjJY/zd3Do2Cb8dIDh5NlAFEmzeq1zey/D/g
dHjaDrEeLYRPWG/BXEKj4p8tNIVRUiCgCkbbOpCdFMJat6C8b2+eJxREPcRVDVk0qW+D8eVri8/N
XoxogLRrQNu4bHh2JgP/B2Fzdd9GcIT0eYLFzScGthbBNHFZBt4P/odJVCN18gyJ0CiD4F/1vI84
PTb6D6C2sL5SXsspqx+vRK/TPQVLshqHkG6WbLMeHSK4LW+CSi1z16rSztMpcCZ+IFjXoqukNZpA
99V0l5CDjWWNcKAfU0umCSNSiFJPNQHWsVsch9rdVnvq4Rv8aaGkCSmPvu4p6KLGdofj0lsm/UAu
iPucBFzv21D9JJoSkMnXbHMgvdFEhBIeZZvWcqo1bhMsMoDBNJ5QTSS+VO//yTDp0TMQVUa74kIQ
fe0Ue1CNgfpxx0caveCvUGd0/urJiqw4jSVVC9DlT6ZOlwqHABGxARwnd32pI6ZGTacNCnVnbGS9
Kn7Kd77elk4EyuR1alzgmJLvtv6dWE9j7ATAdpJJGSODgu23y8nE6OAcR6neu8uOAnxgYdGMVVdO
Ze3ePYswToxjlr3+ybphWqZkvlVSeTr0m4RsFsGiSzYMeBclMZCdtT/F7UhOlpazQItBnZjgQ6Nm
9297sxh8kyUkjnkwVpKD6jwHUNUCuIz8eFkVHwqQUCb2QRST3VrUmO13G2/cVff8vbaHmorCWouv
1cYu8UYANeh8U1wrUxNl4GEiW6aITuGP7O95UnjE9MI3OgrO+xFHEGfQ5l8abVlcwZw1R2mXrkEi
z1oYK/NyrzsyiLCq5dkqFQeGro8CUHHC/fpN2aXnWyNKK+OTyiJjpX5HFTA/RPZ1+rnpFl2zcfKJ
Bw/fgTiu+YcWiCwR8fjijIFi9R67AutbB5J6oSX8jUsLKZ87RZZ1xXNUG+z9EfJt6Z7kKNUz0bz8
Z0dBG8AtpImuazE8GfDfIYhyhpqVjqug4LsxuZw5vQkh8jERRKP1uDtzCHr1jNqb21acpXgp3DUo
tlfPAZA/MTH9OZNCdIWHxzeuvtbATxVNgbWVFlLFrm30aOuUl1ztGZpYfUlIh9EW6y6A5LYs08PD
Em39hb8QJKxatuwlpN+loasiFNCGjl1ksJwhI2gFPZlYGQSZBHpE+cXRO2lOUQKWRZkKsK3dvLqc
ZTbJHKjSYYOI+mZfk/Qw8vD22P1PpSnkaEurnK//C0EXLAS4mjazZyCYXcNgCpow6rO6cMyYBoDs
Ok0iX5cMfiAk3a4UpT6dh00+zJ8Y1zv81e6XTCm46PKBMcFc/QoCZtu7fN2yA3IY/aLaS4W2J4WC
+0FvRUcfF2sTU8HLhOiqzOSJdPSOn/M0Vt9J63R2zxxgkvxySXNinEwPJx+uJ7cFJey6iTaKeP7X
C3/ssAdL+iu1Ebdas9EIeovd9JV6sB03NaO7NYfDbS+eeUMoF8NTM7Oo/9EkhAh2eM2psEk2XWGZ
C/TubpDWfi5obQpbMQtTnoIxy8G5QBH0Sw+xw9UtphihBBlolC7ztykBQSIReAFjpztcUrSNtkBc
2N3qnkFAcjWlGU4r0mQDou5moAPwsfH3wfbTCIz8f1ic6f77JiFzFiUb1qF6OqfNMgNUDRNkqJoc
0YyQIYVUufoy1/BHEMR4o9mK3vKB7c4ktG9vGsJADUAVpKgbYeX2X4S1o7Rj6bdWxDYdVeFYlNQA
TlmAucfochyaDCJQbQLt9MEkkaRdGXvuVxvZi2NmNjloBmnp5AUnjuB98WCm276xkkqlseBs+iaG
2BZcDpmmeS4kPJtLfS4IDK5ubDr1v6tp5+hKqgTfsAkUwSnDXlpixqS9btH4TdIuP1p2B26K/pdW
Lb3YeIpBo2hKV2O8pGwdit96HebZ9gyrxw3pC25vWZn9L+chylhM/5HZ/V+i3RbNH8d4Gort0O8Q
5nzRmyFo6AujCge9efe0YaxqhadbNau+rUhb2ZWSnUyL+R+ANKt+ZxK5pUjXxdBjejdVLCP3KfiD
KmBoxBdNABGtsoP9E4e3dYqp9E/yC+KCZCqYwDOvtEwirUYaj34Y+uhlkfn9dWOTpQ+3qI1Y9J87
WXdIMgYhfafTv2+7mkL25cTIz6R8b6jd2PufaSUzcrgoVz1UiTl0+Q8xcmdqxZnPAADJSCdTMJu9
uCuOWdiNwugM112g4Fwl6KkLR1z1/16OBG22RaLSb+6tw9WyCkxlp+hemEsQKGgFXdg/rPYVvlI1
5KHDoZQXK87XuNwoppGL/kZObbV2XFvlkOXmI28X4Ujq/6C49nnOEmqr0kyiGhoNj3i/Wf0gfRSu
MXO57AMv7sAYaOOdWStw0Bo3pIrccrIFJnTAzcGCV70BnR8kFuC/V7tYoJsf38HQ7Ro6G685yvqu
Lc6uyRMO+PtB4xzKoAgQpqN3iWkHwUunXc7RhyJdhbJ1O9tmQ2LTliJE6yeqI8s0TVcx5PVj/wRZ
H4ALVJff/or5q5HzzhtAhsJl6V8kSIic0mLClP8QjcgTyt0eWvd6vynjzzOuYHDtbG1fW7xRMy3Y
OY3IW19lgYW4RelmaLw5DoQQdzGdRvGQL7o5SpALmjTHEHFoxVEp4GkH9zdNhBgekV8cetBL5JU2
4XWpwVNSbnExAAvcIGP9hzYuz7cERvLntRYp62gb29E1+uesaoWH4asSpOw2WoPISQHZSQtM9MLL
k0Ci2YWzm1NyXWkka5SkADuDGynRGkdhCZseH/UP5b8pkQ474Ab7BK3ZztJ85pn3HkYd2iSXc4jt
qn5H5Keq20M1ETsuVayHg6xjcJjfHLd3Q39k+swBon7OdEH7WuPWzpL0F9CyOE4twj4/eTZR4GZa
KLstwDbtuQEvjHe+bGswfgB2XM1w1TIr6FH0Z4enY94uKlqkn9L1lpXWeA50LVYeshiiwJ25/ij3
t8VYkpKT+8ohAbQHXykOChW2y74qBs+T5QCevxB3J32MWSgTUI2zQ91ja3EqfcsGAHcbeCyWyudu
uFWWzLRrQB059oHH3Id7v7WTMNQbKxRtLPnknWPxMZw4TVz/sXMmeV/fXDPGPIoShHtVi4eeq5yg
ZknncclxuHqGYkio4XYE6G2R4usVwjq5/qE5QefWxQU5HrFV/1ys27AScZRK0+wImFp8tDleZwQ/
MRTXfdssl02wnhyILTtvNCLX9BzxmTCqD3OJ7IHqUW38PPCyuWc1kIk8iUOaBPm41c5y8XqUrOSI
YQ4T/kUlgfrKyioqkcj89GaQBHhJWE1suz8nGQxeCr4WPY8NZRP+N0npCZZkBIWPg7bwRVUDije5
1t89VRiqy3rV++L5XWxiP+4WQVrZeKFNxEUKsv6n1KW/fiaNeK2u4U3P2pal1l0UnjCcbEgWMxhd
eI2IAAXQsE1aYd43kAacJG3Dpbf9WYozZ1Pi20PKKGeZ6QO5xefQEqRq6aX2L6wrdf75hqPrFT1G
5/2/gM1v7xNzp30sCsQHOnSYd/JMYKGedYwyHaHRTGEVUonS7G3ldoUH0xafY53uCR5YsjciriD3
WyOTsgQ2xRgOzs0OGu292QxMmaWeEeyeInCGdR5bk4IjSWdoXl4AtnSQGQyH6Q16V9zWxpvLFVt9
8bU6QvB41wugw7alGYO22Q71P4i2b9+VIVKs5O3TtQD25FHhOrX9suw1YtJ0RNx1T0snidCdMGBp
Fpajup+X8a+qcUCEZr6YEjgOrzOz5RowxqVapsCUMrTAuEaEr7zl8LjjxsewWLpRrTrTiROzKkTF
fe8TG49lcffi3Rm9fRbc6Doax7fcd1XuDCrDFUKNMQk08oOfpUdKMbliWgIchHLM5dh/Ap/YwpSM
E1UHoKXe0G0EEvjN21X/2cFFbe5q0QOdXRh+0ni4Qg/a2rt4cI1LIbTwfYbIp3nlXDW3bilLGBb5
CFJ3kVrYVgCWmvChhnRrnkW/NPfe2dHVMgfSjm/znVdaan3yI1A6u/01/nRi9Oz2mJOKg4wwQ2md
hzxBj6k3Q37VIgQxIapz9ZwLpnn3z8b8G7JUpQqxcePeWxfTqnkwDCRlExqn6vq0Ls/OGDeUqxqH
yrVOzr/8+iHHJGdQbw9D9AsT5VLa76zPbCgZoW0WMSc3X7SXYdFapU+ejgiMx6bbOCQB/TdnYVX7
zqn/kYUlyoE6fCHwDFLvbu92kCPZL+6rRu0oAK2GpWDZFB/92UZhIKNCICorwhtop2G9DogUxql1
n3hxKdvb2iyFB+DCfuVhZWheAlHsOFy2rNQX9Bp7qg81tINNr4nNXatg9n82DYcVbc5qy2W5uGJw
RX3SGGHpLB4hTtfFXRvKvryn4cdXcuk0Cz7hOwuOPgLFeOPBsoGH7J3b3YRE4WAwuOx7TgLWiVyO
fqDYaMYQNPQ9WDyy/UzoRpvkHaIg4V8+55x3AM7zjtz68oIiJRAz+CeVwRysPIXhWLBcMdjZmNfr
S5qekMoInhUSZLoksdRq607wjqmycSXd8/5/w+RfoAtHX0Ce6HLI4Qf68aMDQvmyBkxgBYfMPcPq
uShzgmrweRITIFAngNpfMcT1V/6u80GCBaON10e+v4T2bDTlnlsUtwYOtmT03nSE9/NhUuTDfybu
SXD2aiQ53+tX8y6wgxxrRuSy2qBlILINWSZVe+fS81RAWmJBNWDJyOduscWKRQ2y6S0m0CHLSTqI
SdBdiuuFfAi2N5fl+SABiHj4G+Gt9tErZbWl4EYJuFAynCBjuS2X4Eo+pwK/fuaiC0FRNL3d6GGL
7Q+kFYb9vMH6iFao8j1FRCubbzQuDdmLhgsNmPVS5AKUC4XbLT39vT3PqGg0GnWTU1UhU6y2GooM
vATSytihkd1wW08pSoR97phxuKjO0Cp4r+Wt3tww9VVy8IWv9Jvn7fDc5tnmM1K1ICJRBH+xg8XK
UApk+meI8udegrURUPMO4pJRtlHBuGN0XH+L7t5s2qXnwH7/MJnXgu9YjE3XWClbC/JW3X6vXHR3
Xqbgsd6grT1UgE9zEJcnDzouD6fQ9CUkqw/rGkzsFtShPWZGmjZBcQK5+YKeJ7Eq7n4yBd9UXou3
b4yzRBcCxt+TupvQJ0YlG6NISkGvRAm3b6jLUtiXaf5eo7X8I4rkToVd2pRFF5ezYhEZLKPHdFJA
2efJjTUEfZzK8DmJSElHS3oCCV4Ah2IUJT3kosnXBZy+tqPF15+vWemK4scjkRTT1wzjuwpYf0wa
BquzFV0FNuyz084SF0+V6ang0TGqDRch13UgfnkJ9szZOJNmY58dZqWX4ZgME/ACZY4axXCgvsec
7PCjzXp8+15iQd/q+E+fHP2zfMuYdmc4pKSoSBBz3KrHNKXeA+FU9y5ZpuzBUV7+mq8HV7dFjRE5
6XC8IQrsMQ89xVzCUMGEdh1yS6JlnK1jGXYjO0/PkF0nxBrXjUUi4okZ5RFQ7DmEEkbOefxfJBUt
ZkfytkyzsYWdBblUB59em/icf2V8pGs3puV9MKfmGs3UHB4eD5+BoCYB26V/XHf4F2n+eAt28JJI
drvkGZSBMon6RRhV+sIslaCQEl/IeJ3FaGaCkNHEjGUMCv5cNnuS++uY59DJBZZaoW2BisUdYZCg
GUSLBZgx9EjwvAVCD6swq7ObYNS7yc21ccIWiVjVOA4nEzYObNPrDsdIO/HWCyIaBYI6ns6g/jY0
73p+8O90YJOj7YjQDMPqEAtEhswU/mLNkW/+702Nu2ucj6VvGLIjWupl1WY7WRokmDNSsjPU0HmR
/jhzNSWnovL8Cy/+dUF46LQGDF5jh3brlPbNFYJR1KURUwdiFcVlDhTBakDyX0qvR8caaTtjj6Qj
w7WC8/KaufCjAkguoZnIN2EeEI5+pWZ7wuqO1IvafxUuOQApAiLGwlaJKM/KB8KWz0W8cWsNtjdD
i92W0kMMA4X/l7vsgJaK4FuKoyiDfOzLYQkt10WtnTriYS4YfDfxlJ/jCfwFzifcqXUgsdmdiYqw
3b3HC/TKPv5w+L3UUNIUElj1mof64JpxUyF+FF40LSOfwAMaF0z3NCcijDXe+xOZohALUknBXsyf
iBqZk3D6+nJjNTKvpds4A47aUdgnP6SCwy9OPqA6F9K7iJPMJn42oVG5d1X7AtPpc7EMOBqAahF2
20OxHm7hN0XCMo4RCEOoRJzarqglFzr/ZepCiMXQPWE+b1MYrYdtj4q8lkMu0xRu83eP5yoiIqHJ
AmIoKag8gjEpco+RMQPz9LYTqklO1OIBwf5iMLqQ3Ib8GiL0SjZj4rSW9LAxkBWrGQhavpNRg90R
wHK0JT8vNAAKXM9tD5fYFg4Q0rEJ/O/6zPuduLJ/VE+/WnRtChpolEDB6zOHA5XuNPfVJoTJavpf
JWgiaAqpYncCI+gt6HkAvL91cpKHj6jpno9Bs9j8t+jEe0i737uLOVa14LY8GsNtszBjyikxO5hD
s0blUfsluC6BCoFLGOWQLPZNU7IAbA8dJivwlltfikH0YfaYPiDNvhKGHUzULJs/lyy4kYavmVQr
Or/g8o6rqGdJLLAhAbeXlmbZhtwP56Crh63TMocX2ulmM1kstS5VKIYdydka8bgtyAmeXdWmef6J
d9KXEdzRqObEDn49nsaEwh7xRx7EOebYJxqU62maPJCaCdXch8iY8ez/l0cgIazIbtiasEqCHtGC
yh/+raxGa9zCOuqMGBzKtXls78BiEvTbXBBGJWEIMJZGoUrdZbBy0ra1iap9PxWRHilTBR+vDbA6
RGvUCugWF3jCnDszzY3org2qShrZk0nxx1E37GyRzL8uKLr6SydY1xblbk4NJ7ACoZO+qZ92RVc5
WxexvMRoJySYwWOGy+TJlHnZeizhzqcA2O+uzbMwa7pXGz5e6PsuIDRngRUz1sUtKd8IPDXELkgn
dymo1ALMZkOQ3YSK8yJwpSVDy/9JOcO28nd+oqyPpoN63HTRnTHMOC08G7BHFgiDmZkR5FN/1Bs+
fWUcWUzK59uKqz3Co4byKMl0pDdbQ0WCpBxIiP7m55ZGjwTeJzRVaH8cD+obLzxUGv4xbMe3k6tq
kN5jOX2HxM/r9+f6gf/aMO+pEaN2c/0k8k12oqvfrIVC+aGBO4+CpOmymp/GS95x/ybN1lff8Zkn
ubsu516OhrrNOxb1Gxkg1gD05ffYO+Z7uNboikXR2Tlj5AWzykr2qHKVR8r+wgRtiH/UpOZMGiii
7nEZ2dt4aWUftThsD+hESTu2f/tNagKowTUHCjibUembdoI/aSJmSfCSiFgKmn7UmZ8n9wpCY1p8
ZunYlOHK3QGiXk6eunyF7mbDLOD1B81rSt8Co92s4sGQ2+fHJSLMI4XmQPH93uacnUUNighdDGit
kwNJlXp8x++Y4U2L85a3a/O6Gz18fwGkYdQHd14Ah5d1B6P09seBkktcvhQYkBCtbBblG7/yTuOW
V5UAqrhgxkQzbqbcsTeXZwrudVURfCNblZPXgHPLAG9aXxBiagrm9WxCnLbuLcryt992rqIsZ0qe
lIiCvuCS50KUeppSkFekI9eAZMetwXSgKWbtPL1iKQVePbtaDt9/UuC+D3IfHEusmgoGJ5WsfnrJ
tymRSvnUJ2PPxSuOurq953NxC67lluhEB+vd/8xJtSMsU2sHxhLoXxadjoCxcMteoAJWrWfkH/h4
1apaE8NneK6CvJ3wLLkKhQxuvIYITjuXxEj93WAng11G9XrRBn4YSVX40msojEQ+n/s1SFppBAYc
/m2QwOzv5YecdjHdHcQpdrfi7HzonkY4lMG63QCcVlnnQG17200RDOVLsbDRwTWMs3j/TJclbAzM
AfrIKc+uB1HENP2j8yJ1+w/BdcCpEtR7bzpT45vBXR9+7RaFN1YaUPf50739Gwk6vuxX5sg7LvBN
lOQuTgMxLUT3GljFFn2XFeeOnjYWNpDkFlXGCeesyZ8OvDXahHbyvFFEWcDeV+C+jMkKogoThwxT
Ms7+bQdoV3EPDEyRhieuE+3n6pTKiPlTssXEv5WVnc2hkCu0lDOUwZBvv4JUkprFiwSDkhk3GglO
izMq5U1jJsGPu/YxT0K7fyEtRV3XNzCkeuQj+BCM+RS0+OX0hHHwi+A7JiGAZ5WXl1Id/6T+Q8lu
s7d4w9NvO4ac8Aqee0MkYI+1f6lWunbFplR9qq5Blv0BFG7IUPXPjBjqzJIijq5cyhMDjLBtEPAU
tvNDV8e7vKp3VDvMgW2spEVA9yH3e6HCzjwk5F1iWPcRsk9OKOnsp+fkqkBMNUgZjAaGPGjJcgLg
55NNtXt2C//skdHFqgrbz/zbdhfQot9Y7Fumb+5mIyQs9LXzcrduIaQPJt3tMjBgfYWNRMKqgCIr
CyW9ksHlu94mIDwmyiK9cHJbVXfrBhlItCvyM0cBf+qbOuv5SiDVJjdsTYY6/2TE9KAONzBi2kTi
AS/6mr5ofGuuWRlu8Z24mVbwVbF1E6oNS4mamyUdzpkMLkRt4WOfvl8mQUuj1gtZeJMtZFejhHRx
UB3acKvqz27av0JHxXyE9Pbjk1q7fc7yntFF3kRRerxDJtSebwiOxGLt7iuwsBZGy3lvVS+RtF6L
IgMKzkiff0FNpn9HsMGrglEpQ74PyxlJWX8CAgW79xUcZKPTwp1T+TInQFFQXP2PhCMZkOcu5/T1
ha21BC4X37mRmEgG0pJJ1GLndqoiG10E+AkgdZlv7rY9+PMxx52cexqCikIsb9G0HJ7+2HwHGMCo
KcSiuNvEiLybEMqGGoPtSyCXnBzuN5RTftVE4igkhjTrzQmsFgMpYhAGvncDIylXqCknvkiCZoEg
X/lI2DpxZwfZFpp5R9xAKWjDxiwv3EoYd1i2t71F1TxkgVgt++FvHsV7l/9jq1RFbAEr8x+kAsbD
fjDKfwQWAEym/owAuLdycobVGX5zHMkaVmoi7oXtc3K8LhmMjI+ZoFeqpVQYlYIiQyd/I5kaWpPL
dp2YLlbj8KkoMqY6DqfJnHsilbBJ9rUYr2zCGfhqVPaHRMIOTnRpAP3LagmQM4NlrA2UXhPIzzm0
EUBxWl9ozTZNbTCVbR2yZs3/D2Tj5IPDQm9RxuiCsk/oZVrq2k/JvAtoFUKQl9+bhiwqTjgmFjGf
CAi0wu2xvP7/I4xonceP6fyIbU7f7q5Yw9b1GKxNc8JdyGaKmEcleksrMQlR+IQMhNFbJJ2nEuAe
+oghv+ohhxHNTG4pjC5WQMRfCSOBAL8zaxSgIfAxNgNHpF8Mo8E6klWD8EuuEliERhh+03w/ctf2
9NOC0HVyvBxMQG35fg7m2kirk58eHj5LHqPjO7NzVdoHQSDq6g1lGWnLUU7f+EDmvSBBbq/sxms+
BPpw3IqvjP1W+d21MLwF27ayeTlcT7sZGgsWkXG2C1Si91D64rwMdnxdBDcLFN8W4ho5TQ5kWy8J
gqzWVEamTfx3BgkaGmut+Qu/Rc7zv0Lxvj6RhO+NYnpHofsLtI5N8bzTLjThOGlipcYqw+Xuhhvd
whvKor7IvuW5TGa4mDewKVKBHIYngEqmoRSCKIowaMPlVEiKE1ZgbC3OUjkrKAB/vrQVr+RPQeVj
RqKEiCokZ3wZLq1lrSm9M+tiwNOukhE6yHdWSd3DsFmqNb22XrO284bHPAJO64IDXkhlGo5BlD0b
o49tHQTpOzsYsUGS2UlgZV8gMe07RoAvE/GgCXUiJ4AFJBWcOyVelrGnyhGqInNlvnxCSusKYndo
axCMZnQeHdKn+Xe8R49IQU0BQUkWA0e7PuMYG++GHO+cZNXOdZKFtkiVboPRi/nxXa/Uj88X8rnM
NrfsLQ3rA+OHNIuq57+Bg5bPiIyCOTiNIZgfef9C6X/1xSqYxBSplyiFwktLK1UOgTpLS1ZiEugp
/JG0n4nERqTsl/L2NvGIImLyTo1kFzQn41QncJ1NKpUDM5+siLz3mYBTbnZtNUqCHEXtSTSVc6gi
lN0B5xIZ9rOtmtY0aHJcmKE3bKtrsdAxU/41Qkd6w5A6vXqnZDgjAI+HgIfYoKKgX0JeroQvLOzz
gofOr/2cV6c8LrsCC1W9b2p41ENXW7UD60X34CZEfCjiYvqMzk9+7hyX218nhP7iMzoeFqg9WRes
7pklmXkXwluMrs4h7tt9P+OwAeRcuQnkruz04PmGuK5co870DbAmvFcWeT/AkBPrio6s+7+2+nFT
R8OhPVPADdA0vRCfLHFBPdC8ELPYcaAfeYw1MyhRBxmNNhU7ANa949wgRGqu8X9GPhYOez1iTY+S
VWc9kLAkZkUJlL9KAZj+Q9g6l1UYql8N2n5D+2Hf4Qk3hk58dJVDsGoSbY7Z/4cMdIWeuEvv2sne
itu4y8CTSR1ByYNGy337fi3v43mAz105sVvT4tFcOyOyAUAoYiBpPKZx1Nm851P/Q5UJQz9dqPda
7bbaxpxIEHOT8bNQYm9bCdGDqHFfE+UDubwv9yDrU0xPmxtMNLelENMY0bFlW3kMQxonUxFGyjRB
4iHYQNId6FD9gJ4YerJv/68X/M9+Wilr2ERgFrvD4unKfUWMDr2RNARVaJwD1mbeJMPabO2vKsva
aeiwMCrzfUm4wSGbi66W1Ao9y1SaLhD5ZBG5xSdqac1LdmpXkdFfGMAYUL6yCjI8Wq0movYvuXay
w2bZ0IF6ImKwtRUwXWEpNeLtmmuAGZGlR1H/fXYakq2uVw1fjU9iUyWdNZ02Y6JwZD4QNiW/HQCc
GgX+8LZtclVA7BCxQ4ylrrslHj1qjtTk98dZzznCfUPyTgTtwcPWNNe6vGCCgq7GD/Z5lBL62eBA
rIENE9AY+EAF+F4uAnlpb1/NLFhB3ATwD/Qf1LfxNRsmOtATajNo5PUiSj7nuYsmu5P0QNaRfIzK
SxL3yzKDjjfdn8HCT7lwK/xz7P4MSmAQE+uVeAL3FHZXUmneIhTPiU1LndNR5gIlJkshDmr1E699
01bxfVpsa0kq3CM35u2+uk8xxCnivHnY24dwd0ObBluh1qZaTXyDxMWb7SPTLGZwPxryq9daKUbj
Rlucl8YUVAI/bZelZUD2PNSXuY4XbndXusCtz2GLc0Owujf98CauO36d0osO94gi7WzGpU7Ri6/7
0rqeAhRmqaFzl5ZVI6k1rmJ+raquShKlUghd60ivfpYRXMZBStNtAJjQzjClSG1Mj/fJg3biJQUd
gpI78MGUqPLlC5FEYAFroQbSKgnbAuhGvKINsUe7112VhTeqLEoe6k+3Fy9trukLf0vGKZA6ZhRa
oO2tM7YRY3qla/mhTPyy4dINXdEKsvQUb6yIZksL+2kSq1rnEKZxfCecrFLLliu4B2fO0q+mgCwd
ifQndpZ3OA12DaOOH/QybscjFSZozpDxhClivDe48GTxcqNnwmM2IitC8melxp6tET36MKB5p+yr
KM7EQiZCP+TIyPTLhMRHlKhMAnCeqjvOAWZRoMAVnYBZwDYJXNgHJfImjeuMd0ToG2hrgfyl3sGa
h07eH1llQZIhAEXDKGCSYwrxUqGQMkDkP2h+ew5dAOmttgQvHyPvTk/fxSm6aKeIsuZeMIpnxogN
uHPHZZ+P8LvYGhYmki703PNXfAoq2BYBctS8KwhxFnk0M30qt77Io6t/poTK+u5mWL3unOHwKA+1
j0MsM5g9uiTS2rtea96/Gbf3Wr2GQEctRQvh+H9XwICh+kk77vWrvN+04VKHDaxIDU31nr4VTaS3
RlLN4r6oM2R9hQVRXN52BHEzV3BVBpxJMH9u3W+JJeOlN5IP4BxiXZgOLGENPYHVEv8ACcxDkOL1
6jQoBYSPU4fbAujmNIYaOX+tOzZ5TTnZxB6xNvI3G+j8BnCW7tR2Y3wru66mlsVwAxubiYzn8TF5
4V5d8ZATPQPBScxBvPg0G9mh6f5uJewJmJiCRFJ7Cy2fkvzRnlqvlq9N7+MRdyEmG/zS8t1Jhnpw
XRpf0mSENXGmgARuuc8w8/ECoWCm/ZCzyscoA+KUygvTJHhXmI+12xba7m4hMZD9lweqagpMYvxk
nCz0UZeJSdaJdYEeUNzSkbQH6svM16qLTGuu2nPHih7QBkS5w61rA6YKiv+hxFE2NearGMUaN+eh
ltdC/XvJQu30j+jG3gC1arF95z3myPZsn9qUPGDKD7bCLace2qtxtNaxZZEk2FgSgr5YwTGbQce5
crEGJ/biUjM7+AxVNXaxUycJsKcz05C7bDXnTugKM2WDevuxKprO2eXxqTbZKDAwCI632KXUrZZo
u16Cy0tOpSyonzf3piHMxgAFAftYchvQCvIepoMABgEMi5Fc93tigesBpG2bVXUHB0DP8eCKaG1K
xpldthSK5/U5ormS4nn83PdL2Nj1NEmYZnE9JC9BzFcFvUplbxbjtv2aGBLnxdUXBiw6PwVVXVCd
0hjRULiXWvKtddR2ESQy1Atxp+le4thbzGEKDvNpJI1iXmFWMwgv/rPSgFT79ed+GkhJEX+arBQX
mHSXYlYhIHe6bFb8zTqv4Pfj4hIPY81iJnD4cwHlUyYFluiL1LXNYPRRYsey+KzA0AyXeVVl8X8u
8zQTV0RD9ZtLj1/jBj+sIClBC0xuT/Z7sELj2SLCdr/5MOhLySKzQ6a9U5jPshh3qArJ117yW3Vu
qqar+9EDCXPPUIxrbbtitd6ZoQxqPdQCrDlJTTSV1yfuF+FRUvyxF75tl9jazExtJMVqMvQa4C8/
3llNZVqOfd7XRxsxWx2Gb5BT2CJCRAaAO5bhYolKYgZ+y+XvYWjWVRccVO6vscvH5SDjDniLbBY1
xks6Ml6oIVQBzIcL6mQrfDIHfuhwEATjy6w8eU972D1GRHcOk8CP/JrE1tPU+rj/Nnyff+NmZPQY
akjDXsbi+r6mcS9mdHGXCo92VR8gyJkz+v2PNgMptjoBpEDptYaJ5t8RM0wTo/Gpk9sHVuatNKjQ
2Gt/RuUsxsRSbEqSDbH1mhcMC/Z2QNkYt7wHG/DJuxrcUeeOmMQNL4cBdckQ4ujAqtMhAGFsze8e
IobS9fsQqePiA67LxZEYjQfJE1y0nc53Y8f0K7x6KqeKO10fR+JsXRxTBITdOyAKmEPXpsl6qDhc
OZLpDbMGnSlSpAXNdv3VSORQVbSTO9s78+Et25O2hhnohJN2mxo0SjjtNCcJ+2th/86BVIzlKonh
CFYM11bsLZJkVAlS7xFPD563xQrCbAO1OZybFhx8llXXANkEl6NxuyK6OMJxVlSsByKIOD2DewqO
qsyu0lLPUObzua4GD1Su1myUO0dqwDMA91l7N0x3VSn+g9w8vEMjINw9kCuQA2iDf5t434f0L0z2
1YlO9DW/YOeVBf1Yc4h0roiyAURz24U1ESvpD9TwEaYb6xFK8Ccy8Chk0dVFU5v1tomaYHEFoDUH
J/8uxG7yFLiVuHoPE4Pe1oGUhjMo48OyTBXQ/NPtQiJYmcy/rqrNI5WEJvbJYu3RQP7NqCgzhf3r
62LmTrOFmlc556bsgnMmD8FUeyXn071miryik1rY02Ml9i2aVjNla2mxZ1y5JWJHH/sVej0vHmbs
rsCxVK9/3N1hKheVVXHyqVmC4+TfkqIzqGFFoFb0ibxBRWStLt5TNtXWw3+x/q/i7hE8uVUSuZoo
keBbZM/aR6KXKbJ/wuQxrdLSvvwY21XSvkakXfIv+p/yx3vI0/QD0l6iPvNErtg8y4hU8PvOL94O
6lJKCU4C5My9xLjcdZ3Gj4ojqKjOdhHAi+ZfHRZkAy8Sf1RuEWXZ1Sud+yFFLO9Dikl7CLYRV5Bk
lUR5wCOIbaVTqNF/PEZLQUYbyTX4iVgcho85WO6rLbILakB2AoWr/hg6HAILt+xXD8vo4jgd+Kg5
YFNJdcDflsaQh8o+M2RjhBEfDK8LZmsSYfjZmjp0i99Hac+3SQyPtN4vWtfu9Lu7Z8WZEE+2d3EO
MpqGIK2Hd6an3kz3LCPbMbXThdeVQq9FKTCZgHbOZREzb5esRT1yhUTmN5WUknrA3zoPG4DPl+4l
j62cwxb+tGmstlswGiyVrRUXOl9csnhYpC9aFUGfDMUglciSYVNyLsO5v194FxfFDJExt9CUB7AM
akUtiuXVfxROEZc8HiVme+4CblPnkhR11U/7OB8NOAAmj8rcjClKImFE7cs6V5Uxn3lh2eIPL17T
urbQKX6RorO45fA/vHa+Jlx7lmrkheO0UuAbidmlVGFyF11jox3XdukfiPfu4j1oxDFzogl+Az1A
Olp1dMzV+FH5bZZ40UufIOW3H5sw2JamH4tDz6blwIeiGSDj8egcZU3/QOY5FwrQLewIxkwrDNrf
RBnc0zOewsyo8Lwmwc9jnpi/u5vqGoOitwyDK8fHYHksPedUDNlge0RWYiq0TgP7zDJGHgjhJfBg
iw+9nDnlTFE5yMNK16yX0DvxSYJ/5w/jHMT4UwW0Cz89pIcKWXtXccqL/5ZSt+tL2r5auly9IfF0
fSnJaPlCTTK7CcbGkBZbYSdyiigtJjZ1pDEnzgR2Zpfhy1e47G346Bv/SMsJevTh7LRe6RC8s8ej
x/X9FyNPgxR05+tQvAIEnYJBv4HLyb2FT9P3pWoeszMn4mfcaCoufZZKuw7B0CXkMvB+kh7hIyC3
JdbbBZnlmYMyohh38PyhUq8yFyZql0L7fGBIT5HVtpET418kUHQV8ILwSKedtN0tIciJc7DcEdgv
JW+C6lzS03RJ73h9w7LWHrqrsbgTYJwJqsDhNE49b4coAaptZd94J5Goe7TT/0xCza/Dl6Ra433R
baS8FOr6kSgjSQEgZ5yy51s7jC92cQGrM88KfBZySc3hmqinFrtQMxS5XTKsL4oov6A+RbHHi7Nj
/QJhdVl8JfJucHi5FVSm/3n4lkenLmvXnhpPGSKH2xY2sYhartEBCoU1zXFF2lyfbrgWvLaVPJV+
teVS4gky3EAFD9pzpnTOloMn1ZljEjZ0Nh4ZmDg+x0zm4ujKOpsHNuB6aPQ0+pZrMnZHkswiTa0y
Q9zX2v53UpEJr+LLUyT+GWeFKTZ4hiEhpNvbb1xSMlDWcggMzmip+3ECA/QD8wCHAiO6y8w6/F3w
imzNBLzjZh05s337vI+kTc6ys2crGy4aW/Xpg0BfZ6VdoaivnR+p/LEyNnH6T8Q52CoIVStuHGQn
yVfIjrlqfiGwXViC0szrG9McJ2Ht6FyGy6AmStCQDzc45pRn6Zb1pUzqIZU0EYQKqnE9epVHsPOt
7AjHP2qFFLfbCa9V6FEzLTk+4chPE6inGWUgEbmClNmhQklHSOKt8CSAnbWf4dGj65hqZ+gLtLTf
o+D0cJJrU0r3uY1Ep4khew6LHNIbMCpiWj0O/NYKgyqaziYJ1DLZff216zl2QqA9BQbDJoXUn/2m
eeWKCvt9UPtPptiVJ/U1o+EofEJYe3A5VFFny3Qfx6DB5Xm6vG2puURIRo2VUqufqk+r1SDtK/WD
fiXiOl/EKQwIr5dtYfdfOdRNh8orZb4OvwXd5uQq0B7MyCHbqj0ycS+C0Q6g+L6Rg8bM0KuPxl0U
vayB/wVhMqp90WDck8ZyPjh9zFxMxcVViBOI/rF5cKW1xzibmHZKjGA/7O9NTPJksy0ujihMLexs
wLUKpKfUhH12HS6fFWLGo75dNZMFpUg5YnSQmW8fmPnbN5CQ7TK3+WrsIRIKe05Yt/NDl9CozVaZ
X8O05UEF0bOHvbj6Fg9kozy3vJNb6bS58UrCdnjt+HX2JpmqdDjeLRYA8zeJfFjvp/KHFBtW2e00
WXHb4h/IOgxyT8KOEJP4Elx2UpjHj+jBr791NNxTcL/DMCMButnEXF1uHQPrIs0obvYJDHguOH7A
ADdZ/jXHjRipP2cV89TKq1vfYepiIFcCFomL2c+DfAkiWcBnbBrP7uPQCu2V92PEU0ZKfmkZQI8P
0ukK/Ue3YB5VQuDm1R16+gB5XvSbqYjzGeLR1CeAOljZxnu5OB3ILxy1/gy6q/tthD+E2t1aoIGf
9zcDtIyKcOwA/qRxo7rHT+6UPLx1knsDLLHzlJo7h1RXJ+9Uzz8jYjy0K0hPAy/GfA9NVtYjXF3V
H7kv1dCTwVcYzRmNRCYIqFomKYY2WdYvgIqmPWBmcaTspdlHIpcq45BRPkBQPX1PGKtiB00EJxcD
KHVRp7o6UCPCV1Z0T47Ncea8cPoBqqV010x1cqji/6jwF57i85rA4niKtxirVv3UYacFpyUUBQPt
0ejIbRXejHKxQ9AsdogNU0Hi5mjqgmqvQFTxOIs9Gg1X6xrIJBUB9O36BOTFwO8cwzniNO9hnOnN
yjQjmau2fRhagoQvGnHgKyxviyinQx4vfPg/bW2IQlEuHh6EsktU7gBOZamlvfaWXI6TkFl6pQ9o
72h97pJ22T0Wu3Kq3pMsnjGQ8xOzkpN+DotUDB3bi2fV+P1Q8d1eWZ6d+cyBnWKLG9qKkBNpAaMS
rnknElGzM86mmVXlTg06hoWiy6yO+CkEKPuNnQgWKmJUTePn4XZbatvfoiA7umzAVKJT9GtEI2oE
Yjt+jZE4/aOEnZpeX7Wu9m+vJrHP7SxM786OSMehoGO++QWjFe6G/7rA5bi8DH+m7s/rhu4S8Qw7
wwYRJKQrVIEhdwqbeaO6+18l9erXMxuAbIGW9bEvCp9LXKYhHTOAzV3AgCnFIliepkoeSKkjPjq+
KTsQhwVT4wQBM/spc9+Aj9VKYQl8/XulruOs2AySPEu+Z0YAcpRR8vhsF5YG86hqWjd0pWxySKzA
7pDDPZQ5Mx5DEBj0N8KnAPAF4799w0f/Ej+mLzYYmm6pXRCcn9g+kqQHjd/R9xgkHH9n5ol6N8T+
dyvHcPW6N39sTYntKXYEskYKFjYd01N7Smd9Bm191kweC50iNTwe+vnbT9FoKUj7eri0nE5LH8hf
dlVcrBfGoCWaefO0Dg5whhAHKTq3yFwROlx3MU0ohr16Dm1Has/ygssaxd67f0OCIu1t2nJJ/TAI
i46pgDUOPBq8c5lwziWJqgWwakRPyKcTuoesZ+bQXAS4PDKvkEZOLdzU7UN2jcuyaYxtcAkQ4VuD
o5k2Fl5fyP6sX+MvT/OKc8K22KwoUiSo8zU3pQ8HqZHQtzteRoy72KdT3lZrCsIDDk70mWlgtcY3
NysmCkT/KpGC0BH20D6sU8b9e1XYjWdD0qcI6vVqbOmYgrFm1UszP6dpFOIEKklk7ZejThCnLRF/
9h36JgmMjWhwh92g1yhKMYrDEOnM1Pn5hx4T11ENDeshT72GUKjRxv/OWgUNlTY7+BJ8yv0EQh8O
sj6Hs5Xi5GniwT6hZsodrGFphbE7ANHqPkbPjpzY20pgi/UpMPtN7wZLrMNR2ffJp3lYs1BYg9Xn
AYYmVOAf2wJt2dGvF+yBY9tWpD2bnnQkiaQASuT17nhQ1qTXQ49w34hN0sZkI7u+MkfYDFPffF25
fuSk5i3sWUudrnn17IjZF44scKNbHMUt5slHh3uiLl+W9HFXkV+2ywal8paCNm8pfN/8K3NQ6dve
FfoTYVdP5WlH1PSoSbrUa3HUvCzWKuGaiW7VjkPUpBqQuBx6OfAh584/xJ4nx6JUKkgBnq9wJ8Rz
Dvbn6QqlR40cgrzYao9sSuCkBauuNVFuDLYvrEuXPaBvPy1L6PE0a47gMWvSdHvjEer7aWwoc40I
BFymqkBXa8m9BVCiWfb1CykstJRZIgP9cnFEYNeH0YQKdk9JeSP9mA9ePmfaLE13d2M7mmQXGYFU
z8UigHrWGWy6QAb0Q9xHr24XihGXWZ3Hzft4Ka7lhg2N6MDo3hwYQSpqQ8YVZQNeKUzu+xDQxgNl
FRbqUd23baHhh/tTZY1Z8clcd5IrBJDfNMs+QoMm9s/Hp2r/uYNsf7V4JW9W4YbiueYvO7vIy3Lr
ew8mrFXpspEKoDiCzIGZDmhKCRAbSnxCZuqvRSD6ymVHEPOZVd4C3iqNQIrmbZm8jjUpZEx0KOrC
IsbPWzn5FbQC0UppEeFV40JI2qFdcUTEzeRFO6L/0fIWbVeYR3cJ1BhEqHJ8B4xFWsuYcllch4x1
AH1Ujt9uhgzQfC7kaZryoxGM8PP7OW9K4yGjo+CvuxoOf3wLYjIcJVaFtR4HK+5ZKQDcWlXBgGns
sbm3VIk0uYnECe0uPBFc9Ikmb/GT6l9t4jIshwDs/A5EZLrhoxJg+lfi3LCrZ4gDSeiQtSoBUmtn
haj70NRlLIR3wdGYpe1VY7k5LO5BrCCFvLea8JsLYQB/JmXozBek6yJTbcEZuw94oVGkBY/IURRk
yyvWjv5u2mVWs5P2Gjo8NbVTPoeRp2QRs9A4Mt/9SGGVkVgugE2Q/u51oQL3cM0TUYV9pstcHAyx
pWQnqd7FNVOF5Xsq3SgCxOeD4XLqrupKYsSVQcnvyPWhCpg+gTxoqr1Zpac5VFzTGnAqke9WZiKk
qVCTmEi7OY4wWogCYC0jbtnQySbEa4X5tu4FeQfYlwzV0rAnQ+d2xQN5/zmvjuyjLkBh+Iltn7o7
9NM/AagRO/BxNyYFVm+2Rid9DrSlqkOcmy1FcpvEwsgz9/mPIbZt704FmQKlzyz7ILGTjijWTkR5
+CBotsMHR1m70bvZWQjxx8NbKbZxQ4MNeSu0IHtY97BustYoKKf5xkim86xLG/ZuPDhLP0jqYW0j
2ojkiMuKgNioWpmEOsPAvHxxaa8yTT5hteopmhJ4eWk5AYfprRil+JjfhrK6ZqSE+3EDgYYh56aW
XqueR+ddqgsVZ+yn941yGQ/gJI+x7RjcLyjzHUAqvpCv37np9vNCVhGDNCkqWk2MwIyof4PJ1VX9
UNbx6hevM5BDtv5qgyx0zT/zXlGFazYuS6a3vCHqAE2aZCUqmwA4vY2c2dmR7kU5bx/315DcaCxH
qK0FmfQ5aXisblCBSktfMyGjQrz3RmbI1+WJNN0kmuw+ard0oZ+R31k9EcXewkbwlT8OnooNXzgP
rZtNuYPliaBXW/gZ+PFWhH7m7EOsLOubVtVdG+T3g7sRvZstnmlNDHb3GAr85obBZQpFP0NQ2vwO
Om/wK/NF0ESEODWSbyec4hf98G3CVBnG3o4tnYIasrp1ex3t6wq3YbK0ErCh/991MZDYNZ4R0lKt
UDxxqv99TFgVk41v16MrOpSWrSEAxZMswYPDLl/iFdxeN+Yi/OhrJZPyH8vBJVWgXfc5WAh4jx11
Q42NLA3G0Z4wmeNePQlZbgxkqLUbrOndos5Gpy78khz5+faN2ruvAOsKhi5bFdd02lmzcb9ceb/2
FlPvOhhY0HBSpd+spyAQH6wVBC378KgQ2eWktujje1147m/fj9HBAUXnBwl/ftZ1wKla/zwig0Rq
tJkjsryY9aZTvp2mKJNygUo+HW1WEIgIUlUMGvYkZJU379JTmLHWv6UcNCQ+OPRU9ASCxYmBZBfY
4yKabs12f32oseVJ/jRmyPOBylhQhQM7PoOIP5Fl3NL1Pd8woldswL1p6R0455t91l+4ZBQLm15t
pyC6H4kfrWhfqutvoDXLeU1AIgWlFLkdXEYZ1neaBesSEJgUbz7xM245+tzP2bioqA+P5BeAINmA
rABty9ypy/JmxOhDK6YDfhSMmqC43NGH9Q0mFy4JtfqSW9xahvnzxZS0xSLm4G5D9NcR5cyBcRy0
h3oBtwDoy7CAB2WF3SBJzXw0Ja7xj4QzkbqR/1AhiRHj3p5zPZDg1Ews6r4IxIcEffh9KIpbzP97
B/fkhNfJOpnVF1O61Qh9O7QfT/5LdEgMo8fA5hm1843sc4v34pGNHIEPva5tAfml8cn6Kr6Lxuz6
Q5BUEgJMZaXZ+odSpjdMZT1yAjkfIdF2SqpXuGvrwaCg6hI4c3uF6YtVh6CACaNq2lSILRAeas75
YuCi6mWSdddmmO8die/GfzRrytDyhNXg0aB7nqeCv5L+E4f7nK8YrREgG6+8KJvxmhcuOQv4hVcN
23p2bwePUMj1gPM4DJwiQ3PS1Hg9pOw5uU0OsX6cG8krVDhYZKMS8NY390HDEqOUl23QfwyGe9UT
/rNM9VLk4WDA1jsBk26Yd7AXsHH8WxLGRUu5NB+JahLHRFcX+CGcRIC5yw82X9yxc1Lpz1zYitjy
AWmxBsYES+/V9XI3gGsu2sGOSre/vADdUsjfZhqWc9/mO1xvqZ5qDAAZns5jpD7MFB4RBns07fRh
fJfh8vehTTZRnQTZZLKUq4OOIzlHR/IgsyGUw+kP3c9UkY93po1AJjuQHyrduekeKf/zGqtJsSAG
KdMszJEBHP6db2tvaHqkOBUZaLbBDDT6FroPrKBeYCEJJwHgfRt/f4xnAlEbVMi6nFMUHVrUA1UP
ecp2H94VFrauqptnW43HChvpy6bVA+m0488msJpsefgi0VMkvFc+plLxSnCnFdhsEGYeVTax9xqA
4bEa8xmV8Z2jps6HESqxrKytDkoiuA52uY/25JmJLHUUm3PiAuQlZLq896/Q0cOlgfRrAQi3asWm
zsPUCftQrvJQUjkym5fx+BeAa7u7t7/j1FuTNrySIfAN51pvB2vzDiRsqCNuIUL00HSxR9/U72A3
VepneZq3pf6LXIcB5nIcDRbHKo88YXO62eWtQV8RfBV3/utlKFv0c5ak1bRtLdMKfw9BzH6dkw/v
G0OeOGqnFimLLC9v/YZ3Oq2ZDoB5mv2SlsJHsORyu5SeHVBm8eQWfojTsQ+MruKBQ1o51PHknPPS
ahcnuKNxOfcIUqMqiUMowmEL37OmZDUpo1VhN1/zLtqf5lEIwetXJzotPbZPngPwPae53OgAqqeq
p87oiTm6bbiBGdZJFgPZnyhUzSQ3YTQrI16plgRDJRUiTV58CxCP7VRd8dry0bWPEjsvl9xRreDP
adZQWQGbTR2F/64O2JUTFe8mUFBGCZLnse8wG3NIMcVoZkRYceTGpG1C33k0zF5a2ugp2PhUG+bu
Pwo8rYhbnFwxvlkhDnqfUVvuvKCcTPnwI1caU5wlJce4nMf7uT5/VpiUO2vpG4fsnBpvQiffCXJe
lSJ+NKw70e9TQWEuimxb1JKpED7hCmOJM3sBDxQ2eioGMlFX9F/lIAZS2vgePxiAIaV5BBVox+LX
BWfWIT8J8xeJJmd9lIesi4TKrFbkEh0l+To2xidk2A5uTNZ3d+NJd+WwYakteR1a+SAAUXd9JADQ
smvHk3hhB5b9/qRc4jonWM3zKHUPDEtxgY+f4ku5Jekl0OXDl2ahglOh24r3jIUguPmtpi2m7GaC
12plsYOsb05C0Na4hI5vEt8UiQDmW72v5/GYIX3HNvartnRi8FS5uQR88fxFpVR1ak0B5kwh6SEH
Se7g2eYPJZfUfayPMJUkZ5GDv0f4ZptWY3honu+njysNVSLzVR4qAk1p89q+1z6gX+FYINgEhHuy
iQvq34gjpjfBcHb/6R5DH3o9gbU6GqY9vEfsp5T1xXG5nIjkSOASzErLNYasPASqZ79CubYQ/Xpd
YHuSgwjNl19xpEMeL0B5SsiI8uG7CRNQQsnuN3oqgomOXNLWhWMQ1tnv8TdqVOBXJLJjyZAIsY7U
ziRCbwloOa/dDPCBTRlLF5hNMgSYaW6hZ1Eg3HrPIDsdHADijaaLbr8D7cT3Wwq6QVgltn4JWJjS
3sMM8BiZv5NX4NoZxX5b/r3+FbZfNHvFtNhY14OSlPpRyBkUkHPdL/TyeGLfRQO8WaSQ+S9x+nAj
YK/pq88ZwLRynIsVxy8Z7UBZG98fLS/D83JVXaXj0sn5I3EcMQ7d65EudPwZMHI9DsVePGZT7atS
PHJyIEm+zA/ZZ1DPyE+0B4t2ESokTc+p/b7Sx0Pv8o+79Wiw6chCX+Nxh9HqLnC0Bbjx+ei6v2hO
HcaU9Am5zODLjMX73d2sANYEeKgT9+mYqcEF6SyEneZ+gVVLkuy3LtBKkCZHjeMAMtjkQMtLsTiv
j3Mw1cO3Ap46LQva9zFr5FMnG1EgyLNbba/hWMLAoqYthCbG4fWV0E9KlIWGekNowB+rnmwTO7mm
a5WDh2q54/qz57xNIfFI4EwgkXVQKbC6xI5Qhh5djDJGGEfLP56lLW5ZYbBDKypsPjx1B/GT6oOz
rp5kM/tMOUv6AicbYrjl9sOWwJM1qbWCaKfKTRy5C80m7hRcEpEw6T8kKggiP6gKBPxCv0xkMQj0
1RyXNXQUir+hZBuA6vGc3HmPzCudo4H/2Y+fv4OHBX/BwGeJSeHmLNaflyy4ulrtVkRUxtcb5vZp
GQbKtylisdqRCnDrCePL62d2sYSAMyjoDGPuzGqo/XXaQdnbfmiPBPlkKFnt2Trvltw0BZrBNgx9
qO4Gs1xF+6vE2OFfMo6jbCUkyfUtMCYeczPw7/kttUnhCDV0Ze80OkwFCh4FuM/Ei+Ir3PlefJ3s
iYbbQt7zQlOdwKolKbeFkOWs+wZyS0PkRg5oaF88c+rSyGd5nh5kvHTsaxEOnll7YxDxJpZR6szq
SG5hXH4RJ88nz8hagcmrfUzhsdKEs/X4hHHgKitTSBotHCfnozxCoLA+6flmLMpz01Wa/4SYCv+z
NYirAwlJ0OecclW7PyldSdYsV4y6YAwDt3ReFXsivGrYyOadLH19cwuouqrundyIkECjsK/6ivmT
Jhs1Y+5rr4/cvFTgknour2taNZiY2BUoV2vQqLHZEjZOAx+V23msgkvLQcGVjQlhqb0oSDgo1iMN
tuL2wfBgG8Mp4u4AqrEz3kYDu47ZVJdvhlkO+etFMEdf4pZYDfaaIAJuupPS7ZgIPJyOl91dUh4s
8rGiOlq1/huAKI7XsDk3h1HUO17tbRoTgpAbXW1ZAq2GG8Z/5QAqYB1TjrBen/oeJmM1j18+b4ET
7J9TMWHoo2dEltigwDSYykdVOo5Z51ITWMQ5OUgwCHzfuEhh44tpnoKqA6OvosoDXoK3ENbW2oSm
rjefeB0XS5jT2RhVLX67g8qw2epqw7ZDrsOE/3gwt4eZ83LeRfLrpFWNlYUtVO65+dX4Kh1PJ7TA
V1ZaX/v4CcWpz+XhlwNOkVFdR4Xi13h0/FXTrKxQEu6wzo13zOR0EQTX0zx0qS6NHmrUnkiHxUfd
GZdpdP5Opqc0+YlSzHPAoCnv1sGkjDRNMfoyz6ML20/5eaQufAup3kt5CJ0i08rZGA2tkhYthjBL
qHg1eLQFV4npuUeFxlecGs+HfBeB08QbE9W+rTXX8ijHy9hHJs3nScco3lLf4vH/XXgLZc3h7tAf
vdDb/VV2GwQvoG4wS/7uYrklnD9dTHIHAb3Grsa296OuGjomfb4pdUFPnn68GUZCKmDZdEc0wkWE
LQO+DGLL3B0rvSGDiHNqiO9zh4eTeoMES+uNlJJVa7KROnW/cQ+MbeOglwK2wWbAbg7eDkCxa8mO
RdM9JUlZKAzbP8Oc6rw62s7ecZpxIjCHuylVsYDT0emph3wO1F+9EmaCV2Ah/weZcH9lUstzElIm
KTYTLnAE1tJkjM18yk4Ror/pvmSN6oeB4IoyYbofYQNpxErqnTLcbr2+iI18HsvIe01bERea3BWi
QZ+2XVVtkAE7U0fqvrDLY9Tu5Nv90H65iOoTLfUHr2vrfBga04WUIeCjI4XMYKk5UiYfJwxZF9t2
meyuMT18BarOOs3d2R0Egk6aTepNiaNRm0pKbICkn7HVwOEoi2IXcRjnmCoKb/5aDBUhd17xp6Pl
rzWbctskM83k/2yuNFU2Ocsvd8iwp3/OwHWcgZE4FzV8Qbonvu9BqIlHBUy0ZOY0oV2+a7WOYiG9
BVyKSl2B+0zoDsBuJaT1aCMqIjOzy4WDIp0WwpzYO/xAE0El5ULpvLH8MzotWNy5plV4fuLNWcaz
lVWpUmleqLuFE/Kd2w6Ao/Sdnn+uLj5ZiQ2pE1+NxDXAmCG09tff9EZmxQM354bdvG+u20sKkkFk
Ht8nPpdN7kVSbQZbS3mDAnkyGtOCy4oQbIGmDwj4UzS1TBmoUSp8oHdbnN3us++tNAutUP3X1b7C
56ZPy/wxn1pxeWtqeWQNJMpIky6Lzjll3j2XKxGNfD0U0V/p884/XptzcdusutkNijxORdM6NO5D
nC5QOyn36LhIQKCUkbc+oBCTbfJZLf/qc7Bw1zZlncnoaWx206V3tbcWEaAoEGCcTJcEyme8ZZDc
+iUdpnYBXGSD12nFtXv+6iBFW65ZdEJiBdfxnyNuIGXx8US10Tf5SExiSOFl0IblpATyyRN+EUj/
fcSJVjTHNUMYXGhcBy0QsEjI1MD6HaOevo2niIxjkitBVPy0ChD7pCBI7LfpdyUc4pYByB+807fU
0pCoxM8C1YKbx+Ztrsr5hlvdHQXgD9cyTKR5on7eF/jPIPoejceBCgrhi0qf49+eMWJGWf0rtixB
J8IdIDMa5hSnDDYyUHd/IlUBnJ09HkGM/ot/AchaV+gAKFoG3klzALWxOHyta3Jgu8A5jrfegtGY
6TOsunrVrILEct01hf+3FNn6CQfN9V1plI18e1kBMaxoB7AY7A2VT9ccKduX1DzQKMa93nY9kkx+
lFwgZj/bZEJ326JQAbtuZ31tWUIRBmfk0SWwNdWx95yIpRTu4woLYYZkO7ad/P0SqitRRKfugOqi
i0a1nTpD64nTx2zPXZ6nK6079mf+gOxXjOsAy/9tnZf2m84SI1wQvUoIkodmwfshycYnjusvd0Yc
XaXZZuKxlKovkpkubYeu+l91wi9WjfKyqAjNGEqFpPEBwx6Mtgltt1l/tn94DGnU+k/zrjYn9EeZ
vfqzcQ3IbBSJpH3/jxt6T/yyjvHjS/e8n1ttL6sJpPsX+pLlT3yWXM0SlMqQrimT0iCiQl9OJPdV
rjlnrgCez28yKP3tpVSWrT3CBYLwUQb8tmzGHcXjTSHK/78ZRTsrj7o4GAVcuhGzehSQ/kcobqUw
ZPjySOq1HlzEJxoT96xbZWVUIiySs64b/kOlxBpHP7TycTlHOlcYK4/LikRUV7ZsSEBXU+P8UtT/
Vd0fvo7uYtiZr5viGGRKPVmfiNih18NLl7Yg2zhSCcSIQ5A7XXF8mDgvoPFleGXZOqN3yV8xt0Ct
a15G0rzzKSAFS7GqqTk44ULdOQD8fjJMcKjzs6HAHhTBkUfQLmem80RVzWoMrAss4tdonRZPtnMF
ZZPldyt5VbFK0gwyKRg4fzBVvDoHQbwJXRE9qdVZQXYWylGmHcCGSkQNa2gdmlcvW12STSq8NAHs
CjXgcHnHSKWdKDhcP6+3NQ+xlOkB1GHpiUrAkhOq9HMMP5ESXE9K6rO+Qn6WjKG14JEw/dg4+M+1
wy9FqdzGYfZunHgWBsweSgdF5f4hcmBItfQrtfacv5fOxJLKZdTljUwgxfLna7HHSZXJ96VRaZ4V
/VSrSSo17SMVH1RdLI8HmvKrEvI+Frwaz9sqNhNMdzJ+ReHy613u0rRZ7oA/e29CvX/XJMtBesqE
uFNx7RSNwAyB5JrliVd20ZdjyC+lHdhHbR2p/CAjK1LI9s4izB+zmsiBq3Cho+fe/NKqRyyVY0qw
hsZAVa29VaM/qaXFkezrEQI4B15sSKKtwkxR50NtWUsUcCC85klD2wAcfFyAQyGG03iMMjc2K1Nq
n3qcdq2fEMJQRsw99hntpduZrQUKQZ9lqeoIukkatoODMxRPiqnSqMW4N05zRP16wG7O9ErykDjw
fT1BQ1RIbm4nQeWgwqVKRWJxiIj8SSBppAqIT0X3bblPgDUwBr7ayFcvJZmyCIEkf0TjDu79cDwj
rhCTeWc2jsvtEws/eMgHv/H/S8INNUTDChJdxYDAJycENa9ILUmldKOpG9kUZ/RqIkLvc5iCPUDK
hc4HgYBd1z9TF6XhJxhk6VFumCiAyWUxGEtCOO9ZRSiDkAWpN9Di3FROHka9fmaqcLbVENLz2Gno
tUt4YKBgpFxub2/T3TNJj7XkJcOlRFC2dZUAGHRZgUGLl80Jfji6/IFltHLR4PYudLLNYR2gTmCk
up0rAd21XyNqTbO7q5YTpEYswJzxbTbHnaq4PqNEY76hqHJJNfCZBZ3ZBJbgYqaElg2100ZSlJLw
Y4MjlPTftlG65b6HbhDjyS+p0clt0GkU52o7FJTVLfGpDp5n6iYXFo+CTRTkLKz3asf+GbFwhVyl
MI0Ju6TIKWgaCiPJMfJ+tbOz+KWijklQgL45tBqJNSBJlcWxRwbiF87yMHnq/iU5hV5xmJHvrPwO
1HrnOeJVFRD58aB8uPCbQLl/ag6FxhrjWsV8TrdW2uaqhJ/683lJUjE1RnBj3rkO6wtmE3LN5np/
bV+qHn92PUbQ9Rhcpszo7qdEihzgNIQLdCk14Uf2buJ9OIzKEyhbmbP99sIPPQ0Dcl1SiakXN42K
/TPHQ3OCM5Nd9MZIyQSTJtp7G2J1q1IAKp7mdzZhtJZVjAC812aOyYyAijnN5bJdrQ9ccyTGswCi
/HNO/mYEUCVyQO9M2fVMTve3V4MxtoBPOmJk3JQY7tA+L6y/xnLzRdmUV0REA6UGx6Mn3TxlrzcL
SLzT+K/ly/ABgkQxvHuLLASY0pmnd+RqSEXTS7N1eSfqnyWZBVjOhVlpvkbs6GnK4nLWG3FhcAkv
XdTeRbXFTwt/qbihjM4+p6AU3T9SJqeqahUFUZ7Nb27cDst6HWDXJU+lN+cMdKF4yhCPpuZIX2eI
dXsym+DHqonSWQ+Z+V8ZIOB4yN7TyrzmHK74Uzr+wcboIDsF7+CLSx/jdcGpfU7UXdHxqCWKux8E
7G4wtELz4raDS9nkw3vQVb9JdU/a8gjoTe/3Zj2VszBjzKoDIjvV3tMYHuHB78juC4TR8QF9E7ec
R6T+fmdK3spv9QK0kxpD9QjXEaWUKsv/91AMLrGj13OgaQ5BuiZR8t+47dYNcWRMvN4jodE2OJqu
DRj5m7zLXCkRr0h92Bf56foKGWhSFDOJR7GQp5s5wxeRKpM/Bdswh51YZff+ik3AYsu0ZoaJ2RVF
crWCa1n9poV98WdAwY3DY4E/fSlgQTypeNrcZury2W6vIsIM3MvGfaMrN3ChNFrCormnWyvk8Y6O
7fgcsGuZihZ8OqFXQmriY9qpsrdEokn0PewRTnSyEJXzkvouXbG55aeqDRJCMBz6O9Y3ip/zadAf
e9xMUwOJaRYbMbMXIjC0t2UaRlxB/aJaUgW5KCvh6ThmMPPy2X4p8sP0cb7FyCXMSwo7fnD+C54h
IJPbBC3sEx3FbUIIMj017fbi4QE5NDCUqugSpEKmmhkzCzp75FNUtmffrcpCyc2chJHxmYUAm+BZ
pIrEEcOtsQ99mmRc3p+ks4QDY1irNEW0jGig9K43ih48hKhhixFLEEXSvOfB2lBGzb8q7lK/9LtQ
EbIJwuIf2H0HZPlYEenmZKU1uWsUhIhkyopQfHDWBLckXO8QRV3G2aLucYi/Ae9be99P+nA0JXzW
5rMhEg9cwTgTFDi8XnpuLkfYcFevnK7OxJy1dVvnqAnu5Dibtnj96lJUMD2WvmCUHN0VArCAB+Xk
VYjMYP86ZADHOL4MF7tyVd17woC6RB5xjeoSChqVG7eb0GuWJoEnekXhYQVeF4eFNog/QE+cZeIb
23LOyVOZZWSSSwpDao3j368/UZStXwyvcImRVKop7ahVxs4rLMa3OeDBHOSksbjDnCvTcU/8sOmP
2vdIOklMYF67zhYcd2Ayzh0F00ma33uNFeNhV42cJgGfOAnY8pD0MhrjdijJA7SIS9PaUFOpY+mU
fH9xOBbSQpaWa9B3rnsRsrrtQi31QhERfaqnhnbYA7R9Vo/92yZtRSid8f6Lv1Fs5Z3R1Jx1TLWF
yOzrwGgDmvG4PPyTAnDowgx7xdAiVfDra3OHU1E1g+QLywZINRkIwgnoaciqslJLP2KYGsZIk2QV
0Iv8UgD8RlruIqlhgPU/q48mzNaqDvDEZX6MrqWGFhg+4X65A6Q39A34/On7+qG/HllTdH3rKcYy
arDuzw5h+GVMCAYF10fMZiG783HNbnB+PlgAPD+mbou4s2lAX2xqKU9gWPQ/vxKXT+JG7mRA8DaV
85zte9cU++ixSYG0csbhcNVDK88aYk7ef49ywUd62jONbKgyuWpkPtZogIB/79dHXTBvZSSGpSzs
sS10fKuYyDZu07pB0uUPuyposjDhrJQ0OkHuUldN9tsFScPhVlyz+1VTceTR+obDyxHJUfKb8Ex8
u0GAIqTmgLun3ztxGTHclFVGwv/B5G2VZTWLTTfB1NcwyoLAb4/+e3l5uz7Qc6+7eCeo2a3f5JVf
sGTjSkoed5qED6XzFbeOg0GDQ2Yn1//wMq+N9EGwplW2akGcQSUjqgBIzM722XhTJ89Slj0yFa3w
VDVU6wG2j31ZkcBrKsNHq5qc75RVxfOaLrANUk9xAlW9odegEcWyLqCQ/r0HjNWjKpUkjQ7QzT89
GTiblVCjCw4RPjM0+iFBhrrjMuTQqRgj/oMmIo3qD61rbBwikNJoEvbB4hv6JPrrt12rARHCytaR
sCuAVRDeV2wComhzL3DUAJ+X6WB3SMef2OHfOIZbOVXROkvCR+m8ecWuE8GzuDUZEzZXTPGcgEb6
aEqTyP4hyUWeNs7m8sKpNFV3LHIID0sYy8AerDugIkcd6YbKVPCAAeY2z/4ZuufyuiusqhfrT89f
ZtAglkNc0fQ9sw/zzlvPncYS6GJOFa4BRIA9970gR7VPlCREoTzFQNSrVUTq5lFAfEqVfKWWDd+t
4RodXnoantKXL0dvcuBLDSs06Q0AVIOESLAAFyww0SIMl6MBKwx2PNwbzx3ackagiI395r1IlDU3
/T2a2EGCtyiteMP0qbCEmNkUpqEwduY7cNLA9o/D9PQGwOk4SChvBSNY0iujQQ3vIn7y6rUcCb2H
1ybr0YaVYwiuaTvIGWJ6TEoVv34+7KgXoX6SFYMbePufsgwbTvUJYETp1gTJq88kyjbZaFHbPBGS
flZTzVMy5m64DkHlV6BV4clhyzKB8qQdKt8aBByQTjYhyjAAOBmCAnJlv/hdC045miTldfDlbCQx
q/F4XB03YG4Y4o6htBEJoOF/1n7DGXlXdenozX4PPKET+YbRaXGk1AqA8aoHMC9ql6YeIfmnMuJf
o7/bl3BBg9rXFRTYqkr43zRQ52rKRw8IbeVbh64Iw/a11+gl7yq6huOlLQvXn4OTT5RILH6v4pvo
WiwtlmyApd+EZ3mENmg+4ydGdEKf2Oiopg2wjpIDwRxuwawbWyegHN/fkxxX1WHTZQJ1lB0+jTJI
NyIgAW2BXKm2lLFBxOfH2A2FAipbQPrhKL36BUf9Vf/b2EepoukuNa5Vx0JeRDc/ubZKnHhg8ocy
c+MOH9oxB1sBRIFI+yWHdMXv2ESiPCD25f18IhOJPptmJ127sfz21DFzMmz0jd7nMb0Sw3otxwUt
9rm1sQ4ftnC1ffbpznJktUQ6MLW8GJu8L8EBLSw7nXm6ht8MXjlO5kgMcvkwGOMcMUJiTsl+a3+j
QAv3WL2huUHgcTSzSamD5t0I0dw13MWhzo/N27S04q2xFWQoM0kl+vgLr/sAd8gY31QWuKoxtmji
AaGt+PyyMZ/sTqds6QHkpqoZ3CVq4JVX8kjbqsnyLVUT18uWYg+7MTwxxJt9mIXzbbiCr4FLDkJe
wi4YKgvaT2Cn7QEYI6u1E1BNdhz6sse53pGk4wmjQZqbHpYRLO5d5HNLs+AEof9ihtnxep35sWiH
rrYlk/g7NUtat5dHXuj1YcE90aEKV5l97J1jXaf8zR1bJfaYQFXy9cQoLV5e/HclkTemZ1yxsDat
1FTPuosK8g+d39Upqbl+clzdn6WvmtoqkCleVjuRY9TlwlCrPah9ty4PihFWxH6zQLLAQ4cO6PqX
bsQ4PreQD70hV58brBTXNsTLIu4seZrzb1cQmldjb7z0AVMbyov+7CJAVaMO0jR21Zdr254HS5EK
p+ycxzwF7Kw/5msJCvCokN67e9Tw3My/LEwJ8L2CRDza1HdL9ds7pZvjU9UR/glRXepHfbWsFmcg
As6jzF7N5mF8FGQbrwul9uWdFb02bVXIKvNPQsfGuapycX2mXMwmk58STgPhBT+mTx95T+pjyeIV
YO9CaAkyEPYW+xi2alAQ0GsBtr2Ddfgl8bmV0NbATsSgz0toDTe/96VQ+17RDLfEpkU1Sa4Iz5cW
l6q+L3ZKQy4gfMSoySZoDIoSSNivZZ3H4vji924Mqrh9BL9eWV9lcBsFlDHfS/pl6JlYqOazdboc
e3NezkP79/cdcjc5wX0BLXb3oKJxi5+md7oOdUfCcQBh4vR5Q7FNiarUI8Z0R1nKJ0+vGb3cyFX6
76BX51PmHHvEWC6sGHmm8PLtaQ3O1fN6zj1ksBdUyM8ffOZvHgRUnTiQBvXrTioPpIkPD2uPTIDG
MqGkR4GL90/KQ84Tfp+dpA5PX9iq9mOF7VaUmx/MR1qhYGOPgr/ThO0ljivONVz6hh1jgZ2/wliO
lH/BgjhHnzEZBajzXwlH+1hhqxV+h9CoE7OP6OUfMNLDWqfSkxeQIkrPdLVsDsE1O15oN3qwUuao
YexfKjUGeklPuM0hpvy3vJk6uIp+dJHwOLb6QUWnW7rlh21Amib6pk8rwpwh7E/oiV1pq1mTzW6b
aH9SGk+oTI6buhBH3D9ZD/Dh5HWszhUuaDL52m/NEdIgFHIDk4Z/iFhTu2JyR+txs64JzQsq0jx2
BSR6Clb2KifVAQ3UUoIaSv9eqMN4Ijy64eUyWzNRx3F1l0QaZUQPrBr+0wOmRtX6kCIjL8vh1Um5
X/+aIQlZw22LqiYLLGgGDv2r+XZNOQ8sq5Idvq40KCaTvLZQIpc1+9hYI+0dm1CI8ju+7lp4xrr7
pmIMpK6hcLxBdykrNS+Hx8xaoxAv/NY4w3ZVbmG+1xtNt0l+OY4vf4k0dsdYti1cLIG1TVVv/yJR
ii5/nNmT4fep4g2b9fFGU8Dr9iybwgTuLy79ciSv/aafZ/w7tRHtLa9mQX1iNWs59Rwibjl8Yynv
HuPMUchQsapR0ynbu/XeCS1hXphk6RPNdUaoSTfwiFVDoiwk7rrZTEIAndG70QLNlfpCGi427VGM
VmjZqVhCxVcTA7EzPcAwR/HGaL5mauol1kvd9+tCO+2NsgrW2zuXrBB7oDFAqFGy/A3xMw7fwCHh
whCQLxiP0QEDfqIxcGd2DaKTxwqnzTVzJdeV7tRbMUEDZBU1xKMRY2pNw1JhxZIPYCfFNdp4l+Mb
WLurTZcj9WShqi5X0pfaan7JLaSehU3eyFzX7FQn5xV2y04izbpGXiWvXoSevtgzDwGysl2TakG6
4QZdcHFU4Fmvl+hlXGAjmMj7u8Tv1l+aAi2WXFPYHjXwR0IXTurXJ8DXIximTUPgmrUdB8WgDSu9
5gffJV2oNJtTMtjlJZ1Kaw2p0y4vTQol/7UhFGQl5tP+RZt1b9h5vHrHZa0qhKA2mn7QzaKJUFPP
Y4dTmtmDekCFZq86Hr9+2F+dY5QyfAAu2oDVxAR52WzkXWvTqBPnDPUKzrULd32uLUcquXP884Hq
zAxX9KiL3Ai7G7GgAexk4LSxroMjpVATUyWdT8GZxM3iXsXo4g/ZvIvGAtunUZ8XhEuPw8RK9mWV
feg0oCCc9hhZzCvOxhMM66aS1F2KKpXRthNN6gC1gTmTgUqjJSvzfWYbjwOB1dhBNEqxnuUsuUrh
SQu6Dvu9yvttlqUmr46nvnJk60wqfFsWXVvr+PhNzfWgd+u1YmuZXAkkFwjtAmBgjUFFAHhdWkS9
eaG2lkwGR3o+jY/YjciuZbBltZocig8eIpfkPkrsim/wMivD3AZjTz/OOmyvwDBYBlWrk+jvEDZQ
YsLQcHPMpsfW3p80jbNyACjh4Uem/2X7G9u33RmFnEJJCrnDIDIt1cWrn2U9xjDXdXg8yZrlKoQD
uonVOOXrx3IAYHBACVhCQ0+HBUn8dmTXKb5keeTzUpGAEm0yl7O6Bn2z5K9EfGJHka2G1f+RmF+d
UQpgqX6v/APbs19MoShhgvrphlx8TRgDEVGz+ikBYAUI75SpqbA37gi1mDT+kKQSoZ750Z3DJ6jJ
HYHc+UXDMTvY85IjedeB/y7AhLp5Q0W6xIyTfTRVWvzl/pxGr9TNCkj1b56tFjuwHUhYMDN/4x0I
hlqzZJwm96mlGwWJ9XibBolKFzAVVFsuoLM40Q1WOJv8ieUh7tbCXPQ3MUIOAOO1kMZScTkKzwB/
7NfGMfi9BZV9f88faP/+xh9+90co1IefZKMUiNN6uqYD8AxGrrOLwVrYW4tsdjYVgDJmAkWrxAmM
XL/fc6+rfXLPQkOe2KdKEoJUP0EopYHysCI02Ix59lZx70pr/yWq3reFod9Q12B4Iib4m2QJg5h3
WJavnigR82COXbLHDT6UgK2aDzWCH4bUhEjp+/XvzFZO3Thd/JN1yeWkSRfi0mCwkYhHiqJv44wn
+v4Me2uMyrFVVvqhWW7znFPmseZJvkc4Q7uqrRaLYOqD0kqfWlt6K7VVvy8ZUFKRElA/TGWd0rrZ
2nxo8r3y1+nUzxljeu2svBRbn7EZCmGsKLh26lhQBogwVkEfTBSr8XUfmTVPUUGLhjjQXnC4yl3I
j2vmNXrNr2wRU2qlYbnVb1VgZBwJrarWqbtVUgrPg6DsZk93VNbpg45RZ/BL1eM6VvZSCZHi1Zc/
4aKKLdSp7oRqZF9F5HL9Ikzwzyt65dIumunZkWUaJ2kVeDoHnlPCSVLCQf5DVVl2ms3fRdl+nWTb
CirZMqWXq0jdNB5vXCKKx50x95eUPEK82AiRjQW9vhpB0Zp5xz6gYSPoP2ojCKe0ysbRcYudktFK
u3HcyxgUMxOBvCG6tzMqIT62blSxB0pSspV1cuXhH4pCVR28o9D7O4I4xr2wGtrMjWh7+/gSHwqK
y4y8oka/0Y8oGy5liv1cLshOioHihEoCF8cpr5+0a63NTF/t8J8XaKfRUfKa02sFSHeSBHT38sZF
NrtkvIa+HzKjOol8LEFvHJ5FvqowvBfHGCpBDR/PUolEbFkvxKDrKfMmHj3AvvWBMOwkSSuWq0T1
RvcPJ19el1J5mL7YP6QNk+/Ku8mLn5qWdEYEwRsoOzi8bUudEotRYTkRzQbC/rQ6m/V8WzNkpowB
Smf+4uQLmlSTP2DJkzdNZ87bFZGmhfps/5gf3Sr5WnogCanHtLhG7Qy/aF00u/AHRr358UOpbJTq
jEJ9lO7xiMWtns+p2CvWUkBE1PiE3ffXTxZG7ye2IU362JqANejnzwkaF5E7Zmdt0JvkUDUwdDPu
/OkVCYcnQi74W0CKa+cYp7uIHmhfkDxOA7QmVZ/39wEzSydyFX5KuyogsDvSlCySS8bjklLAuKwu
M7JN2ib3BK7/EYhh4GmfvY4JoQYKMk6bS5t5RBzlRozkeBEFidWXK4jTj6EufGDcobXsGiwgLvx6
aLavZjzND3C8e2XNa/Qv95+IECN0sxbk6tmC//a99YY/nF8/O0SuaQAGQmgOqMatxcP5Fc+8LxuV
mzqLFqCPYMPotqmZ+SJ0fqEfRj0KuhF1YSOzFzZn/FbjW7Hd/OcV26PKDyxZiP4e+ScT2t5KrXkd
vyXYksXRVL+JXb0BiVI4JdLG7EEZfmhHFeeDztVSBcgEoUgVSqNOTaKgaqRlPpCBErELGL+HQITk
i4v+xBXm0XLgqzQqLgRdLJW5CRB+KILxsYYCZI6vmz8o/YdWPeq5reWqC2OR9KDfxMNiIofLoeS5
eF6TxnyshQJLTMKc8zCRgIAjWaB2/vxnnDQ8dDJw3njfe+Z209gPXSVba3g6bLnn5Qxu9u2j5knh
yHP2hlEEIFp9lYg604TfhSd8aHIIG+FD6i5AP0RmPPOmrVbctZkLuFlUgz5Wjy6j5jT1pvht/eu+
wu+fmrAwFYY74yjtKV8rI0zGBEo+LoN+SdjEl2XLKSRcehcSoi3HKY3BjPyjmvCX0OeoN40Sml3w
/7prLOdbBGiqA4irE4AlDfw+76p4EKNiawYuxExo0m9AFHhwWuFs9LPaqlEX5YFdB8OPT1nSDEek
HTZ7j9De+QtrPuWUazfWSen3LRj0FmUWTg94D0mtZL5Yioaj1OMhqWJrMkzwufjha+skASCzZCA1
SrLStXY6ktrA2+L9U6ozI/InGxCyCD2eN38p9QzQiyvE6ogyZotCAhSxdFJOyTVFWz4QlAHyqDr5
slkt6IPe6t4bA2wvuNWAvXgiT1ZKFVHXhZ67D8+W7R8krQmvlZE7dpgBqM32/zidGdrsKqkAfO/g
dFMrPfX3QZCu8D9YZobyHTqUGCm9RToYHbFPO31wmLHFY43L8lwOvWsdLByn4ryQfCMBDT2kfJ37
Jca0W1WrdMn6zjeTBRUsz2L9N+st/+yP29d/ALgVrHU5H6JIG3QPmfEzQeE4G3GR8f4M0dfRVRTO
d0i6cjCDLTFmwlzCgt8I9toZ1B2s35ws0w4sRy2Oq3WM7D5DlRy5WUigf7jSjjRJD/K+TiRhVjtd
hbccbxhvih4Zs6iPTHIRST/MGuSYcamLDM7okOGP9UPJ5w/W7mqCbU3p9OnstvqoUOeuIdtFReGE
SyjFNUuLBLhcCTqWgubIegZRJ956eufdid/pRw/f1YMlUJTMLKB4GaqtPyMKk9IU8uW2Nk+4hnR4
hV+Jbtx/jFLUA6yuhMaihrnw2hsfk6ifsNi2PhLzhRphWQYhnzite2REwehIeggYkYUz8jU7zMGR
TDE19s3QthLXABn/bWlEwcj1eAW7ygMenQc7R5LAD9Kyalxr0jc28OLotc1HmMuCvbVun//Kc5qu
n3kGNM9NLTr1wMxwszjgvpFxVX+iiQk5hYvH69Sw4KUds6WGUyp/R/FlNAzxpJ1Rd1UZIK3nj1wn
+WnFMsSywT3jRY1596PVOnaDHv6DSuLLihN50/N0UaC0IWWPXA/1yXsQtl0WqTCNJtqNMBfihBZv
mS1W1s8uaX3rWpUhX1lwxayyKN2BQwihHsSbOF8Jor+0umcPzMC4l/+3zHdC7sBbQSoVlnqqae2L
NDOD3KQx9F0ApVTySmSnWSvqLo9poz/r2mObWVnTOiA45lNXQRx7Izf7clwhejWtrjPtLJ+KcEID
QYekQDTQl1L111be0kN4K1ChHJ17Nk+4JaXzbJWsGdU/zAF/Fl/0a+9uvRACnvK3t+icmC6NIbn3
/AEe0RmXP92HoxqYzWeTRzVVZX1pj9E/n6N4M5+frmpGUo5LOsqROTuLapms6pqdL8u1px/wB/MT
WTbwU2sg9Y4YLoP/fEYKnWkg5izrlWCX91IbxLesgeptYVKM4PKF1uGlfT4J6cnPPGGc40awsZGX
uEHNBZ57gN1GV59aLmTbFs7m2iwFPXUWFSw1PU1UYZjZpX9UcNgFpi9Ti3n12s9LGV3sB1qmxKNG
bCjIyhAJIe85gBK1vNGJn82qAqzlUB+2+rktzW0C5XMdEoa7NgawshKYWYpzlS2OB8iaFH1gLLWB
BJF4C0x5u6cZB5f94p4MggFYy2v6/83PzZbr3ReDILXz5dVGuajT9zqr9zjLIqx0PqnEzZ1GuSYm
ZPB8+a20inCDh3+ks5fKLNraFql4XFjsoYVnTRKTBvI6DaruTmM3Hf8lVWZj5pHwylJI35MB9fjn
tXLgBW4Kf3cI3PjdS3OBL6zqsxpIKTVa3PAYw9mPz9DbUigyvvY8jrl0Dht7m1AwmXcQd2hDna46
UUCiiwDdUEKJuJqr7yQpEL7attwtjurJ6EG1PGLtx+poH6/6hyjIPQRmkhREiQNg6X3PYun+JTHJ
Rko13PIB/AC6eD24rl0QvDkM2zUs3eU35/u41TdYKubE1wsonAPspMtBuKF17OVqKo2vEisvBn+W
nZH8xbiaBHtP0twODNPQPU8lKSuyKSN0ZI7OZrKaZqU7zvlOkOv/BJ+pOCf8MpgfqtIe00ORw/v7
EZN3UyUdchglL+fyzblTVovyPSXz050XDcEGHxbhdfXQaX8BI5TBqkR7XBStBNoYgXPX/PrRSSYF
60yqT/Ss+dJI3IJe2rzDm6aNFpwpOkzNJzW24/AUh0A9TGjE9dRSu6qv+pmJnCIfS+a3f3F3hIgV
LeuT+z03n4lIthCEnbYuQ5SNNzmBJ/kpO2Ki3zajJzFRQngVxtedlqHGrBonu0Uqun1ytqIV3TuU
yqeRgABq0SSD5Fr/0YA7zZ8nQ/7Ww3hTcgHBhMCjEuofBZIM/wAWgQI5oNfb4zvRkLayykRBWe8X
rD3fWlB9an76D5p6p0T7MASL0xaEW/13a0H9+pb1zBpmHNBNGgveJnDdI121yckFL6kJ22ypY5nI
ef/NogkHnv98fVYQW/6Az3RFdjvpVebMLdf54gjE9h8TOcgs05Srp6YCP1eiTf8o6zlQupI3FEC/
pG5pzhmzQjdkd2+cxTx32LS1WtxcI5Epti8ngyaM3WrmPHNteAofnBTJPvU8Qzb1OmqIsqRnKQId
7qpQIoBwVKuDasdFq/4pp6tmcrhKnrIcePj+1DbWemD/WHHjGNsiyyBzx2p7jL/rncFf8aVcn3eQ
aEx6ugOq+ln7eglvjSki/wFN2PMCoPxOpdcfm+q+lzuVHU22ymRnlwK+L99oATB+0hq9RbSxUFZz
ouFs3LTDmZc6EIUQFBRbA0D7o+2jqAiaDn7aKhQsAiFXPCXTRJw8qyvpCS0rsSg4tgxVOJQowDF+
uSI9jLAqNiQBi1vpRPqFM8A2Ajn0zzNIBo2q1uLsshLZ2xxZkLLclGJECoowr8dxHT2tlM/RvUgx
VQjOz5tbTwp99e1q/Hk3WMqpX1zNz5Dmfl9ForrpcC/jVjQcZXvxbqmXJJ9gbxJzsbyJQ3AhQCLo
l9JSSMZNTnk+6U9BuC20powRmr+ZnDODjdpgx+EhH+nFvaA9NVUppWCqBdokrN+sOt5O2O0VFfAi
pvnRl4N13U2Iw/YtruN35r9OkAX6W8ulIdROBTkdJAJpc8IMWQruX0ZqAWxXmQe14CcSy79ZmBP9
MKxFZVjLljIH2ZxwXx5HuFcn239U4j1b3z05gBXpNqQSfJJL8yGj0gSWba6Ghl8c7UUjFoc2eUJK
VPpXiV+JlrAScz8JB7ju10omaUy8pV9qy7WQ+YbnlWCnNlEpm5MhvhbOS4zHv0CCr5zJDZgKDsfG
VYBFV6GKAoMzAoaAW7hl/UollViGsbpu5/iMFWynF+M+Q8VYVKtOOWltVO570rSkG56ChRlnZnm/
i/klfvXFds9qVvHLnFZDc8TltVnbfeFTzluvYJLB8vK0fN5wrBojQz7Phj08xdLLnOxNvjJ8Je82
PHhNLzi45E/f+kQyoD3FQn++lu1geHVzdC3SZWVIKh/H/VSIOWDLVOgcDcStDEvdtqRbiMWZlpB1
vFtLcSh0x0XsWp63+YYwDKQSJiSid6gOkXyTi6aAMw/jVDcvMEoVFKfGROIqJEBmZS/19OPAP/hN
uLSt2waBNUPr9D2kQTtILPKtWojnh/a1qUJvXlonuYYlYS2rHgfbGuYttyKE5aiqTFID1UqNcixN
QUPWwbMf34dv85GHp1EV3rnKJG4mtBTrdSCdRT6AKJsTyq+/7IK5aog6T4GOjYigavl7FUvgt5br
XbYor13RlhN/eJv4N3gfGd8vNTpPJtHKKeybHTwk4oZa9MgNhh0vbKcSuqm5h/oJ5loP8DrHHTmL
VLtZcgg63Tp/uD/TVuTB+qPnpQT9wKPKHd7T6APKliZ+Yd5+ShZLHv3QDQ/hJfbliUv6WA6GD2IY
jax2tuzDqGTdItajYJH+bAvCxq/83M5MaXcUOPGyOx69XLtSQGFiEWcOn7a6fckp07qAl8qu3snD
KY15xvi2lOYAf+a982WTBq5XiebrrjH23+mWHc6P23h4iTHIyH9R6M9GuEzxHeHtPvvQL1ZHtepi
mdhlgjgIoIZWc6Eo3ESpvu+cAU9JWPkFsqzidlGXhDK3HqH55CY51aBTYOB9RDmmL6M2Vznd+fhJ
uBLWvjiTIVlBjm1YN+HlfuNteGpMf1Fz4hcTfp/0/yZsaxFENhP+IIZWc/Q3DBX7+96Zxajbaw8e
XUFHPRmwD8kEDfZtW5EpPQuQoaWuoZIm7f+tIEJUvrgtuQmksDmhBHt7C7FrG3k8c50p9VCHA6EE
DGXsA4KwaWbjwLeM4tDAo5R8Nq9FAYtC1KaOGqIFXK5doqNpqBwKjdiR0GpwzJITWQDlG4HB+PzY
6sm8FZOQzomYLVF96lmrpeoWushSTf5iGlFk7eD32itFCbUjTd8p6fiE2gS9eGkaukY1KLvhhAJd
eujafvGUI3hgeuk6sIX8FM2jinJulzjY3kcB3dRRbQRBjX5qDd4bMUx64aH4CeqPwvNQOU/B1oCv
2ju8/tqlOg/LdNYax/Mpj2HvQ52Xr3nGVoG/kHt0Eg9ijauZMAHYwqQVW3q8dG+jwpCcQubRRAlC
xQqJj4jWTEktnYGZns2kzTzjkpOaRJaPBjk9O+/TJa1hBxYyMiEM/lHAj0yi+ZnraAkuXd7C1gSQ
Up7ehfLneKPoUZAYeB7ml546d3ugaYk9FV1Hze7QpIXPGpf2Km5V1CVjMr1ihQY+tLVXxq0bMyfT
8JG1YoCa1nZx0Ai2LKmOziyeMkZXdroiRm7fRIduv+JF8/ajCJNEuLK9fAv1IFrfKOGwPX2Y4aAF
79pI46YKm6t0HqP7VnDiXOjvl//CPgolbCbBJ3EH9w1/4ZT6imX/J1RVbNMzNaTLPCvqaTFlr1hs
WAvhjmsf8NzBDERzclX37v6Yoq1zdaYmY/W582UxQE7NZ+VASpkSmQ220QuxeQ8rmkqdXZAIsAqM
1B8CNtvmzYI7rZceExLfvzAj5UfHMI1K6smUhfTG3V9JONfcGTM1CWf7mUdVjDDFdXILMn9v1WPU
/YOly6z1t+19oIuCvmaOSaXHxoRxYRGALEuU5Ghz0a0Ud4HTnEHSfr/vQ5zaZcwNn+egLwnhh5qV
8crqGDLalfAAQi+NAKoOTcEK5FMvdEe04VR3daTYWPNuW8KdAY+HOLmH0pPdexu/z1ydsZatSOqD
cuR385ZieeETYmWMvD9TDXMKsytjHD9DzNoXkbUd1HQ2usQOcp4ktnLYl9uiGc1PY8y6qz13P7s+
DQeSgk1mjWjWvcqw1Az2hfi01REJQIu3l2F/1xB6d3l98YI3o1M4LsPCScLVdFsa+j3U70Pazjd0
PUbi//dXdh1lffKVsGZKGn47cbdYZ5EU77mDV+s69RgbJfE4H16lCDUjzj3DTBevEWdoyBqi0vjG
ywXk86M7BqLpHuR4z6I6UzTJuPAfN9soQG8IeKageFW3QT0ATzCL5pb225b6T8vYtkfpfxsmS6Ad
PA3xm9Y3FHkxWXnN/GunEijZobsSBeiRWj38rr+O0HFtT7yKFhIH3nLRkO+eN/vNsWBXt16joO7A
2/IARnMaj3SOgVa7dHLSYEGOJpXv6JinSBpTj9uSvmD3mANlAJcst2AStRsj1KsCdD42daAvjOcG
abeiXRVHgaY9DCPUDDGht7Bhk0iKLse9ENe+nhPLuqGpv/O0HmXffJoNh09C35DF4/D6H8L5pcRQ
Tg7JhU+Ji+6RSyAwyu5fKlvF4LY7AhxJzDyaCrr34X1Tmx8YuOHILKG82CSJ8kjbj7qsU+CSjxcc
xFGdS25eBudXerLNqVt3dzcelaZb+9qz1pi90Q2oHccKa+dK16izyQ0I6+rFxaC9pn7ODHK+c6+Q
3UGqb5j9Js6Nnfbt/OUB9ENVmglP6LBD9XJSUPV7Y98Bt7LVxvp5JmvTzutt2hjcxnXSLSfAYnee
P8BjKbJE9ijZZqZ0CBKqMLrq8YodYd9B1vUiCb6Vq/jhjKTGaXllykILOQmrGnWusjErgjG26ZBR
VJyCyHqJezGzkw7XLCTgLEOXUkfPH+Mkbpsjy5TLch41dHoeBlclBCHiciPpb3HflPMsDyQT5x2u
+ArdYmeCceNBSZzLNMpGQMxSb6i4WPfPI9TJPRTUJqO7eDivnpzPDvld/aES5pF6m+XqZxvs3v1P
ErPJm6CDxvonr/0gzLOiZMEJL475VzkWDfneikiFzTFmUG1ipqpx+OZQ+PAr45hcsr+JC/0luBkZ
Fs+/zh6rZIiXvnhEsL7Ios+LWcTAtRLMDGgDd/z0wO2hIpROrrGU3jqg8s3kKskBdhtCiVT+YaRN
jPvEkbL0a2gQmSHBbGyxrChoZsFkukd22qn+s7uAvOJEx4AyXEpl38SKLOU0+Kh4sZZjpY1+rZBK
wPAY7uicFRx6NuRDIpZ4UE5VZCMsFgAeeDKOncbHDy9uTvu+R/3Qm6NHv5LFEZ/HrE6jFZgww7ym
s3fxm/ZdG4cQvCsVo9oDBVANVlgmP1v+UGvrJpaeAP6MxddILyJu+rWC6yjvVb+s23WWf6vcRjFA
WP6nw0+ZR+SVQGBqKNDLqsZQ/BWg38oanQ2swjuiF6t7hXKpaC8mC7u3aRzNo9Zzn88+KgrDKlmI
qPPsh7ywXNB3EzkvFwGyKbHnaTVLclSsnltKHPl2MzZrEc0Wqr8XBOFHuOxcxCyqbBe5XVZoIgmy
gGs59E1Oz0iexehJFNoK394Pv1yJJoMgacrlm+RWL7vKTLMjHpJc2JhFlb0mfUbdmJgKSo8w2a9z
Il5h/4INFDI+uLmIjXMKwYzI62+kg6Y9+xZ/sPzRGkuQOodQ8FYeJeqnxQw19ICCsHi+t+5thqA4
wsomeCkM6Jst2AEpMiycVgpDODHnTC5j5rXhbJE/UDFDz4s7yW2Lm4VA5Ze14fvRtSWCcVY7HD+x
/NzYrnMTSpsks2AXPbhekKUVG3pAipwO/RclxRhWyx3MrYeSRfif6okKTsYMAofLmSR3N0ZVAVDt
xRCXKBtJ+70dhAQotvt4vwuzgXBz9PTH05qzisEXBEuHyCSdnpAa1g66Ud/G80/zxvHt8DN+19Rm
E3U2/GbQ+3rj2p6abCD1ZgUJRqzt8kxRY8MC++TdtSHJGPxLJh8BVkSar1E6ZW1RVAOPIseSpahM
ZbQUPwOK6vfrJGXt90B351mBKYEJlIJ1b13+aJ+Thye/WCxbl6glTdMTr02P6+gz5Fzs9E9Y6FQt
IQMcJYgqfUIAvmn40/TUr1unjMF8xdLARmvDHn38YD4qxJhNQJrY6/DWIK03CbBnYI7wHCHkYgYE
VR9zj62MfpSupqgvXvO892VU36sYNivO4LAt+fQmu7TcwIkotjfbIeLjEumjbEAn2nypsSY6Fjhk
IQyRZ76f19IEdV4+2sBPMjpQaYKtVgZXeetZDvvqehaN/wyXmyKfYAneB3N5Kps+HPnJz7vSAasG
h6LEZVNVctgAo3OLD/ef3NI5bP66Dvk6F5ONjmxIFW0sELg5Pn/CHJPj+IgJRP3m74blLLpdtD5e
/3TuCM+YxJDuS/zXAZqmhnXOkpV4+6fzG9hByex2VgUs2Z4LPUgbxHPjT+LzzZq5zP7myGorBjiG
6uxfAOGqc7enGSf78fzXX2w2qBH/AXzTyAxSm8dT1p5AV5xHcENDMbCL34HynTGsNsqV5r1PObfF
nCsnuVBMJ/EHREivGDvrWawrNIGoDczrY1YiTHPbdl5INkfkJ+Dbpc//cKehXvXEAntQTaFD2co1
Dxv0DYNzJEHNOOvZgxnVh+8yVO2wgcNsXO55BUB3TmdT21evpxdcHStTOE1my52avZMZoJV9VqvA
0zHE/IIOyFZb7sbTV00WVYTeHOPnqpjhtJ9LTxrGA7EALb6h6F/wiIFfsWujXlaxNMq6gamDRh6c
PgGcomRNscEum1ybM2grVI5TyLozZbX8hWP2mj6whHeTZmInjWjNPFcPtxPHCWmtRlHWlUQKoA1p
2cGhUPuHk35ft4zc9vd+zSErVxnaL+QoEg9VV0IEW7LSYnSYYcolCTai5cayMYTnTPCfVgwMVkXw
m9J4yHfMOPA7cIJi/q04qkN5U4jeh5g+tJ8PfIG7V5T8ZfStMFD1sV2wsYuM49Cnct+hcrS/9Q1B
sOeG6BFwCuQGBONRJkdfP7p//1V6wVimx9Rrt0VcqGRstiaaf2bOM1eFbpkzJvM45YsYsbbLAN/g
BKpApfBK3EJL4FG09+vOoEpPmwsoGwf7LVdjv415V9BHnIkU7Ax+fn2UbUTBvX/4xJ3wWcsd6krR
t6kliTvpxwS1ALOHXNUiXI9d/aC+gs6BVZnxlVGdvx//CEmY+rfFuAZFa1eHwusbaxmdSaVOSolg
QoAUY8JHkfghDgJgoZX8QfRgoDYquRcG7vUX4KQFsfuVhlGd2su/a/btdOUFJ5pu6VtuMq7ACri5
haY6LNuWmBETr+l3H2ihXMaPscJf7EUHiwsWPXuL3QE1V6EIYvRGZ6ImwTvfMo4OTdknMlMqRR4x
QDFSBKBj88H1HJQCPGErcKJZSYLzh3zam7LjJPsJSWehIwtU3f35Wv16RUNbTAHUbkKRWO1tKtmY
vwtndqmsoKrhCvOkvc+lJ1z/qrCN2tM6EXMD6H8jd3q/BicU2tKfYLhGNqjJyI7TDVDVJbkVIhNP
TMHEi1M0DxpckiwOylAc8ZJU5+migWxZbtUX10gaEoW6C4zGhT3PVu7fp3qrLGdR8m1Tn6ZoDlpY
pQSxhoXUwx+6hncQcvU5sW6Sld0jWQ+pWUje1U+cZI2AAQhQZaEy+cSHVnosmjPDzHF8XAtNAcAP
rLJPrqIjAFu7GbYAbS+NVbM3TAzjGl7vQRyJFlGIDfyNlI2SzoOTuhjcuVg1S7fJaI2B0lO090Gf
CjR/xVU0XTPR9y/o/OmUn9rbChE30q1Zd++aUPTEfhifHDl39mOxq5RL/cORS410IvT25qV3iLEO
O1Ax9WIVwa+fge1rq2PyGHpU5qmMI0U1oNPrAp1zpoiRc7UJS0p0CCDPiNFSxP1GOm8mo8DZOx0b
gJnuoPOLMojsmZzg/3gOjNml3wlLgZOxx6hL0p5ltB6lIIZqEKsf0q0l1BocOy8bGFwc4ZNSw/6z
APs0y4FQqYpdO20VE/eZjLDtb3crwzoHKUpuAmuTGMBMRQXnmw6uPECSPYZOeQmRC+A+8b+FyPLI
7AUmslP/aV9+3KZ52qozxe7bay2isOFO6jDtSXUHUQ2vIH+SIK2vCgBsmwMThp8jiGEJ03yURbE+
leRZCLGwtWGmzmNwp5xxV0K2igICJhd45OfYqzj3wjFA13ZnfSrCJZWfBvO1Kn329gm7+6R0WJC1
kNAimavky/7fpCSi3263nL8TKuRgXK/+9RY91zOl9PiWsnHUSHRkKfns24Fw+nSXQV1gV6aTRjsg
k5LK/B0jW59NFjotGY/q6HHFxdUxhYb9gZPawZlf0u/BYewRP3qA4vbF+NMMRbn/HVA3Ly/S3JVz
XR79R61VzIN/G4EtquUg2yxYcXpzkXCsVI/Sp/Wwen5dvJ5SgwyJC0TiD77KchaLXAJ90SB0I7Re
cC9rcc/7uLx3LcVPNWSw9zF6g42Dyk+QC5fRSTK6UHij8+8dycf11Y67ruragjMA55auOQQrXXfr
xeSzHz4ujItOkGVKkGrqxgNED9hJi+sN8yThvMYHc47twXMIH1KcINae4bsCi9Fmj8K7s/yXQFpF
1mILjhB4pAQu/GjArf+NKICdJ6f/We3VVVfzCP4VdJUCHuOGN9sYKm/oRV2z7NqqUf/EsJ1TO1kq
rYzoctKPopffD8PuMFozaM2q7JvmeRPic76930am8J4WEatLBiuoT/KweBjuUX5bBJEdrSaMGAKQ
Y4Gp1jRJi0KeNu82M+gZIaxr5QZXlp8+22vzNwun3u2IX44wOTdWnjZQIqxCcugEHeSsTeKr0dOD
lbKhrdIKBfZ6iDJbQuh3HW24RhkMyX8F9kp5vdcR9qEfYTYlTBhbHvEy97dmwSPqOpR5yLJjsUao
DDZUI+/Q1Bc8UF0fLXBoJTygjQAEdyeXjkA2gktk2EKNOI/bIgWTx3Z6EvB8ap/e69C5kFqxHCOx
Typ4R2pL4ze/caW7kR9oqYIhYKbP/hgOAHCV67vssAPOFzje3cQWbM23AtmeOuj2Wdcqoc0Equ/v
+sF8kAdMU1OIlKM2uTdrckhrFGpdUAOXn7pFzQfuWgOlHN5yKbjO4o4daJfJ1S2DAssBip/Y+R0S
nCWptn6nHBWJBJcJOTDyV/4J7CyJrFYrRKOa7Zl4NG9J9mPBLxikpTYf9t0gO9rc9CF2MgUt/Vam
RgHyN2KxUq4Z52YGmzoJlu/kPEgBXnGYBifiPyAu5bL7SSxnWZiTOEtjRKYts0eTQJCmouVCDTsg
PuRS2qRK+P0ago6FYESp+lvjaQrpEXXUbHRTOpdiV2sz/oJ2/TvBVj37uXuYxdLMYJndBr8FxQj4
903WBqu3CDZ3+EaGU3gaQjddEYOTBG0BFkLUc3+75j6Gv/7zHwQRGp4Sb6ubis+ZB9xLjFr3SwNU
seu78BnMyAvCcwtKrTcrWKRgsZK4yGBLG0bN3K8sb8W8I0F1hpCiFF7ViE8IM6gD7xn4pCHWVFp3
+P+2XYzqptPakvuD9PJhMp4jcb//inHEMLtrMrWR6ob9BR4xvS8X7DSCK4ENonrkWmBJLpHYqe2u
q44rBqnUSaBgtK3k6XrL742Zj2PQvsGLDEwR6IcnOnV4khPChymdQLlvXAvQykiAjgmtmdQMRZCA
2qng3ZG19hXwF4JeFhv1i8o8/TQ3BoSolfeqjsy8jKpOYi6YlXuTJXFEd+icfBs3OjYyC9VymKDR
f5um/kMcEARWjWyWk4f96fuZpEf6VYfeEoWq+Z1TfB2QHMWsXwtNjq6UwpKp7EDm+ZrtG6Yt6PLi
CT1g63QO04cGUF+4D4WL6/Ek+in9uoAxd/xAITyhA8ZGylLwyWVcs0spXF0sNyNxr+xYPyhnrfgz
dMzKTD61UhIspjdg7oC//QtRokU08u1sVsZw+kdCrrkURYE0mJMaU4U29X8P1VmC9VHa3GRlGmhy
6UFF1J6Iuas5qhylrN8r/E0Fy0GLCW/FnJB10adQ2OYcaaoIhdqM0fgiWNXp+bJrA7wIRAXwJs+S
HRvQOl8Zxrlhpg8G5shENJ/gnQIUnQpPixu61syluxOWxgUljRISqz1iBTWWvvQGbXqTx3XztxNv
P0olv7iGlh710UOtjXHRk8swBukxeW7Jlo6CwgPJ1UPbhEigCVTwVTJIhIHmGceaE9QveqgcZzIs
K28j5I6qRIN2f7nt856ZNFq8qQ9uFd05bhr9dCV5lxN9VLmck0fMELhYKhq2TNwch1pVDiaxEF4l
EiWi2A73NV3eMTA05LIZ7p3pvjz0Ju8l+fPeTlULKivTbvz2T3CPeObe4oteDBDOGhVgYAsb+XtV
JZOqc+g/+f03g9mJL5/tdi60sTZ5l7D895WjNNmHbzsHLDcfWImGbDDjc7PsmJ/xV1Sb/xM1Pyzz
A8MPiW1GkZ9UPVU8SgqCc5JGuaSTyoWIkl/ISI0kcp481wgVkmIy9fRZuFsbtr8AztdzSXOioWhz
N1PZXBSRc35sNcmuDeEhKkm2BekgJppjvdeT9gs6y6IqswhtSuuV+sJ6sq+1PaaamolqsX39x2ls
kPBGenlwfK0RCFZpRfCMeEFi452U42VrcRkkAGylCe2gUsbCnTdk7pixJ1eDNAyr9LS6qrnln/io
mI9lBIGwT/reD8H4QhwYEfyRNWRdBclmnDvREFMlBG41VUAJiOiZu7C6+CdhVJ7mdLK//0JB5gM8
QDyZcWenQnx7gsw5UxHcvI9XgRQ6BWRz8g11SodG9DTd/aDftEp9hexEe1sQJ0fe+6ZdJZx/mdaA
FULHxCf6hPO04lCnTVldy33tVDrD2NYflqlSEaNfkKT4XXNTDU7y6i/672fWy38yUn+VYkdjx1XE
1e830RXAbFPbQ/sqkAcfjS09o6EU+0S/xOKvIXky9oO0B1J2YjnBPpJwJfvmYub8wa7D2v4XLkMq
vWoY3gIuE6p/ZjMXAxtqxHF72v3Yvmn9SYTKxGtxL7lGak/RjW4AszwzLn4dr/ZfrZfZmL38o3dL
ccWkMv5KDCuI7rVhGpyyxpcOQRe8OXXSn0j1MytjkWMUT8N1wMCrt5WXDyqmuQUeLKHm10PMQro8
xl+Oc681zl5A7tXqpETPqtVC2guHl3dDiUZkOtMIV34A01tbV3MZSAQe1plTmhWaC1ZBYQ3FhYCd
XAzgHkrk15IEMxr8QeIX1AdSzuHT6o/kkgh2LSRijPvR3RBLME6DLa14oVoKx4wkUeSuP/CrTZUN
lkCi1XELn2Bvuqu3FfH3+SDt1ho96g307ZOifjrfgwHwlNNQJ46It4y1WtrKyRFd5O2sKIdp4hyl
b8yZ6MDwn2LyVUBjhv0f1CKDZcaBSCmZZRZBDCQ2y/l/WDx5YaeSuq+pTrGshbtV1xul+iufiThV
QTi18misLsBvd5oURScY2GAgZTwo2fVblOdZfM0XL6sd5eBfoK0HejmiyctAvOVuSeA6tio5dfF8
1hNGNAgTr4qlVboS2KB1oEBpvUF9GYQ+n51Kw5DWzfK4bVdAerjRkUxGO9QaI2pyodv1icMxZMJW
2xsAXo00qQHsEyWdLS9hBt7J07Yo1Z2ug87/oyicU0TnF9+pIOLFyY79X+apW7ey2qi7vfjE+0Z2
OJMKzPHK0KtQNdhmS1ARtjIH2/o34cmPcEF+1rl4FFgoIR2zGufivIooNpSWa465qPufMkDAteJW
tBpW9mxWjNBkokuGryDZiOv6aPH+dWcfO1qFWttfNhb8Ho1e0jPsCuBqjCPwpliaNBoh91vk1e4b
RHd2uJS0mDuKtejfFjGAIloJdkuJH+L2gp+98Bhj0SCFgqM+eLGaNmElqgnli0vcCiaSz2Rrt2j7
iDFV/PsxkGmEqugSbKrzCWPt6t96yhKUcMtLTYvnJ+/BrokMXOOnjma2L4wXaAC1iDwbptfbfeeQ
QHJRHRvIQAyg4s9zqk01wdBl73AyLlAy24KMB5clc0X6NDfjvP2OSiLMzCTbAD+WadTr+gbY0re8
oWNDdd+q5sx5wR5l7BGCcxvuOqCN/Z/QoB2viJTRjCayy4V8rNtmY4u4fiSMBvWriBmgekWPtmGd
4/5mE+cHIvc8QoP0zhjT5h1A9G2ODRZzzZuK6j6gxycWfF96BIdXDzAcSwgpFa4QXrR/VqTosRIe
OreuX3xbDlzHtZJKXKzzDuUGl9m6h1/x5QlRTPxoxVwuRfY5qLZHXtFDcRi2W2RkzYe9hKPG1m+M
nk88leBU2xhQRhseQsxMS42bLj3Mg6Jx307ge0c5Hj7n5TmaCGXtoTFrrNu6ZW5HkaBTrzX65hWM
fUhrQM2SZOspLUu+zwzA3li89rPqPGBFUwrOfctyJhxTLVlU6upq0JTYYeRoMxFnuA/K1h903FKt
iC1Vzxn9TTCiZk8n59uLKCE3JLHNmFNj7uJJyP/Ng3tftBeP/e2clB8xJwURHGOBQD/uh9fBO/dG
BW8X2FqEu0mLXohdRobEIPDf+mlqhpic9wNXo3FVCI2QftpI3I9CWqpBym6jUVjpbjDg1HQRTAeQ
cRCZ/P5QECfF/tijjGirQXh1CBHCO9OKl6d5yNUxkKf6pXNsKC6+uXwCom17u5hioS1xx2im2o1Y
AqA8sozIon0s5przCyzqX36cINZ4OT90mb7QAF8Pksi8JWeV7gJVKLGhqsyXLbDcvrzkgIoQLK94
hxvMsKII96paqp7TQzHxNDT4fhlBpRSumSQhCsrVE9SIHHXEU485mfbUlaIy1kxTe5LYakyyt1vX
0hIoZWcRopwvVXvM04LjFfeAH0eCC0cmO+x/oVTPjsVZ33cEO8ed6nh7E1PcydKFUInchEQ0cbRc
NPbwAlu6mz/odEUT90AqwSBm5jl+iNl5JKkieLGJurjgzu+hiCxEFoJNyJjtZ2OfmYmORwEuN5hF
jpXPxPAgjjzoBA7+gi9698Lt+MlHu+krcz7135M0dTYzFPN6jQSMQpGmEOm6srpQoPrylNHGRuBh
vQXnU99DG3p+HF2TB7Hevu6hanZGOK822w+L2qWuaNY8GihXjhuXihW+A2AT/qGO1KImJ5qB99nQ
Bzua0ukoIaEyY3r6MpApINmGYDnHWgnlTmJXveDxZyfCgp+kdtTyEy3/1XeqP0uDbveAemEQN/Tl
8x1b21tcJWgx7lfpp+z8yM7o+IKOtAqKJz1W8b+2q8WL8SqN+tRieMCaWbEcq0b8Rd1oz1/dTjZr
PGErcjU/uAedMue5MFBqoL481nQK0yr0c8W7btEr1b8pDNBtQNpwyZluRuil2PRQS4x9Ae/s8gtg
Auhx5OH+IV6ec1p+vUuQwul4PxMZ58VQDzpWuobKykZyKdEh4HaO+sahZF0kpOoVbE8gL620XL3p
of4fFCKwkYwrNB9cckTl4b2pHMQgf1ypRa75xMqh052yCNhVlFiBqEdDdc6zSxwJl9y7UVaJKKAd
vNqopjgD/rNvDu2fiWpGWulwR4LWo9s6O7g4s9k05KbiTkzXnDz6EfHjqtgNQFvNGGQ1PiB3o4LG
mrWp5+x/jRpXUqzi3TuUJX7Mc8W1gdq97YjnFTqTe3KuAO2PMNZYgNc3wJloHGOwURi25ocDA0FJ
qQu+ATmhaybB3MDrSEoYq86DM9CY7Dovf1NYzUo3Kti3S8+EKAg4MgjRHCM+deIOliKAZ7bJLtmE
VOU7lSmR6OqXWJt13VhMJudC7m+MjaTwCqGou2AeqdoE6MYmhDiwUvLTdZMBMdxK5jwnYt9P/wQk
YGKrqJEbkxUbfewXqiq7zvYlD0aWZdJMc9ubbg1BJbyGCcSTQdNommuqUILUw1aihCmhTNDueDH7
tErbOm00xbdWQQ0D6+QSZw32xtcg3CtvQsxTQQl7g5RqhDYAPc6evlNpXjuyDQ/Vcjkifsy3pjK8
1HBA4IvGT4J1rjFcQ3gatyZQuy5PVwsK3PeMTua79NO4FH6emyWeAn3x4xnQ6JfVIpjMR7ytcOPA
XS/NwieiMUyYr8so4M+e+GI0ECEGHNTXitELcLw+rkEfDJNBqlcBvHp8KWIFMV8ESm4SB5OYf6c7
1xr/4grPvsJUSWbhi9yQtHyDASSmF1tHWRQxysprr5si3qcXq4komtIZIRapHyUjSPmpitQVD7K5
30sbU0k0vxoxTmkxh9SCW2Db3jNYmcGK2KpJXt7yfZBLjLqakWAsQsqzg4YWFvlNfpy3OLDTsRZF
NjiajSX7XIizxPDkFX9LoeROPP/A76mmiUOUXwkG9tknsjG/TMPyxd9tzjmMvTBnmH5Wz3+jd2st
91YoTiSlrJ82FJX5c8ZjkaE30joi5yLkSLpvKI7kxVuFAf94xPQosvc1PrmBHDKiQ8H4jUWsV5NB
wN6B3DaQcQIQ33flcVx7xiV0npWH5HTw54J/JreZ4nwHyH0S3IKlzrCtQemky3YgVEKwh/fmg2DS
9ujRsvDtabxbJcz07lIdeAqD9EzwkCot0Lj6Q3H2ibtbDnCHDKkOsaeiN7oOab5W0byUZMKKbq4y
Bbd/FyHx2w+90Hpjld82wT0zqeJVC5BJ1fbUZo4XH/XIYRRd/+L8jAqreeioVZPkhjwpbCO5Lwv5
ahplhHARxts2B4EJiOIKGLq+KVlmzbIjCSl9xs8d4EZlw6I/UBHB6RW2FKjX9W/LLBDaXid/BzNK
UWSZta9iCuHG/9Y93TMrbd0OjpylTC/Y01bw5waJ03u4rwLkVHyvTXeEImupPT10zLfvA9t7MKtG
JKzdCUJHIBp7pYjThRymChjdi5gdCKATimrC2z42PUU3PHhmnxE1czM6sGbEoAmTMlzcXx44F2qd
edDQKW8fqb3AewJ3iinRaQUJtOtM3m/q0fzR23vKiMpH1FxGfHZPh1xoiRHMNGs4B29wkIy5xxiB
V4B+guXutZblOqv+fVTb5wLLITXB+e4QX552eJyL2tfYjVzDTkZ7Oe+hseTTW+2NsO4WKOKHYA/F
sjR2iVrd+eweWAWUnFPwPlKixujDuFETy8FvhEWNLN6xG1mQIuXoIy2hDYbedZdLOy/q80pfPDfC
kTfifedkjwloIM76llzA5Oo3akibzo183BhcRLrgMHNORxijnF87fDJMhwRdRXvWk6PmZFF6rJMg
rKAdbnAPcbABC+mOt14nlfbt62dEWTxOn6EKXXD0aBLt2KKrDcv6isJyMZU+fxikseLvzp/jxEnm
niwi5rbSF5wcZ48HORHoPyWsPwPBr1Aud0I8UHh0qt19H7p0i3GJ+F22b0ltkzxijHVfeQKb90N0
EtYhlSFH6tudjvB5WI7NEYxCCDAndU3BMmKL5ayLqZ9OC9NopfT3oRczlhZ06U1KV7f60uk8KVf/
c0vF8ALtm8A3wq6YDli09u57/R1umX7eSNwnimVnWssR4z/7fTOiyDyk0W1mLtTldAoSqeGLKKE2
4uwulvwcWhcBeXkCVc+m5vfZh0vKBMhmdK4oofgj+mTVniSiQNk4aLU0gIru1ETAEbaj1FVRXYOJ
bp1PcTUOD7kKaPgOqCw80mXJT2gOWnLssmu8pHIINQ0Wk7zR0cdN9mXPrKRgkrpg9mAphbYTvxCO
spsuP6gofO+mQSiEBSFiha7UPLwDRC3qnG9DBjfLLtTXohpIn8XWJQ6LdOBAcIy/jdMO1Zd5gCdh
itE3yAvNncMdU7RDAluq80CF5HKeVua9nSX3wcOd6pI1sbbSGDUWF5PfERt/EuaUXpnW9POd88+g
HVjZHCa8cfZxO1VJH+wG6lpTXagNkAHjboqPTNyt3X4za35fZhYJusnlH0QRaGLkMKpEzgnuL3c3
paa5YMV4IPTUjcxEZmW+w6SxBBqXtyaIws3FwXBGXx3/apRuX8Zdu1VwUDUJ7Ij6v843zUWEz5LM
JeJfx3RoSecVz3wVmmxIb4qJ6uT2LnrUUNfgzPRQR7OVrQl8mnS7FYVC/CV0ZYYi6B3gZ4Jok5Mv
tkuEt+ptsCe2hlLZxe8dzCCpQtWj4cmnBRS2uCaJNLGjqR9ShFiDUe+3EtZGVHZ3I4BfnOL+sh9O
kdI/ekIg0MuuV1KSTl6MVz1EhW8HUvugfpxVLz0O556En48o7cWBlSKa5+8fvH+3HNxiBTRf+EQt
ov9M1pViWw8dI4DY/zT5tjAUQrVQJ38YawsEgeIqMQlMgWFASFKDcZnF0FJonwQX3v/L079jz/9f
SvlJmfS4U0LxyFOTr7RYNK1SJM9HKoyyJy93V2vL25z9UigWiw/w5l4ceqCcBNxe13FEpU8WG9O2
aRbmecyr/FLN52poi6WvQwiIDZKpgmJK4ZVQAMuZtLE8YJ716iHSRb0yseci4U80XFrrO1sYTQEX
4oCWeiu+RcEeS/++GwwTcZxw2z6prCPzty3MHfmmGGpw3oBcsnat+htdkW/R8J0kRKRLteitFHpk
8JZEgD2SVXBf2Xd7/8qkm3oaaR6mt+sQgyh0DJZb0odxKjnekoW1bSCYGxP0ALBIleKqZReru5E9
2zaw2DTaeOufvqIkEMhhLCBNi6WD4OJj3bBh+7S+2Tteq533D+yGXNUIb1BITPHZGDftK6C9sTKU
PvhZ4wcuxzN5bcc6jnIXhO1b64TrjbviUzG7z1QQrER7O7Ix6wbRFmAubSs1kSZttM2OjyZvrMs2
RnUlM5rUknaZLhw3ohdcmo0bDzHpaXgvAQkzwjzFEBAlHUOq2nfpsxq6WC8h10VdcSLi8VaaA7r/
xTBlf2GSMHZfQsmydZjz2qBgcenIwEVKSN7vtThh8u2MMj2g4Mur14WEk+38BEGlwwXJjbRoVnsQ
IJbSd7hevWL5r30Tx+s9OoYWgoQt0eFfa14686NZ3Bh0+34+gtdSi7OP/ZXP1mbE/BNAuI8CJsxG
gxTVu9ABmUOdNc6xSGxCIV4rn5RwznEFueklX3tDee1gci+t61uv9IGxe5B+0qvHqbWUqgbh6LZb
nVB6Ejv95mQguwk0jdJpoaiQcO03r+tldP1lIV3aGFPbRrSjAfB3Uc4dFm8P3jzWBOKVUhx8eYfa
BqvOcIfgQ9wa6mSFukcYhglbyBhfGuDxzeEyjJz9sZsYy2v4VnJxSOfc441zF+BC2itKfjIKZCDt
Nttnhsvl1xtJQNU7DjoKmINjF1ZKG+2kZidHRS2OtyYEDB0Al4c+6YEnpbjAzhQhuoGD/O7KDLPZ
dcOKAYytWhydUyfN86Yulie/hAK0BgQZ7HR5DhY0vZR0klC/kksk/RcEkwK3PTDkdT+bRuarYEJa
mNjVKZTK0547uN9LlCGJkTosHpI5GKd0P7kbokQmOXq3Jj5Wqi8myi6K8812iZ5AimhyLoBBtUp6
9pw7rVCHSbPfSzSfG6XnBbZJPHoXlPyrIeS4qCjkAqqlonZ8+Xt7h23NM5GZfnYPVKqi2T0PE2HS
Loc1WiRJ4lcT9Toy52YpcxcC/SOizpX8Hw2AtFKlJrSxL+9abWnQeMTfVO6HNFu9hyVqhArREXTO
4GJowyHbzfdpYx/m+Nr+/AgyUGdKyZbt+5g86EgYvYyeWyqu8ytaIy+QGyKbHJ7jOmyfcZ+q7wZk
TKznIycdnvJe35wMT0EXsvDM3kcnlNkP6WG4sHoKfUV9k/qmQkaQHUhbQPCvzS+5b66b9s1ES9zA
xeqBZxvk8G0E4zpNts3+8GbhxyqOzkgXv20oCpYt26Z2QzG9FHzyX2/rQjCX5YCLJYSJZwpGxM+J
DQS3gc9H/svB2HnRRfoGcCB96FynhcX7qAwzg/FrMlKCQUhhraQLVcm4Pa3XE+nayQ3fUvZ6W8h0
VObvS+fMQJQZvIAgeX0Ccsp6V/0lOPKRijiAr1W1bMNPKdkyyDVo4N8xBjGkbgPmHdRDoL0rI3J/
6LmE9P1rdcUmsYUSfnM89hqvezZ7sgrxPHUyEtpTBSIh0NqHTlrw2O5fpHT8TfvlU+p92+sMw8yj
TcDBnBRkAbFy/j/39YNF5O+UG1KxbIJvMmH8SWDUjNMkcoCjAUoD4XbrcRnahhwQbSECQ0Pbmxoo
Qq9qSvDGRLwqyoePEKGvCI/efxFXbQpKuSF8OaaxHlNUMbDStw1pUU9EVixWRcG9kYjCQWkBDD/T
NBABCjdqmya1PfBAbsnFeFrljfhQ/PIaxshI/VML0pvxoYsLooXQefBi1jq7oIgcpBrEwyfb3fwk
CZXwM/wFvGl7AqrhcWbFFQMtmTM2NKF9jBw8XoDd8wthGiV+OO/0WqgcaD0bruutK8lpulmaOCOr
aYh4FsLKdmWUobRGiHkO5NKCMD8CEuydOLjJB3GD53L8LR9FyfffNSa51GR5V8PkjB4rOPKicaXp
6oaaM/AZzo/hxMXRypSE2vwfsBNoNNkVNjS3tYzfeeWL4IZvQTnlFTd8SkpDOJxgGri5dBAF2089
95sdLpt9+8ygRlm07NpnFijWxuOfKjeQ7wMplhPTj47lOrU/ktkzMVxT0l/9gGgV1+/6AsITCGWB
ii46i1QxNRluOC9XIA67cxAHzD0NkcAOT6i8gJcGa06McQYI/LokB9++nvtuIZY2k7nrDYt9bEHh
U+JHzLL/vW4KLT0Nc0TdDUByIefwxcktOAnUdp6hFvU09QRLx8NKuHR2XJo5OymTOUNp9k33FWqO
hIgpn7v+u3YCpYoX/bJ8jrFZiM6auntpoyn9HYYtJ7k4/m8LART3HKIjKmvYaj6yNLcJp/1HeDwe
URv2mTGIcNUUszFPK6wgEwO2kJ2odYkJMIjoRCvtpLGWM6lVME2HIt41leRk3hQ8UkQATwJijnMG
wkGTCwSq+Skvg2NQu9cxdflDZyVki2iCa0ZUNYzv0tmtKhmWm3XLI9tpj/JRSARlC5TssTwG7KAF
laHRROCmsh5utcWaGLH0Ck6o+ieAdnVyK8ITHmNc91e5gzFpLgtVQo+A8P5HUY6/23nx8eXyIqtt
LASzLm9bhQEnTJqwZwVZpZEhXecQzSdqYp96dP7MD1PQ3UqivAVGS+5Ext4jyW8P11kd+F1zhp8V
IxYA442WdLI04U4VSvrdvKWtle9gjEnczf4IgresDc4aH9sykCfczku6AD9JtXBEA2qVhMcC0yJC
BOHEtFaSDVlsUjIsQRz0VdaxVnlklSbSRinDRCO95fL2Ssdxqns/tdmRrlgQ7cZkp0XCgGdA2tqn
4LVOPZn+VqOYjWTIanfziRF8fkz0tCUi5Q1xeVv0UBNvFlvDLq6Dr8rwchNRfefi/B04Fi4oXJsL
SQA/1Oc2LIAmbnuJa0LdryYBI6Ma+JCW5LzDs6PptWdCjh7fFw+anMbtSyP3HsCjz5PrM1QPu7hD
eQjvMbfSxL01TJRFeDjaTN0AwnOuFMqkfaVGS1MZIxJn8L2UnxwD+LSxLM0U7nozMGzKmrE2+wSm
7/mg2nWdU5O53dHF0akzjVihE0qI7OifHRvJesYjtTMwbPiz3tj2dFHaOKpN14/p4Coh+k8APyva
HyRRrgPuH6yEeBHWMlL+Y/MS1lwC+BEbRIsCmlCJCcoK4IjS3JNspDg+nmbxBBv7NVnLuDbQnMJz
5vvyArBM3WeAa4p9qbBejkz7V6mgxNnGOCNRpfxoZiKaKgRr8f5A71diSYAaClnlv6KR+iERVNKe
uXCrneSgr1l2fEmg71OfetbFdhd3JkU37z3JGkpWNDZiZimIIRPRlsFHzSrUR06RGy77g6GjDWE6
GaV0smP6dZqP2i6VJH46BlFe/xpKulD/Yz0Hey9Fvi1a0MrlAB1FL92hzh/zR5Q6dE+47eE0B66T
hHRJaQlGVlqmSuyPGOBBY+f3SXJ/yte5jLY7MaxIsuiZMRex5b3+weqhFeud9+dALp+G58wPfapv
PzT/FsfQOan3AMm9IcNS0H4tfq+tZWzuJ1zL15iIPgNZWETJrcl3X0+lbYqmaCJFHiaF6i4IYALZ
OifMxV4kZuZ7AQSSV0T2Zj3wJo9I74WR+ZM3r/FXjIvDis3BQ5AOeSJKcbbbNbSRsIFMKq7ZnoxA
cmHn5NipTKhcDxF74Q5XfnJkekChRwoIUM7Ua0Dr9Q66bfbzXDOlZe4vmJnAs3lu/XFmHrHqbLG7
0eUwTkBpIdbGgCc/tNcDeoEIlqkwfaVv36tMi7DyZutH3PHFh2ZXdNtqdy0H4IzKKM5yubOUM7gA
izaSuGEEuzn7GARY52ahkpQAudb9ZstwhJp0FXByhACko57Gjc1KJMbq/D1x9Eka00sKitiRoRaQ
4q5BCeP7SA6wlljnLajRqxFE1Ez3dEp0VM6NEPThcc6GXlf5TBAU9jVj2nVHK4Qlx+B6JTEUr1sD
rqSRVccbZUh3tiXC0C6nBHtNAARi4ZVoY75NOg/n6cxLCly5S/PZrc1SLfoHBJZYyurmQSENs0w2
/SlAEFIO/SXVe5pa1asQUrrAeLWgLV6+KJqRevdAGtXH8bqHZYDzNu7/alL1U3MFAAbedg+e9RyF
2XToitI3Kbs9p5ZmiWMGFFJzI6KBLW+DsrS+yBbFBA//7poKD4Ovb2RDbt5Mz5gTkoMUAiT0E4B9
XN41P32jNYwyvnZF3y84FIKyMdLOaOI+aFleWLgh5vKr9WgARqkfD6S0x2osjteTbWrN4nYJG8aW
dGcjR75QkRV/HNb9fsG32Im4qZ+bYhrB4uYvVNd9kVwpH8cHgLQhmTsXevWP6skboqOTCG+d9GdR
hakIpbNl6qEdRICKg0R1ejJRKoD2/zQ8JL5n7Z8IccORwhyFfmC4lOSq267ikl6rHSNKZVZqX2R4
fSV7oQsCVL4eDEaV56XdQ9zgIOpPcboN5GsHPxa06MeaEgwVXMB4jOvkevdOrE3GD0AUuNprVavt
wQOvqxdFKE2MR4B9ynLpDyP0LCdhqzjjydAs/oKvwnt2KmiEoUjl2F39x/cR9MRvWJe6cpM/vqb8
enuML3w0/Qixe3zVARGDOq0mg0SzRWA2owzd1NjfPpvPrpociL0jml1c4tbQ2nOi300rek9NQ54m
TvwyA/hwoBH5zsEnrSvx7tY78hHUdHcd8SrtZK7yYr1qrDTeyKP3DlAf0UkvB1HRpsoVTWaUiiOM
Oa5EDLHXheVlzU5LO1DwWx2WV/NPaKL5CNmBFHjtyIu4tbA/k9dADTWDkVlAG1FLY/zLAudx69bw
M2D0t+BenqMpzpJDVENiUyO+LpBAqDfN4+WRoUlvNwWDW865I1lSPaU2GSYDB35L7yNOdrhWwXzw
8Uxjtgt4AHeV9CAVFyR8y7UnfOkqnxp/qpn77q+yff3QqbGQSa8Oo1XYa5D7TqUDt4rnw6xYoSXQ
W7B53nVO9/an7IX/CAAYhulwYa1XFxPtHG56QT1MVpZZhmoik6Y8bboN1dyoBQcDs+qy57fX4nd4
wgtef1uJpPgQQSh9cEtkvoC0iazEHKZphW6yu20Mr1TcAgmYwKuXHG3CF9nJDJQcuaMBnDxlKjSb
9j5qaIPiD6GlgE6sLMahJn40d0kY2urttxgraWAcosQlOxrjOm4hM6qUfqSLJL8xrOYH6wyZbqad
SQqmmzTLraJtC241SqInkMcbIh5PmrrN5edeFNuVJisvw0ZJFPdjidD6V9CxlVmipWtiARvLeI3Q
rQDgA9wGvshMyq00bLvApKS7p5qzVgOHgFIdjVmIbsvrZzw8G4GblAzqo9uWhNiLTL2dEruKxZGO
iupSqwxwTAUGixgWw96ljQjpwuBq8uB54DbeR1dJs5Fwn9iL77w3tRWL+lMSr9xqTZdd9P+/F3yx
UvL4W7/GuXNvuOTosilsZW7ekKI1ZWAZUS9EQOHoSvyMOkibXL2C71yxnP9pdCslGNfacLe2eE33
Et3wkwOqeKqMkzJ2Uy+KDDXPn3Y3/HP3WWzj7OUFdxbQzLRDXrrf3/SiCLBqP1Om32EFRa7RHFn/
7cOQx8jFjsdQpzBObWreSU+sem5jzTnJKJmq1TDeRXjWzEoVwJ4aLGRM2k0TD1zYJcJsRQD74rUY
K34eGHPQXC4rzxIZnASbw7h3bWq/ulXq45PIoRmLonK+K/Zd7afZHPPvFA13joLuv9D/xo7c5Mt3
F8+Px9CejjbmeWuZ8sLeKhCeHDjyal/YiampZXm6OQUeKbkK2RRuH+h8RcW7at2jmMQdsI0FPhju
S5wdqppCHFEhue5H/+2EUQlwwB+PhhbE82zsRUDtjfzPSLK1XWkOQ+pGAzxzYVJOloyy9qp4DUUS
u+4SJ9Z82PVGbX/lS1sMjvewq9LrHHMjOLxv5OTh5VR0NQaMN0RJue6HNpSI1X0OpQ/QOLE1PQwr
PHQpsEpOzS5DilSJxlHWMP/LpCT98KL5G+XlpAKU1xVDBP1pOsgwxA1A3c0ya9/Kpb1ibSwbq8ij
pzMHhkHDyn7/Iy5sAi3BlNxE+8ZiNwAlAmRrEiYRlCco1dcYyKQhVCOSdJD4po5gYOurT2oRwIN4
vTcLTEIWec3iGPZAluA1l19sxLu2u/UqLLi/6s7mU0qqYggrsB0WzmHeLYW+NIu3Spn2qaXCE1/1
U/bvaXiPgbTtv72aE6/Sp7Rutajpfc1c1bkUu2luxnvgTK+q7JBDiBNCOfHsvOTErETPqG8jORTv
bTejEJQwAgnd4sMDezUun2L/whnlaR+0YarZrqhvXKUHcV3cXA5vwdmKlu+syU/4sCG7R9awOgAQ
QV5XaOLAVwjEU4hlX93Joq9eQ2L9zuez3qXCVptoO4AaOkwVGpgbXiRydrhNwNMjHwHB+XiK0aIv
V7RvMHnWz0bibpur4/7lJ5JW1SarVk4a3Elb/VSMqzoIlu//nXz9RkBBoVGMZCZtl3ASpmw8FKJv
OGgoI1yQpM3CywakJ8L07Z+MOxe2koMC8JcMnm64xZg1bQd+71SPpISYA+YmHgYkD/w1KIq3opNn
JcE9mn/m1Si6Rhowq6F27h4X3o+bZsxuT/Lstq2I12S97mwRiiHoFY16gx93rE7u/y8KTY3AdKlU
IpDRG9JAT8f/7fxkV+/nttC5sx9RVKIj0dLevwX28S9TQoJy7K8pS/z3ibbes9VOKmqGl1NAaFzA
ikm5vwug0Upz/aOOdWKG1Qqc3SLbuV6o+b7dEQV65UtScPO3zVbCBg/htN5deCDHEFi3jPEbAeMi
5TWBcrfLyMjaubr2FSFFDk1JxFnyUXfjyg0b2UAiJM4INDHOxpmT2E9+RD3RRRfIokt9zt8YQQwo
sj0dbrk4XWqMtIwxlRLTRzELc+v8L6qR4WuiCs1qV2TO3m008GvKRfjc2k4bBlRcpxvrbfVpAxoF
4saoAmjMM+eGGjMEfH/ouAvKazwhkBg9uwydL8nIRAv+mV4pQVtXN3a13ZHk77zUXkCB6+lJCQi6
ZEsCxh7budurkvs4XTLlxgXe0yQxGp6VqoYnFjqFJ1rBqpXvdDLAtcwVWoKMsgcB0b7lt3Xul71C
MnPR4+Qr1kCZegOFuaLx9pCRf8/WWr/ghqLt19vnklI0EagTRQ/TJtYKhGtSgkcU40fSZ089lR4N
bSJ58nIWIUmNxlLdVgoyyhxCql5EeIs5SxKM057OBFiGk+xBs2JPo025sehYY/PR+5IblWlpEPfx
p8iwNtcWHig28FwF0VMxv2BKQ7Tldtepl9dLUCM62gTvKmKrqsQ2oWIk9+lc8QPJhon8Ii9knwWn
d7RcD4w0l6pbEU5J5o5020Au35ifrUiVS8sfX9PefW9bSSgBN7vrzsLyNfOjTeIf7oCU57g597to
nRCE3uYQZv5s+3jXzB+6gY0JWiPBv/tBwyZbDIpHQVCzFr7jxWLVWMo+snNNS5rml+zGdFln3ble
7QwpyA9C0UwaqHQh7rJoyh95mOdX97rjRGgvyHmnxb6JmS8MHsUMRVuP7F1+URNJ6C4JDl3XWXpD
7bZgIbDK3k8h9i0dWrHDxlwToVGtQ0qaMof7RVadK33PqtJyNfHHLlhHbrQ2s58bg0PZp5b/c3XA
1YcKjSWl1tlZpIct/9D8Yz0Md+n2KesBXYKw8XdM0DNWMe3tDcBklY1Xji7J8kN7bm+oEnTXqzS7
Nax26OcPVDJpq6XofR8vSUPEJNxWH25qdKod10Ervn1ecQiWwzvtWSOVFkWbNW2/Y6Di6e78mD5C
X8Ya7m+xcHqb8ziJiRZOTULE/VUa4OklzUMgTZRpWzKIErMPM0qj/haIj2d6lqUuAEphV0aCgHfe
TOI9hqa/v81PSvabAjZacF8dO+2zvn+5sljI8Nu0f2SoMEQOUSMTj1lsuisp0ioEqTm1rlEojZI3
x4hr+I1HmM33zQ4Nhzxv5NRTRowkRbqAYPpwP7yZoTiCDAgDb39oUDbn6rhJrfPEtSlwzIG+QkGd
4wObXsqU9ByzBhRCTtCsBzW/iEfb/i9euI1aGKUyAsm2b/NFMnm9flupZQL0rt3hj3HC+zgbmNN9
2aFk/JiWABGun2IL8f3JAKYNjP8PjqM2VXUebMDD5N0mPYR/hNP+molrur6m07yA/si4MKFAi9iM
WvuwE1mt8DrsOzaP7tWU8tX0dy0k3fAwHkKLDfMjAfHiqbsL1AblGlTWUJP4DqzxVewZHK1wQNdO
udFGlqvWWGlafKf7PiDoqCqxmQfD2r4Xc82i4cygLG6MZHDeRhaeYWOhRuv38Fi1LboRPp9Wpj5m
y8MoA2udERZFsq4hLfp0VYKCM0iL4L5lnNk3o19Hn3Lz1V4QglOZDThy1sFQnXvTwK7xlTCt3qqN
XR0U0JkjB/TRJqMb1eAuc456szx/VTQDaDmG2uKbVyO0YdzPjPCFSfI7WOne36GvLnM+seYV7fEA
Fqsh+xeyNmU5YpIU5i3+6lVbM9PLhPOW+Kug4+RpWNMid4u7dRSQxrSjFtisOjPRUhrnmzorTdGi
tMcpSRhNkGXK7lijeBGZbUSFtwRULU31yUeAVjDDPZjBbZckdOskmC5rhZNqt1iJbNYHFaq1fRdN
AAO3QAMUk3Oq/4Eide9d11UBQzg4IIvz+V0Oolixfqepp3IRwz1Qngk3NS+2CM6c05Y5p+HWzvH/
4teJfB2HC9ZeKiFkUgaHgNE/XvLbWoDfsFGZSECFTBZ+IMiKlRcGvrWlwsMucP98p8Rejd+q18Sw
UTR/wf2iCTJMfr4jy/n1DbFaQwwryPX152KEC+Mx81qgBO4D+sqwKTVfrZeQm5rW7wEYA9ts7RCs
80Tvesg8QuHRVmSrVSX5hwA2F7pp5u8+k8wHR8AyDcOaWCOqWEF0O2xhvPAWBYqN12ELhDQcv7OD
NZOp6inxhck4krk2c8myX6RykH8t3Mizq4jloVCUbDaTmEOaEx28QG4rBA41bpDgdNTA6TlgCcYx
MFDD0Z1TAwkqROdO+7kbd+W5yFrks44r+FdsfPcrfJLz7EmvoqTlWJ1s8sgWL4yZo1P+bI0mXa5p
sQaKSyonvuwJAzjZXUXnfZW1SHKU+nwSRbZQVgS/zussDvVTURPYHTdefG8s703YZKDTutLe2NuI
lpU627diGHy/CTafaTxLLxQj8k0lDsTsV3iLah1RfOKvD9UGXDz0FoOasSunKdjNnF5VfsqzsOWU
QB6kivKS5NgzEkt8OiH4SE9TiJM3F1deQj0P+77HlaWbaaONl8JJSnUbhQLfCy1EubJhmLgg7Qc3
K+6ayPV8HuuW+bCs4D3kWzGgIDV0vaK73UdChhw1BVESpglasEv9a+GfQsMO6hqpgWLCkO90BQKF
x/2IJ3z88J52T7HEX0S7pqX9uTi5+7FELp2bXfHrgR0nkX6s/n/uyFBFO3rwH5oWtQEa/+q+x8QC
oOBqYSAMIEabjH48+9L3uvIRZbirByozzPFcicUeC8uw9yNz1Oj1QELdIHzzjJR0QKQNuDENcap8
oehsfA0x8VG6/GNXTPo0ar/9U9phxWvGUHH3YvmjkC/SIGm88QzcvEoboYQ6OXhpNIOyarjU6U6T
QGX8CfLx2Errjn4w5BIHcbyffNJ8g5bsaxf32kNeGcVulij0oo+9zDTx6dc3HJTDZxIROofW3hPD
FRdahCa7eZULj9F0mgmr5TeOtU5X37wMYY/fByNpxGMUgaTqm7dbgn81PXAAmGZqu21C3Zz2+arN
vELCLrsF40Q1mLNa4gttK3J76G+zkfly3Ce29YQ/cKDJMw+iS4MHXuBVCDf1xaGE2OZGx8UbB9ov
noQdGPg0bQrk1Bol9WXexa1aZaY5ekzGih0HO6YbmJnCtFBxO2KeLDIjwYMOaEkoOFjZ8kYaLF9e
MP1pEqvZMKQ+tLdgUig9oh+vs/TR5LbGICFWPbzxHffT7Yt3zJzobP/nxaHj9h2oGfvUZjS4XY6R
FL1G67qcu0SIvhXZ3g8S/00ytFK5R8SlW4LVPzYHViL7XwDKdPoYKHG18FR375+XGOm53rEyISj4
AZEXESffomNwt42vdnQlUurMh0XnrIeZFaBWw9GbmZ+gdIoTWzm/z6b6pYntiV75YcxHleTdpyEg
w9uIzQAIbjZN6gxzBJz74OpVgLjisy0N4oJ2Z9ZXLx1dvYPkMxDU32k0hYkG41fH5NhxMMYYdyWJ
u9pz1Mkzn7RpR0y7mZPk+3t+g70lcKXOIB6etYd9RSRK4ysWkKTqPyrmacUKZi/uLJFYoL6rW3NY
/P0xPgcHoC36uT9a42IAKazXVvoZFE49iujP7A9kX34QmSOZauTJCYDGLCc7o0xCJK/hrrCX5nOz
satUfjYMV+/dO6TRUdwM75sxwoC0ROF/k1knEztH962ccwRMz8avui10GXZkjyOJfpagQBcuOZ7/
Ss2bultLhwucEBaLklz78/51IjdARD2ISsn+915euaumallaXnuqEoEdaAclCnXZsh7HuzxphSa4
IJ8sK4P/CprMs9EU0puS94NtI2t8mxoA5NSYvnMbfm0j3eFRqepQHNepTRMZRpQigxYteMc+bw8a
G51e8GcOvkZ6RZiy6Tj4u3xOlHp4otgT6ck=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end PCS_PMA_gt_gthe4_channel_wrapper;

architecture STRUCTURE of PCS_PMA_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      DEN_O => DEN_O,
      DWE_O => DWE_O,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      RXRATE(0) => RXRATE(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(6 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(6 downto 0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txresetdone_out(0) => txresetdone_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[0]_0\ : out STD_LOGIC;
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter : entity is "gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[15]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[9]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair61";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[15]_0\(4 downto 0) <= \^freq_cnt_o_reg[15]_0\(4 downto 0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[0]_0\
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[16]_0\(4)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[16]_0\(3)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[16]_0\(2)
    );
cpll_cal_state2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => \freq_cnt_o_reg[16]_0\(1)
    );
cpll_cal_state2_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \^freq_cnt_o_reg[15]_0\(3),
      O => DI(4)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(7)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[16]_0\(6)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \^freq_cnt_o_reg[15]_0\(3),
      O => \freq_cnt_o_reg[16]_0\(5)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \^freq_cnt_o_reg[15]_0\(3),
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \freq_cnt_o_reg_n_0_[9]\,
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \^freq_cnt_o_reg[15]_0\(4)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \^freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \^freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \^freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \^freq_cnt_o_reg[15]_0\(3),
      O => \freq_cnt_o_reg[14]_0\(6)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_0\(5)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[14]_0\(4)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_28
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_gtwiz_reset : entity is "gtwizard_ultrascale_v1_7_13_gtwiz_reset";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_gtwiz_reset;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair105";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair97";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_2
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_3
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_4
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_5
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_6
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_7
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_8
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_9
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_10
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_11
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_12
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_13
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_14
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_15
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_16
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_17
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_18
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(12),
      I2 => sm_reset_rx_cdr_to_ctr_reg(13),
      I3 => sm_reset_rx_cdr_to_ctr_reg(18),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(7),
      I1 => sm_reset_rx_cdr_to_ctr_reg(4),
      I2 => sm_reset_rx_cdr_to_ctr_reg(11),
      I3 => sm_reset_rx_cdr_to_ctr_reg(9),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(3),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => sm_reset_rx_cdr_to_ctr_reg(2),
      I3 => sm_reset_rx_cdr_to_ctr_reg(0),
      I4 => sm_reset_rx_cdr_to_ctr_reg(19),
      I5 => sm_reset_rx_cdr_to_ctr_reg(20),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(15),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(17),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(10),
      I1 => sm_reset_rx_cdr_to_ctr_reg(8),
      I2 => sm_reset_rx_cdr_to_ctr_reg(6),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(4),
      I1 => \sm_reset_rx_pll_timer_ctr[7]_i_2_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(3),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => \sm_reset_rx_pll_timer_ctr[7]_i_2_n_0\,
      I3 => sm_reset_rx_pll_timer_ctr_reg(4),
      I4 => sm_reset_rx_pll_timer_ctr_reg(6),
      I5 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \sm_reset_rx_pll_timer_ctr[7]_i_2_n_0\
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(4),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(0),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(4),
      I1 => \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(3),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0\,
      I3 => sm_reset_tx_pll_timer_ctr_reg(4),
      I4 => sm_reset_tx_pll_timer_ctr_reg(6),
      I5 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0\
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(4),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(0),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
XL0vCpwJkpY29C2iE4LPlf/odeUNPw9BVX/J5pEuKj2Daef6TwO4W44ER/rohRxort+oJ1FEnjTl
dO9suKxGx6l5qoEu601AYmdQx5qtrjpt5ZGKiDiqJHQu0sNZj2OpRSMBF2+xpK6q1k0YwWEsL2yM
Dk14qp/TPBMp5RE5dog=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Pk367+A7d85WWbWihXnmNhli57Ii8GCSlPvH8qHqwzR/ezoXFHJelkpzH2yVZqsPrfmk2NFaOsEs
M1axqfiNh0tU1KMP7/T8Z8SUUXEL8RHmFLGRFGDFU09+/htgWkyd52BTRgIK4xxqdNeHRvHuh9eO
Xoc91nJGkr5lyxxTROPFBa+JdoqRs9bDqyz3atfFQej6vJovFHG2okDG/vCx1XB1qvN+e1+epX31
2giRBGffUGfZdshykZtf0S0Kj1hobLe34cMhJaDdZ+jhjN6QiA9PF+Uhp/S/A8APv5yY2pLwZJi/
lx733RyXkWqUcnNtuuQXd+cbVvDu8Nkgy8Wrqg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
PSDriSbxCGy1IkAQGX1Dpf4e+G70LYZYfQvHhkTdWu3f8dIzce38bnZUYwJ3PFkbLPD9xdrPHXpc
YHffwh/sskJmoWdc3xCXegJzAt03leKM0XeW0QDeuMElufJyRoPGciV0ISzDtCccOegxRPMnXkzI
kE04JwwijsIe2HS3mWA=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mY+SycwdugcaAAgVirnNdFm8EBfn62CPaeo94BjJZ+vU9m28AxCSwDD3tD06N21maLpla50ThHcZ
2+106fXzJsWtL9Pz+RPRWduaY/aqQj9DI1lsK962ves+UJ55hZpmrK6XQ0LbTkTACnJ+rbn1XOr6
Sy6zYwJAJc8qnHmIgrQxv5S9PmPs3PD3w/KTPcknzXMtlxwEyfFFJv3qUPbJf4hQiKWId/2N0keC
yuxY3jIMroLsnWmLHYAHDH+KBlPKhm0T47WRfD7mAEUsdvMGdJJMQSAz7kZj14OUMXw4DFxp31LM
Mdw8lsakafIjy2kkFUJbghSGrmLhS9eejA4drA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XD7l6Li/98UDd4ASpKYFRLL/Bm3DF1ctodfSWQQYkOkHw+iPJrP4dUeL4uxbw5cmd13HI9d/+bl7
flwuZn1ZsI8+fTLM3T0oYPyVEcleZHq0WhbH4/fAZVtG1KCzFHAkmPbLs7uv7CMumqjJdmtmn5+j
xPyobFsdk7JkDBGTpiw6sLLYNRajRDRO+TtCCooQg1oZ9mbnKEQn+ccjBbpltTTovGTXxvIys5QE
AyX9dO8uSwtGll4an6rSWFnl0uDG8mKULJjCoJCx5igXn5MfbZyoun9fmtC0oBi6/z70Bc7Ngf/X
BxC2PFv9du+wdtufsrRExX5CtLY6SrrVbYmgsg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NnkpyUpgSR1m9dLBiJuJuOGCGzGq+qYsW2dFPuHEdelcqcyBjCfhAHOxsPTg47uYbXrmZKPQT9oB
mF2IFSybwtNxfbYFoozuT0BNJ/5tM80X+LXJbFfCwvgBsytlBfwh0uSzLrHE/8Rj8J7mLWry0qh3
iJAr2rFe8K6RVUpdeiifjliMaSreWEgvFSdo2esnYOcHcjY+Hu8svZHAEUWDKh73U70IF7FdFvqF
XO1yYXuXJRiceHuJPwpgh+dKsPDerxr30wA8JeIZXlrJf9HlT+0dlKVBCNqzJaYEpnPDQJz729Ff
Z07YHgx5oCRnxKUnnjT955+n0UO5Bm0CbNM98g==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
C8Tp/eDRRCMOwHxdxcUmbuASA2jQT5JtPZgfJpftbLH97GxlWZMNcwUflF51EUdAwd7Ir0jGS4SN
cr6Uva26gsckiDjhmtq68IVcUBq8iifyFtfwFTkAYsSR9t4iFExJQmqmJhRj/kjacbUMGJYAC6zR
h3ljNiQdmkYQpOt5jaSWP95maYRqXft/7eCGmAeaT/hsFmBP3RQOCK0k9gUhLLR1PO5xnTyZjGQJ
VCk/JVMUOSmN3A3j8uruhVvih7YMqPc9iQBC+HtbR5h4rhfWuy61XFdNoAJHjYVA1tYMqW+AEV+Q
1VtSSnB2mmxlGlAt5Neajfvuyy7rlpFsJ45pjQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
xpgEYrMDyzTrppjK9pdbdERRVcGsOM1wehgNM05p7/GPYcE/Ldlf0NddSTOkeI7hjbtKJh5O+mOM
1DBGpPYqiLVAGGEkWOjemutvTwnFlOgFP/jBtscvT0xoJBauy19XM/qMu2zEdGpo+cTuJWzONd/i
3ghZO49KQIulbxfD2jQCC9rH6BOq1q57AbVoYFrWhtZyeWmQYWqoBBCoKhU0mW4HcQbiWcYymJHT
F7Wl3c/rvmZ19HaO7JHZa6PyhFnE8YeyhkUhNO5fcvZ7gFHlRumoJS365hjRroAoOu/CLJR/eLzy
ipT4tHFj/T7mhSJUeLz7A/6hK8fdFLzSZwEuZVstx+LDWxZ6pst0+57+uQ0enpOHMLlWG7IDZ9AV
vnJhH0UrMMbR196CYsdG3cIByN27DizesnW+jNkMQBaswtDLtVZnbdkXy8Zk9SXNXJvTwQegCw/a
5CAl8y//34XRWeFt4Wtkeso5A1iTLvpgBuH+GJMSKXA7KSxJoCnBU8Fi

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PtXIj+hfSzAR7L3qE+PnK05Exl2JklQ0WEvqE/2UzQ6NMKlYocvT6ipW6HQPMOEIcQZ0yLsnPM3H
AJTKwnCXBrDf9LrsG68+NcVRqGYlmQxBA+B/Wz13Is/n6cNLZF0gc3NyuJtBtL2Uxe3MwscxIw7q
kdbu2/O6Cyl0g687jBXJycalF9NXdTP1rxdkEcnqKylZS7CE4cy54owMRjqGSecZkwM9W6KM/LnC
gXlHpN84ld6K+TZYDQX69vk5C2jSfvikiyv+hOQBT9MYZBs7WpN6ZB7rzEIftz7mRrfVTftis8ny
vl11eoBQKss+QRJIL8eXborkKe8di5p1yilcPQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 57040)
`protect data_block
0cMYvbCO0WbrAlBO5ng7zu96GjPiSqL9QT6MRVmbbnaUdimY55pAo2chVzpg/sFhgOE2H2lvyK5a
FoksgG3523UH3FhYUXYQTf/RePEevLynoJnCssxybKN6FFJ9AYJPGz01Kf/rsIvzQb7N6dESFZl7
YszvdasY/6Ui+AR0KdGyKRdbJnvi4jiD413MCi1RJRyS5xcIx1BpKrnAZk0ntc1dYy2s89TG+D3l
OWTC94fKxBu19WlqGla4n+khZH16r6jpZrfELKR6nSbfWoc5sNWVLSK5INuz/utMKCzJcc2OwzjA
4luXWeTMAzGocKHVlQ1QU+Xj7Z0zpAeU7NJg1rFlKyWMEcXrZlruyXA0e6JVB1ItBWubd9GH5hHl
1TsG5L7eX04+wQaDs6GwS2jmAgkpBcgxVyf7yr1dXO+/fQy6M/xTVT185ZFjj9tT5vsddnxyDf0x
zrHJhQ0dRjMWcX+VNLl5EcDutwKyIOaNk6WVXppv+jOVKLEVLYrXBD2zxcV5TpYl7GhGcn69/h46
zyCa/DWUVJtFgR28MmCsXE9vEAts2hoK6otNLKnIUDBC338X0NOF1h/Dk07bH/zx4rkXrKjUPHlR
iVuk3VLm8oOkxqk5GerdrBV+Lp+WoTmXRUorqJrgj1YlXK3LvNI3dnwolfpdoXh25PpDduSrB9Lu
uKWUJXrLWggPBfFnmANQWVtZn8vv82vcfraH4AhPVj3qH5WYGQwAU3i4OG0sAgNp+m3hxRW53VDs
qFvj7oORNvD7aWb7M/m/kSDKQ3kXuTQXMSBY9gi21w4M1BmM9rqSWjXVxExneJ3F01/7n8qvpvhU
LAFzyCBkcfluNDHrn76aeRscLOaf5uvtez5olbNkFm6j9h2PXGhGDcV9EI0yLEUoYpvW1BEl1q+9
kXdyGoYQbBSvW75iS4iIXWKpTjq0FCW2WgibC1K5Q69aZZRS8+68w/pfPrV/QhWKwXWGSXgeM/RR
17pEC1jWE6i5M7Wnd57Ij11gDlvMc6N3RdY1q+iQ2RdtONyS3tD+q4dP8oehQK8v3F1Juxcxnlgv
0exWROe5Av5K7BEwIVyYTdxbDICQewKrI6yXoGLSTiR9kNoomZge3d299pgyKCWjQQcvp3uJBBdQ
m64GMRmLz3IbSBFLUOYEsMDp0wWE+BCE9M7UluJ5WSSTfEKPy9LP+O2RO6jKJffmhQH8OaNVc31w
dOiX24u25uCEtmQgluCw5I7ZRiU1XWEmHBcadfprhPt55Vqcdbr2+Lunp0H2mteyxWvJzYqz1Mvv
ZcViqrAyQYg/Wc4ZMa89J6Y+vaWUseWA4uNVXpUR+pIqqqtyLfWYMkMZHqRxFo+cu2OM334+wDNY
9x1O+iVDTtVw+uWXUwG5YJzxaT2zJL8MrjN5ijiz7HyN9mrb8M/79iSWwbOAYtV3YRMaV5nPcQg+
DYA5eRMq4wFvfugnh1dz7EgB+H1HqDo3vVEwrFrYLSkRnjNPkjkBnoHVtig6iwsPB2RcYEIh9X9m
5EX7rPE7AF9Itjs67NVsVG0DuXUzQoQE69RM8jwcwz1R8I66t59iijI4oIk5nuqS02E79SE4TtR9
XkWe9XKAZS8y83gj5GDzV/N67+LpK9faftitW60ZpV3UmbnANXLPZBFlyBJ/ot+KCyddPVOTqEqD
pKQMaITkCeK7GlbXcytmASXwLn89CrQJKthlSkvnzmxF8MKZk0AyFttUwXHWZMdfKNVQ3hwL3/UZ
Gl38QPGf6cnejepSHRSIHDgSgdlVxDVPfQq4Wwx4E4esYGVukpjmWILX9Q53Z/FfZ1//lTZL6u2K
mHVFnb4pwXna2lD6uD06xTs0UIu4cEwXwhdnaRk4WMwq09hLwYpKb8myYi11+teeFfdHUu6dh8ka
PrVmO+8lgGXL+a48IdbAVXbTcTBvQn1RClGeTcLFGE/4l8vJiEAxCjSTAlWsLHmE2bqVGcX6XVqt
hyP/dGZfiU6zr8tOIg6gQocIktlzxyaScH4bfAHosaxXrWUxGoDuxK2c0hs68hkYOgqDS+BziaDH
U00wqRhXhkXWdPzHWmkYXOtcwnWyH0ZPAQkQ/9wGqR4SCzMKSDAu62MJpncz7uz8CSpjQRpnqsPA
ETPFt4VNcAY556c7P2nqd0fc/A7BNBfFvqvqJlZ2AgforuXlspRBmZkjTRa00BsoYH01M2Dk18A+
gLqnttyUBTePqwxNxllyiCOEdbYMKzkxEBGV92mlZa8E2EUJsTh1Cv3CW2Go4/JKgOoU6mMWivcK
EWbmODpk/ZR0u9fWyIk0kcRd7/+cXuIM36Rvl+GcRHo0+pmICC5OfH9pNXOuyjvznzO/HxgVHLxP
nEJ6wes/JY1hm56Ng8fCuErn238QP+x2JlSgK18OhGNImTrtJiwmq3yB8XsBM0WOKyHO5tuAkZjv
z7Z2e4Fqw0bs0sypWJ7YBOF/TB/s2dqGjdxZL/deS6D9qZ0CxLz+/JZAYgP3IC/h2mp+wZovU8tN
vkmrM3X0OLo8YIFAnKiqKooVGC0BXE9d89eilDj4dW1P6s1d6Ul4G4yfQssoyz+1M3BHaUQcnCHv
LCexaKwqpvDSBRy6LiSJSHo1dG2sU1aIreesLgJix111ceuIK1+jmuDPrybxjDwVyrhEZDxZ+zv6
KteTbIaDwlfiOOfPO/zWGsCKBWoDlQUawrPqiZtxJvcXeu24t7/gCi3/JmUUqfBp59u1GvndZ4K5
yVVqbO69R9aq8nMbzw0ZoocjYeGKPjJUV/EaRjPDySvnOwBN8EKQQL2gXGLeKC5S3W+EvoQsQZrB
tGGuGsOMWwKkDR8tOl92b5RFQOAAIlhV5j6pUDIe/R6L+2aiinilzkvUa7XkAkl7vmuq1PfceocC
SGQUm0iZD/LRNF6gJGeCbA3rZp/fPqlaHRh/d3uMIulAfXQ3UOtOopIsOFHA0QQqr/YiFFc4Zhzl
effcapLwXwi9hQOz0kwLrQhW7LztY7o5R4zq45sUkBLDW4NUsjVQNKfJhEbBWovM8hH1AVMIc+Ip
eVU0qWix7+pVXaISoRdZbNG1F8A/I3NdBGKi693fT78Swnoke2eN+neRY/u5kAzXLkxbAGHvTSR3
7wyUOi93Bg8fay6UZ5taAPtV6DGHzqVvyxZ1uemV3O/XZiMmfEKRfAq7rRjHHzi/uDKK+CLnLlOD
VqQKFP2ql4Xtf1Jsm2TFchmi+ow5qjAJQxsqghMLS6a22FRtKrcXpKpBvCJHy+v5LFgKrN/5rHaS
ygaOmxElP/28etcUFyCIPtRzRI4/CJsH22xeZglzCbsf7BM7DR264imeNiFF2hsf+9HvzZ+oh6Di
K3Zv1IlTM2zEP22/gubnCQs3kSMNU01wFYjlqj6zhBkuxU6jOjiczwg4rHp69aJdqdroZa4lUEEs
/ueLUtpzKRa5iWUg2IHVYeDP1se+3NAkRuAvWDLX12pgHHcuToKzq0TyvDLOa244+vOsYlKc1/5q
srABM3cNZPA3EbCGrv/EsBurT/JO9Gw+9ypYQuuqxiFc8Ia/L7x+Ysn2sTqOUO/eNzuMDF1XxzN0
XlU5CU6E02Nf2bImMT1jAouT77LTCvaQUw24y3PE8MJ0wFCDqNILyCCEhwb5k7HPxvyEzEOJMpUp
wilTBFo2FirnfARV3CBdzJ/mBcH4fjdd58M2ziFYabqFzxGi0SIKtLyIk7tG3InOmfvfSEmmjbdW
6RjguIMy0EWa80jPRf/cBnfBvP4symPzvMHUk5Eigw4A3GYIZcXpMdDA6i4hJOT7sEPa4vYQJARt
LhO8zxcdUSaT+mh+zNsaiQqLDmko1fifrL/KGSsgidWdes78d4lrQ9fcbxLYaLmINzlwGzZzZYt5
3pIQUeo17qNNKqZQVjujyxqDk/dDAxwKgd1HL8H9YC/T9MhDhu1VGbhCTHG4z2DcwdQbBysC1lf5
ZRg7W4oHY+D6CLHlF0Yo9/qn9bRRuMsMRjwYPaOr23UPHvvcYLTsZu/l7/+4/aDXioLcTW9XSX2K
eKvHtHgAuJxKGmyp308IZTwxfmnpM3qS7OJ+4wgUD4jffERLGywYUm/4xicMRpZlyZ5NCfMCccLJ
4LcziMQ6ndgTOJpUPZnGIBrtFmS3No9wccLhxiBjmIAVA6z/A9RNBEflkvzm3yqkTOntz+HexRcc
FkzXP9AymcQZr0djOa+QvTYOC2/k6Fh+2HXq4bxPeujuAhEja+ymKuQclkHg0NUS4XLOoNkIAluX
BMS/ZDJxgI6Mvq+C0Rb+IzHWI9OmTjAVyZaiIJId1EsJTcUMrvcNdn7BBEtl16TRnflAwue+vcsI
Nr8ZHlOxkyahnd6/S7Vu1/oqArIMD4pzDsCND7pThLuPWpymtha7yPeDnQw5WZa6cBZZuQTH1qXm
i6roqLPVWIzoP0fwcIWyQR/aTWKEr39eFAw+jtPrxsbZnQCacw+d2mr5cRnyNUd3Wf4l6ehQuXE7
isLsOIBhkpNhrjkr5/t1CA5X0nNT4u9LS/XCRVlD31q3hGVLgsHweKufGK8fH+nzfwS5fWEKMSkX
PVwvZmKE1YRc4iyRFsxMSLP+JIh69XXWlfanekGTYcq6pU/6HNjoodKtZDUJSq6ygxVH4SV8F8pI
5K6zxb9HFITYzP9px99+1hSK7f+GywVJ+Olrkkm7gO8wKhfFleGDLwdWTdYu3A8sp1W6a6m3Hn4c
MJztQJ4dNSxZYVvDJ8lUP2QFq0vbULjiWKNZOAJ079DSNkf6zoUj+LvOaHWvn5vlRcTdmGK1xnCS
iXe55r+xhqxyF2e6Btb8uC1cqVobtrtZlo63LQ4KeYjfT3ynz015iPbbUNLMxMfCY1lp6yjUZMKb
ZO9WpC2F9K1JMPKsl9B56cioAMxcjE5SQCxg+zVR7Cgm5lmAfjw4akLn+0teSpdi97vhWVmDSpjJ
MAhwiXrQuLYD3J1ReTqM9c6xzHbTUbSkhzTlWIN4L6SviN+aEdikmBplYjYorJ/BcqiONA4cZ/1o
+Lj4U5toetxLb7NkTWdKg/TDaKAWlBjCbcualcRijmAmEBw9kJQl/G/3z8bY0leiTHISmmJbRwA7
CbCpCdxL9p/bozsE7Jht5YWct0Gs3saqKRpYO/Dztw3Pj2mVPj8qxFKX2mTXOhV9YeC51dMw2/jj
teG5b5vC/MAbZkBbFGeY0gLdG3ls2KuHc2agDw/VY7bNevWwQyMON4Dc+bTCA0VcakmK5rLPQsPs
8l5m1E+bAQ5F4YUedGj025LbL6htQ4bnodifmIzSDrViLF5OU3vOA88oegTrMVzlbzr2l2dpx20V
30NtXMQHTJapd6BgtoQ+Ji85Vlgt0kkrWctJRgay43EH1lFDpUWsx+phQxQYSuqUlAzb7o92AQCu
P922XF4uixabnyTHpq0vEr4n7Z7tM9hUUo+Ecm3yNMHY+h5kvgg/kK3gtb0rOyxQAyACZhyyPCFf
+SnqrvwG2Uh7h1Yyci0LN7ZjLw1/uioTW+Iu2O4wnsvXdmISIYXYpQC4E2w6py9wiIsuPdpSrDE7
K19+i7FK7rHwA7gpztpRadrkoZi4JH6kY/GrsY3uP6XWiRw299S5h+vSfGRa2Bd6lP5HS/FCPhJv
nvdkGsh3L9h6wPPy6XNzWX9dFBkkq8rNeXRGkcQBKyB9+Wax2lGqlhLlUIUxGLl1I1x471z6M1ER
p+AaNib9w/LgxmlHX4U31pDBjMNhqm+t0Lv1teNsf191+sGo2xF/515uKwTRXF+wI/5UzBFPNJJb
uTXyMhQd9+TC4R9ZxIz3sV6NNHVi0xD46IlDo2zmqUDEJD8AVE5xCIRa82+l+Tcb3NWozDfmIYDV
mIJx86qV4XFupTP9qK3Uc8BHa1isMoDOAfYKz5KQLNSbx1ehblT08DQerDOOTbtMwrI6VvXVWRYl
0QeaWNCa/CY30L7utV2gleX4Ww4p5A0z+iamJKHVgTWv+9Y+R+g1gBa8BTcZTFu0VR2DSznzTwVC
9bu23Vi06Xbmq9qAbNcRLMNxMt7t5S/tqc7Ev0zhLY6X8fASRNNuUpylX7WqelNO/oPxqvmTqVBe
WiArJMmelwUO3DTmIRM3jpJBc2k8k0zuUd8RN9bLXVqnBHwSQ5mTCNLDHRleXQvsmbPCoEtKMcnn
fFBD8pqoEHbu1hJ9S3xnfcfh3frsDnOdJ7g7dO8GBbTyZtspfZANDyGvar45d0s00r+a6puRdUnQ
lmBVKHS5sNNGsjHsFs6GoE0XvpvHiB5zpMA9x3SIDjDKw59EH/CjAxH3qHQrsjHhNvOnWU1S/yxa
mzBr2XujI31ki6Fdz7bC9qJ/Sxtn3uMf9rs2TPZzTL1/uM8V3oLE/Ul87EPo4twsipHEp0gIGU2C
GPbw98Q12o9v2FB3o40lreY99186oWgL6z+tcydUbUwz/a2o23+yRxpqnZbbALVc/3GSMVPlHQ3s
I/qc4GHym++p5OtD6iMfG3zE/lruPF8qvsWYdvmdggI+sOJnoW8JhqVUiyAvKNXuivTExwD7e7KN
K9B4YZOAFpQi/Da8nNThUkp55yFjWP/95gvJd1ce4muTqTloWWWjKelRyJGPuOQqulZElh3sp/Wj
xD88U2BSoKohotboZq3+qNs33PalWnKEsaVacde3LqJc2f1Vdwrop+XjdqlXU609ARyvVsT9c/7A
QkcRMJ+Em1UOc177yxmYDb8sSWym4VhkGUbqXf6rvhEn17atNU7WMUHt6OvDMCKbJXHe1LKrbSyw
3pWOi3LgGK5uSNo9y94o8+tytl5ujJSac3UamOPiQjR+RowGFvEfBq0alU4fvQrKxUXYPBZsa3tE
fF7oxffkoqJ1rJiELXx2rWTGx0k9lz7IqsZXuSXuiEKOGRJAV9SDtJ18eMK2J9cpy7RHjhmv1lum
a3mhdoJELPLSgZQl1cQ2X6+N3faBfWO6IBJmVRNGcXa8lBAD6TsyzBu465wVEKyNzVVDI+2VG7Da
K4YfZ0hgEgG8U04z6g9R8TqWas7lZ2GjlPQk2pMzHgvmGtLgp24e9XvqFaj67XvMEMoPd2PnmR8Y
H1Q0RqQPP3VINCwfUuheB/OnZRUbXXZh6eU+w8d6+u+Own6XTl441EOOVPhAFdhvvB9+2cMReMfn
Bc5q5lzNzCbJ1bUZW3QGLCJ6zgYp5ADAMzLK9p/PP5p9nuyKNfDn83SuPyFUNua/2zmMvW8Uafrk
S15KidT1oSFg+rlJ+BCFx8O4O+OMd5GouLxcdeZv9yQFR1noiE+oIYmWhjjmuKkerLIPMPpmp8g+
zD84bESTtMexQR152JX7NIqf1A3EoE5gbx1gZsY4SGy3Ox2lWyZgwSTtFMenVnn2Xcdw77Xz8ig6
WMO0CkVX5DpSdtkrRpojFmY2aFfVSxzpm69jE7lDDkdgFPA8p2XOyZKf7HC1ZMdxr0ZS1SP0fTL2
I1H/MVlugUwpItAW50McrL1STChWgioMQYWgubIm7GpYMSAMoDOXIoT20U0tb2O9PHUpoNgqRp0U
yAqhF3PRm6LqVY6T98dXRLAI/2RGFGZciejsSn6ZROxu4ujmDnfQLG9TngMHR7RyHt0NgftXAtEQ
kQ8dyf+GPL7ue2IfQ/RyhOBrI+RTV3/PVUWmiusSSnFpVflw14nNKSoEYPStpwTegn4HYFDooOFL
1auiNBokPA3wlgbre1O1SEVvpkePhaakMyx1HJTSfoBPQkNXfBFSuEkLQkDXYzwLsCP1RzBh5ZdE
ZgxUJcS5sn9lRkevqWtj173n9bbG/upbfNZiS4P/9iFAA6yUvX5BgAY3gJ0OzfmYSWBi+06mWNLY
TB41wT3fP2y1NUsSaU5yKmdRQ/GF9O1hc3Y7CHEbeJdIjNxxambJtZJxK0Xpc9puTr3yjP6zkTv+
CLdJGBiuJtM5OoACFR0eWm9CKIt0PFl3fa5RNYt80PLs0sHLljqN/yUj4OI1Nh78dheyJy7d834P
t+SQFBGQuogcvVnxthNOY/G0jSHhnUXNFW+Bod7KWvjEZxcEoe/990oy1G/O8AA6JOFvYaGDlW0B
5kYZhTpL/2b01yjzzQMm6jpuS+VR6aEewXMtY3N+9r9ac/0VGClMBVgB5ozaAwxnxq3ZUoflmn4u
bH4uDrS884zvVduBbYCuhsSB4Mlss0ghTByzRI4nbYb76LyRnodTPCrDwEZw4PBHTS4Uw/Xa99d6
TFwEV2iMQ/Lb3+UXza66xQQ95UECYcCZE0stoekVlgNrrlYX5WqKiCstsQgakPYfvJenSi4JD/lZ
TX6NcAwwXJDBI/X3oMrT8vZAXvBWXZtzIkqBC/6J57MKctpdi4m1BhYtgIRmOy7U9REQISWIOLce
yuefMTIjkSiunhjnVdmtez+S5q4MxAhoze0860uteprS6tD5TSMndDl7NWQbkB9/5L2stVMfapmh
zNGxGIe8Mvk5YaOv4QJYRm++fhgX3QRMSkU6FK5q9vc0eNBikW3n6gmHLOE70mis/kdilI918YgQ
8Sur+l3dJtKsTi1XTf1lnCCovVddNnH8Lk+lOyMW3wpdlJQckYmDS1KHVMf9pdDSJ3cYv24/zXTp
tAo+6iPdnNpDjtMEfTAHkUIexxKoK7H3lZqv7poslP6EjaOYc4BWNhnsZ0AENcRM+bxkq7vlhXHs
nQojcB1tJmq622FES6sxNJau0lUrUKfnTWCAtG2Sup6AhGWx/uYVIA1gvNWMieWPay/yy7TnrtfQ
3vYkE2Lx2awTYlQ8/mpgj0HPpeIlEUDPxPh1XKbEle9EcsvxXK2BeeP4h3bW86NG5Jzqg4aqIIU/
ZtoLEgzzzkCEk5BImOLiOWVpk+UCWDl/AXVZSBayzNhaBdOHM2IZY6PSqDxKMgNjjabJCMiX6mFH
I/qwFBLbRP856ry7oCVrsFkoXoFbW4imq0Zh85o/HY4fDIpuqgmvk12jTsBEDcO9KGY7U+3Tkh64
6Mzvr7hJXO8tWUjV1pw9opWuHUhQ/pe5xhIyVf3yaDbBsuA/7jeL9AzPBF9lHCpAYRDu3fdkgH4W
tDzV5wfKMhnqo1nqEfIRSe7w4/Yg1UJv6jZV1ts2xdDKa7Y8UoF+TQi27nL2vwsQNf/RiETit9lg
ilNqoNsCOcxcq76/5nuUGqwjBE/cMmMhvj2zkvuBc2YlT6NwPwrKbN5CZRmDdRUmMgJtMYGtWTVz
vAfaZWs4mYJFTx6+dK22KTSPh699TYNMBYt6nCmeKLwFRmVdfHVDo0fnwhIgL1QrEIqjlQEklil6
NsmvyJaqHZ31DgFMjU4WxbqCLmXcUcayhpAkQWe2ZwSA/EagYQvS6zl29lyhH0S0i9shX02sjmrl
nbPbh4AnwuOKPgBuQ9ev1FWohznK6t9otmqYS7MUT+eOInPJ0yxcnWb8kAlhYlJnqKjWfuTgtZYK
BeU7lk8uFHP7bEj/8F08RdQCalWvY/GtIwpYFGTf0wslupaW3GvnjYTNpNuPj7WHEz7NcURK5dFv
oLUNpe274EfAPsXjhl9bmPbi3P3TupB6vu6AILv10R73dwNT7WTXA+q+2+cfuP23VDoaVjcmSJpI
IvkHDltYEYNh+DwH3wL90+EsX2Ma9ek0heWQXGR0fk3t+076sDePHI7GD+DtP6hdirSo+BehS76O
m55kySoM38l1OMqZcvu2ujoMxt5L0MrTbTuQ4pLJpORyzA7oha8xyTEXkO4l91CVPt59GwEzUjA4
2tSkPL+qYYXzfIZZpI9nPES7h0RRqa+s/8yovdvJPsbq/Zr4K965DYl8U7x7QVtI9wRTpbNbmqm1
30QZIyYGcfHYl1+WeTRAJdQYdVeih5QJy9aVZD9EjNqSu32tMAvApeH1Q4LuWoqCekYHk7saetp3
hzO5lfjwsJfqcjwO71KB7YjX4Y2t4Ktv4hrXTvFOFtoSrjspFXhQglrMMRffAilTS3gBZWDfUSQr
SzoLPOAkcHZCtK3YP7643qjqX3rgTbPi46SI3xxEMeMLhWhucJExFCm9JolmcYe5xh2V1RmNgecd
kq1i8Ud2VwPek0NrtyoI4iPz+d8DXqfviDNBHZ0UymbcGO0i1XdEqJkHxfOWnYGxw6I3L+G89CWM
Ma4df6T5Sxf1vQLq8KcR4bRCh/pAZIkshNzbxty8DI9F+nh3s3zQNJjlYW8ZENwKxIl8ZAOWJ0eb
5QRI4zk2XcgelPw2w4miUHeTrgrOijFKlGMiVGaEtQAnSAysVrhbZEdhPdrINbheEvWQg7tjdbbV
+yseDTQw8Ck42tmCDEfv00iWX4XiOoG7aAp2NxqquiENTCRaxIxQD8WenJE5Q5o+BHNFidAaszV8
1tT9x09Fh2rh54R+LrdyeiAawJSmct45maEAoa9TL6iVYJehBRqJUbHWwKq1a8mB6J/vX20XT5XM
poygDC6C3iEa6NXLOaWfsyHJEYiVYGzsHAmnoQqcIzsviPWphu1FDeMOg9nLgUPPKzNOrfGWVf3Y
K08BYBU+ptxGBfOteb/w4nbaL7F7VxaN678ul3DU5PEpPIjrK97TxI+70oKM/KWz0HaOkf9eXcIp
ZIJDerglZzsodwlTzJNfhsiUEeIndmx4JRoDKAe7pyFgPLBFJF0TMrk57Vu65+rHI/U89aM3IDOa
zlxhkkeSB2Anv1P7DfIeiRRQdWGqx8GuRE0ZtqFO3FYQvQOaxODfZCXYYKQB3GQCiD7VVKUnGPRc
JftKPkP7n2xmb5yBXQd8HcAvK83Jlh0IUmMBmw6qi59EwIdkBfh0cCENSIefmYQp2RZrcz5W1scn
9dVd0LxjRYjXnXpiMic1og17/o0M3+tgiSedSzGcz7I08Ko//EL42JlPJYXIXI+TWWB+QJPbj/iK
4MYAe8n3Ih/CHu0nqHWCmMzo0pW5EjzT3DUr9nCzD1Zy3iVZwTsqbJbjlRVcVmh54G8v2aPgNtZt
k7VyM45i1z/Ckx4rCHm7nw2py+KqhnnKXLZdRjseOdYFOfwi4QZxuN2f3igraaituSBWT/FEkHmr
fQNFwnCrgc6FkAlvVeOZ1ZJAsbDDPkAsg7eR70HyaJeSODiVGHUOaCaAFSWy7wXe7ZuhKAIKYLX4
CNf7RrYzOdxSJcjxU3eUUKd7CpIVlnH7drTsswQq4F1wn78lFnMdW9BDWE5VHsRUWCfm8E1hFT2d
aTEdl/aUyeJ6uuAw3htpIOIHlDnVClHaEuSjh+xUi0IZP8GN8rX4MABgq1yvgbdDGHZIqdd2mRFE
pbDG7ewJ0iMp890gmmuLlFi3xrd5pnujjNEc5YbuoXDzPdSX0TYrXbpbPaVmu3KicvvhXnFqPkcH
XePYNdaJFXQ5mYZbGZFlU7259lmNjHzuonHuI8RVTmzsL/smA9LncHKmwkmKk1H+KiDicYzEot1v
zlSgM5KlIN8RfB+jt+9c5LVVJJqzKCQqrakl+2cqItvdhDZsC7I4ezTQSD5TsRP9B7jPEt4JKCsF
1wW7+th8Fg1W8HXYmCFkTg189NBWkw5rd5zsNZwehu1utGF+G33AhguJBo1DeYbSSMU53Wq6uFC4
ZPT29ejJ4Cn7UNs/PIIXPPOPv9W9AZ+l/7qj7zxhv07G/y/WG+3ahtCh80uTduamXCS/rjNFsYd/
AChieQbMz3uMtfHamlfstDYxdMO9D/99cZSieOPWohmwEnJuRi4INmbsV7fXcn1uwPJBLl3YpBQu
c5BWg1Q2nhOB/uLao1GrcOLS51S1F7AY/Y3qqBsp8AQCW+1Y0mupWzIFKsprJ9+lI+bGOesD4y2w
Ym8iIB59K5vdefBwoqMqTTuoNI8yQzMFjq0zAcUfWU6fqG1g6uP9lq74rMmayKD/3V124BOS0iFJ
ZMivpItIanIy+IfnCogW+gigYr4bphvnjdBjwkYx1jiV4RI6OkAiNlGsidDtaW7JLNitv8R0K2mJ
XGmYWRSAaEc6yXJURKOxITWsCLKZzze1Kx3IeHwXhvnrn1/RKYzrj9qZTdcxBYDzzBo5Cl7OYGUs
WsuL8929X7I03PWHHmgZBhgGdZepiyggSmacO63t8Bo6k+LvzMQcz04j1zhtC9EpB8bMG6SurCcI
ef76I5pDvpGTW8zTVK1hv6ESv2U3GV0W3nD460QlGeE1JIpVgEXBTOSannNbSxeX6MEvkDTKjbrT
0bhefnD0N7lp6+fX56fU1UPo4J5eHlqTfzh8oLdHe1TXIJuMgfsveVseZ7tJnxFePqBk9Wfv+1d6
MGyrvrnyDtvXvvGZ0UX4p4tn+TMfCs6VTEo1ZxiSozFTC3rd7/DHSEIyF0Xx+8ZFmVbtc76mdjY6
hHx5Ovzdr/J6AmllteZxT1NxKgLVJ7FtbgtD0+uC7WdZvSJst1Umv+NzfeF/j5WjwEYFwQeY4+9K
KilC67UO+SNE80b8hg8+QP5vkAsFJmLG5V67hslRl7fYb/axIdm1/onX9ZaEkTgGz9vRQLUd62W7
kf8br6Jhkfnow9DVcwPzJN6zuRqy9G4v/eBs0nO9Jy/txtgMbu7kwzVOSqAM/Q6G2RuIsuiWgsBw
R3L77JzzQEKvfTKMFDLQ2bNxPwlSF3IiIYFPITHIDb64bi4qwahtvcR3N9X9LFTIHGVYZjeJhnt2
vUBH1ca9TNpgA71UcU1ltZCMYP0TNqU975XeP4jfNZQOOZUQScDrDHmGFxpMx5BS0AYW89qVZOn1
/YBnpPWU3FBHkcHrA7j2r30W+GlmW+QfVWtLFAbW2wi5o2M1x5f9DUgjYtGJaYiT8hAzIg/KVMqa
w7Yw2I87NGhTibihBMSBEsH0iXumgreedZ2eXwuFkodtoQYoLgJ7dv9+wGD/AwEsMYlnq9Jd3wz+
Q3Qx7qafsOIgk3GJszYm8gXrnACMRC/SBpFlvi0mlDeOHkTentlaUQqLI7sPzdqRQTyvoYiuVygE
q1pS/Aip6fSRKvpwznIOPDRS+b/l4+7GLV9xdFpckvm7eZhm0Ou80gcb2dAznbQ9LyXC+syrqFbZ
tb1D6UIM0AoyvDxSGuc7vPosB7dY8kbbjEZdFzFjezI5JV9vrEsqsWNMzQ3AlpBxxnR4L0sW7vFA
OiiEOeyr1LwPCeiRURZWgWUHB07sQC+Pli9tgfK0B4O4AFLfcHhY7VO4WipVTAlAt/oxLw4iEQDI
oai4SjBHVJCqsIvXqSM1ktcqSvjkyrUWhmmHEu1dCOk77PRZ8pXcXUN3ACCTH0VgNeJQilZpyRde
TvW5N3WgbIQgnBP9FqCCefJjMUCTcaCBsnPPajYXR6owdDAddfBJTOWQde29L4TqLf558r7kGBmR
kiCMoxwWpqImhLJqWLruJdSlD7MzYmF4XDOJj7TeD63E1aQp6Faco6X3sPXD9wy+UtcEWwWuIVEd
/5b/vFfJWdbWC9MerlJzGgyJ9zaPxoRdydPrIdOPtyRwjTfFHLEcdScEyUZhTHZQUP5/BBriIrSf
wICNZtVF9hj5aBVdiGPtskBBSyVEN7bYvgdYTcLfWPvhW4mIBJw8tzIcx8kjbYR9WEatVOO4aVFh
B6LQgqeIXA4BjGIjGwoM032SESG+bQxZ7bEbhDXoBwSbYbIFeltCHHMVBwDbsvGbLtTIdYti50al
B5bk2c65I9NGsb34Mf5vCslwFPPbeRYjcQOuVTF8oy9oEmPrhgpyZsvIGueDDcrvwxS3gB1AU7fB
WvIJJ1kPzYqZ6Z7D9Nu/rbVa3DKSvy+SnzWLX/DxDaKZODLFbL0HAIMO088RRgPyrhr33Q5dr+Pv
BGvff1D3SAkQSbxnhJWDoSKGL9G+TSoKqWA7XqYEWsMJjYjTgl8GNzGtZAG3VcQuCuv3PD0kUdF2
QC/JmHdEuP53MsseU4moheKzye2IhhDAeCo5xdDowPNDeWfUs/iRNVYN/irF8xkXGkQjuf/BbRGh
wIRq5heja2RE7tvLVZugf8CIxX1QOBJsnIu/ZkRousB/ZKErZnYJeEIpsekNCO7VD8C1WaXGzEL7
WPH9scwZoakwlauPmXXlp0zzMlGL0bZEA6iT/sHBuvUOgNnABhCB9yBlb7h0fUYJwJPPqZSc1CUz
O+XFuSY2l5HHLWHL0CTLNEXTy4dOEFuFbDWo5dB4eiobClLRmeKhGObpM3lsXcGsjbIZBWbOFKAQ
yM0/Po2hBlmziY6V4vlNFF/IUUXSXFzFDImq5MtWFJKcy1PqUeG626FP1fJBQ7a2BeCzUFmy+NPV
C3oIr6t9eoNx7DDweFMPgVrGUcUCCyZfx9t/iFBM28VGYlrhq66zbYhyV80U/JJhiwS/9VUqQipK
Xz08NHgLXFet260opXGma2mdb+CpslTUao588inyfe65WUWMznPzwyU0VMBLy64XAm1ePW0j78Qb
4V0uZJYlsu0YsTYZ88t5nGmUpPz5r0I8bgQ67uBz+qDN1SR4Hw21+jQvT5kqz3x3FUgqDL9h2wM+
9rykOWvkrwh+KrhHPqpAgcit8HbbIM4FWs6xhzBX5dwEexwabcpTXhd3WlV7CJn/OoWCV6/1BPoc
p0ibsNePDPbnqnavq0i0MdpgL3m+d2pMgRlC/jVfWWtVOaybkvDWhf/seLBIkG7pxFrUEXT8dWu0
yWer1vm34+7UAotkzoETnHP0WEDBdPdqrpiLnOF7ckSF/7QbZEYga0SyOinKbQimqTjSYhL7yuJU
zAJWxVAU5IkaImkdtpm016ysM1ro/q/8HRPSBV76ltw1JcfZsnK25tdi5UeGSwmXGWVkGJdNdXgo
LU8L5UwFmmKDkwvPRESsGDRrQO4T59BTuiy/NJNkSEmfy7BU02R2Lv0SD5Z5biajQ3n6pkcQuhEh
az8uNRlXajS4ZlD+1rDr3G5YX6xwbmrO369tODfSnFQ8bgh4PuM8NDssrICZiphgqDEXQXUA+yNQ
prZfOiGhi3I/zuXvGPJSafApufSWIoWuGrOZOaEWu/QmLEtvG9e2FCPGE+hPZq7StA7oPmv8RhT0
wFvImeleTL9CeairEycl/D0FusKk0tVT1BP6J12Yj0quHMSZPYY4hlzQ/EdQ3EkjvGMEKTIGFukA
QkIIepwrAgLJWw9qkMS4ALMW9kRkcgplGHvzgAa+4QkGHn+aK36Nu+l3UtOO101PukzvJ/9qXqw7
7EtlAdXWDPJX0P8LIbk25iYXpkLq0ULGEC77jbtYxY981i4+CziWp2ZW6JL8nQXq6cDpxebvVeCF
s0i5j6sdz4yGOuKNNerPVCl4Zp0ahHyYNnqk6PRMYNSsXGZRkj5tHg2DPEvoz8TbXCk0Ea6vsyoN
/eGphN/7TNKnwNZiA+T+ah01gMfhZ8OzM8dAX2I+Kn9hSnyrMwIvP48uCHJvreYEPAC+w5UNhDID
ZTD7rULTiu3IPhOlV1ASxHBaxIkmv5M0TmgH2P8t7GOWlY6Ct25/bDFR7LygU/GklBKJBJoGKgDL
KEF1kT6WjcEFUsBXzCPduS1+PfWeR/nWGvLDdy9An8kKCSr6l3eCZqfHUmSStxqIHPw2Wc0sUCXg
2zylfgtKsNb9mFVlgITAmGkI/NGF03rDCOzNmT0jHASFgPw8RSKNXx5sDFC1fawBklPrYpI83vgN
lHPxnBbvCePqMNBFv+AiIiess/TUJ0SdFSp+qpTCR7N7cFgU3+pYF6fzbAuDr7nYz9AkjQ41Mqk8
LQMSpiXGNxVuEtKHnLa9EAtzzr9yy6Bc0bolFGU12CeO1wAZwFtdHJNTobz27iSGXDXgY1BIaKl1
NfGa852D8Hct8oqBdjFc77iPuFr88aqQw/Smp/g2ttG0eXPIu5cjgtdskBiqwIRTHBrs27vaT4vG
wnT3kdskDx777VcvapIq9Ali4g5lX5tiQxwl33v/EvmKfcq0IdjYb8Bwuu5q/DKwesdzPWf681cT
ER8LwjQWfTETuaiPy8R/WlYG6dGIy2KdgSapbY76ktn22MWZwkoCKqVD7MeLKeI9orm3guQftNU6
wNuSsTC7okEFQoRZRtWEjnkF8yxWo73EP/wb5jGP4DTOGsLvkmnW3hcoOWlOjOyU/LRtVFTe6Oxc
py1MnI8tt2mlLY7/CgxXcw/ef2KtM4uNIeFrBwwoAgOVnoTYuT9fXoSHrYLg+FdPLsXgGmRKK5DQ
+jzXCYDQsBl+8R0v8M00rHnIhLX9ydhzCczZNX4HEdeQAwkZ1p1HLQp4owE2VofLRzjJlqxnaxA3
nZQHIgKpzSM85C01qGbA8DrU3qaWimv06LjDYYMzbUPGUT1YT/ePcFm7yTCSQpc1jCSFrREuie+f
MexJs3jlmqsbDTJrjmpxCeYETTw7xzg1v5R8H/vblZqY6LKnGI0uEZH+GZUOzHqJrmUr0Ot6d4yZ
JMt9kwk0L0jTzA/71oUXhgnA4IDuh3GzorHlhurvPmXrsBJz2gfdsUWmSbAIpNOgJLJBgBr51LvK
ha8jLZYP76lomo6cLu61T97qNLjmRMF3tXqpDtDoUgHdvj02G0UU5IFAMic2R09fvBy2L10IPlLu
IRl5PIgsa59olCdAHnxXBLsdGhXb79vmJjaBuw8ovF6HYPv3Z60aNGYaaBZntIZGGkZezwvvZBc0
ryNpYY/7vsIZ5uOsbvNlXK2Gt0f08jJLVrEXUsD0GWbs76aj8l/MjNxbo4nc5wEAyiIIoxc/QTEU
2X2XQgjnVJkaYag37tQY9Q63kJuPaYGktEdLg7yHPCqb+D3BBOlKp2nHEsXGjL6f8iuLTKW2rGr1
rVm9DbZLy4MNMwqBn3poglEkDebZVLjjUF83Kz/GsLlzRST3FbhT7L06T9rmeLj0YyoOQVjj2vQ+
0OzmjehX5ct6dn30iLb3/nZ0MopFHOOWLYNxwE6i3hBFJAKF/O+tp+W+yfQ+omsutyQUSW9OrYNQ
bIavaFW96z8nRAwOrvQX+Y0hpQxrrBbRhfFob3tZRH0Nhtui4K2a9Yl/RZJSavE+LZlMDLc4Lv/d
u+lkh4q8LcotZEPbAUk95YZyDi8N2VrO1ZOoiAp1QaPKsYPziwy2coPoHg3oBQ8DT0VLSrw9Ivsp
cAZlUEhZ4pRITs29IAnHJSYWRcWg54HjP+Fi4pZsCwRYfb4YJWe0aWXQE72bBhlZz0RUR3qqzGsz
vLoXFBMzGbGNqTPpJdjaUb7hjIAEBqDki6T5XANh4vGUel5oJt21xwU/ioAKXG/93JnoLN6YHwuX
ibjrYwIAMQ+0hBM21q3DsfqM6bpOfoRenZ4HfSbXJytymCbgKw/aw6r6KHvOWGzN1cyWp9oGVhIH
sRv0pLZx6RhAIiwTZdVRlWjMFaqaEHNrDi6QsRu8Y53gYRxm/iEb4FQrLcukvNNkD4EZOsZiz2LS
6csjHZWAGWunqaF6JpR3C7X0riJ9uswibDOU1dD0659Z6qoHQDZTSNuOWdLMFKF1XQxpOQddt8/f
vGE9bAjRWg438fAoXE/b9+MDO5U2Dx0/EFzWmyPpGbux6xVNANXjy6srzvaPwF/if/UM7Y90uAOi
UQTYf3D0kmEoJ95fTcmfzZAYV4n6jLEOBDaCA/5Jx9ZmCKpMrotOW/F2DXcXE8KuyyBc1HG+9u97
8sztcLqclz1EWNrqgRRV2iU9/P4/e09xSqV46v4yl7dRm9/5Z5IsQb4rcy6p43arIAqmxUU57Zzm
rFL1fVQMw9OxpGnGC+68OuhqpmirhAnehe5F4f/td48cK8HjoOezNVv9yqKOdoKqsrr+8wZ0B0ZI
dl/4yzvRYbsQcConUiEbdk5yaa6MnqZOza5fEqGpF3Hz2qDBoJiy0bYV1EqIxw4/DIENqicT/8TG
M4j+WuyEkz8e/yiK26uoSbXn3BY0eSYp5OiC9evEs92WtKkvd1/Fjk4ZvFKeSvx1EInWGpBTR0y4
sr5CxgvjHrRhLD3av/ZkoyF1OW/gdWld4aJocR2PjHhept0iZUxemok8q+DmMMR+rzjZyMkBiImI
wVFoDfPaT7zx7jGJO/fjvfSYbI0c1e2qUFNEtlZ8tlbgGIl9T4+5je3kmlfNwi6J869MkqjqOV5r
Vulj7XjEw2bLzxuzcav2IIV/4R/x5dxF4pitZ2/cPbMtEsvdhioBmHSYxAbzaXysZ05PBHP0w5bL
m8QMY1YYAcOFXqwMV4leNx+F5i6djYjRG1cJ5grSRaX5umRbPzaujxZtjf0srenlNgkZC9foJXQ0
rIDBEzJwsdeSELyesfwcgF3CCaM4YBQnSIA9ICHoGLCxp4pJ87UUlSFDPLHV4ri2CiowIyHr0RuD
TBwNHrSCCNByv6ZitcqzYKKbxNsG46HZbBdb+YL/Npg1OicQrBqp/5j4Srjp2ghfAQsI9qs6xV1z
IWV6HhLIlLT32q50oe/ULW1qTfcB99EsC0f6hWleiopZ9Fg/yVVKIP97/uwctqPUks8+TKEjqJIV
f1zSU9+78BfWgvAJCvSMjEDJmCW1Y1x9tktSkEskKOOFzVDpGyx06+rIyBZhtL4r10WcC8KnjmyH
cGGA4egcU1HMtaBxLYWVDuBMLWB8zrixfFmAeNtcNAMdn4QVdq/YzYVqW9I7OzKXaluWi23/ft1a
NC80bk4GH5KEIp7Fte6wyVY5ueHTVn5CMc4anoJLy2i+wbMNHTnsktBeXiJj20/XfEulXr9AbaPG
Dk+rwHMihRez/UFAPYdCR0QCDaJKcCKnbufaYAbfa9DibpkgC+P3BGAsdZ749s9JYIeluno9Mb9S
3yqILnVWXuODXXPlTX2HLtIzQZ4TewJKW3HMsgMudxw+tfyHmTDyXfcYatGP39L5oghLh0a8jq7S
zG92vJYtzFoVrgrq1rxUqwOLy7jKCKrkZT7sJ9MDnQ6P24rgqo6UInVoUNS//mMdqEoAvl+d09WM
kN4KHo/s7gwgHhS+4veq2zi0GvSxg5nh53Kn8c2tK1smEsYW1j7IZcHTvFyu2zx056vhAnieqV+T
WXngt1mOT5kF2faUi2+KkhdrXBslc2RZpbjGGziY9Y0K0p5GXbrcZ/OHSsWJLp6O3jI+c1PXNaym
OJOQ+bODqalOIx34We+WpNRWiTrYgGlOzmwXrZmImWb6l7Tlo7FCBJaBjNcR91Bz5Rnve+Jwz/4T
jxxOF7ff/10GgqeS1aBR2EEsGHypMPnHCyqIopHu6DN/BRAUkmsvxubcv8E0chmyV831BJG1LyAO
TeYuZFexMCUDNmky4hRU6gHiSsF0k/Czw8odNXeru3pyFVLMbHn0179pBL3IQPEfE7cOPnu7y8SS
qsgjl06My/g0ESGGi6yp+M3WcHucrChqXgQWC1S64EpzK+nb1iCL6CRrndr8eVn86hSIZV4Xxg31
zVfBqZZPWGlv9B7JsW7wk3cbaRJaEYT5WlveGgX92EMHZBDWlkB796qXdKYoXRSCfJz3fjlE9eYG
sNrmUqkzOQsGp2JKV27uj5RcwPsDGp0Zc+H192BExtovxu1EXmRu6rHR6Zlw11CaDojpa7bNcZly
jHvsh23hgq4kAwa1WDJnwrod3UKEREhb4hyxuZBMLNBjOa06CQrV+CW7KEQkF+pSfpawzgzvcE3Z
eGPcCDYfq27uzY2LGOU+cWZlrVSwWdw5oW2QWkmikOCeLKP3TjTotbOVb1rXFLEVt/sWhkJ01xLj
j6G0BUdVsbeRMj9Zv/w3EufJe2o424NYZCbsIdmeLjF5ERWUClAeSjRRCO3tiDZyYlVTDStXysUX
jVA6FvB+Cj1MWy77GyIBnK7Ynd8XjD7fLm3ALAr/41XROenp6bgAHVKmL40EJM5TTTAUYJ6b7O7u
W4H8we2wp4Az9Zeb9pl0z+/Oc44qNF3RxFryBSSFQv034sIW7VYKZigs+JKzKUpPQpGeycMe9PlO
RSTfKus7rmAUge6Z3nHlNFhxREXBdEjs+HBytOAGHPdI8JnHT3Ud17+iIt7ZQYsn1cB3C1rro34d
TOwh6FyAHLygqgvGYPvOTA+VMbFg/Qq6H0haMfGyOs+E7t8fTDgjlHUgBndF9WmwioxCyj9aYdny
fWneW/mUr7RgmVtdy2CkELPG1Y6tmZlpb8FFmP4kvqu38vXfz1nBdBEnppAucnoxBwcvOq1PIAbt
hIm4X/Rx5JQL8iuWYoxS86P/ERDRqN3AqFsIS4jwNpvWT4deic9iBKs7zXEdW7DDmsoEMGX4Ts5n
VqfdGeadzePEv2NfPCMPzlEvl/iEEHz/itS51vEQ9H1idvx267Dj3D237e13lUG5QzAsbifM5fUq
SFzagQhNhwcr7QaD2eiMFX1ZHHYcYDnPitm0rp+CQvEgDINCLJeJ2WbOZcwSbWaqpsQZ4SKyFMVL
r+Ecp1bd1m7YupVd7B1ndKTaGqyNZAa+C4VYWc5eHTrx28cl7nFTHVNgWfe/YjLxZvWTD4uKgLKA
f4bWRFOJWLRr/jAFzoHrnG3rxyKAkpQ9UCBS9FBq22NgJGTRCUHsih3cTVUFtAsZmxmdFzX7MVc3
jdWvZVq9hjG5s1s+/X+gHIz6fJG3/Ivx3QMTqCItJMqZGV9UCI1blY/lLhB8JbJdh5Q6sqq5xRO4
vg6rSzp6Gse11uxi0+fqCsZDGBOi8628nANZc2vdnYUdoEx08AV5PyJBCwAWBPujv+F7eugdkN4t
s/hVx/sjwwyUF0K1C2BzjT1gan8jJ5ir0zjV9ryjawjmvjpwMPgZaeQD0L5GQRNo9HJlqivbOkUC
02xec+oMxrA/m0q3GtKxpoghsZNAMH88VjENRluhhu9YBpEolcpWWTpZ/fvk3EgvQ33vB0ezGaKp
NTSzHgQpCn1gQ0AUwYl/ni5TsMt52h8zZjOMwRTzfV3bJn/NQezgf34SjkrNIQgi+fD8B/Kp+zQ1
lEIAlkiBIa16T/NgRE9I03yAjCqq8d8VhvZafd2EgyTV8FK6um1WZDGVogCMXy0C0vR+EUsjv/jH
p/8TYz72xyHPhdsCqExrytQbdQTGONj5T/puA4wHZOYqev5F496aaYHSx0O7PAPkd9eZKyIlidMt
8Lz4qnatQ7r9y9d7/4kIK6ZoLO0Eez0H45Kvhaytk1nePy2qm/H+MwHdurOq8WLaOAEXWvKZ0s4T
v2+q853kXM9rap+8jfffjhnVVktaqTLyWEt214SVTh9W2GkdrU0t08EHXm10a2uD1obIChEeFxMV
k5RTwGS9ywBeoIcBh4SBP8OAQoDmrtNuT4OcUAm0C1KSAhSXMEQ/Q/q2E7mIUskONwwLcljcXLTU
Q6XARj2Lq/duMWci00gAMp26lYrni7u5xnavtKdOrongHnJMByPYDQxPkPKLRpW51dPPW/ikDum0
2xrnz6QSwnVAlWZtIxK8KBO+/Qld/4+sLR0FYd9LZSlBBgkKRCjkMzVAZ0i2Si5WHTL/RGHwcJVO
RBUh4/ie8hb49PCkTcAA4aWUg/U+UcKn9AhEI6zadZIrjSBY1WT8eTZmjd+WeDtpVz0k7vu4ZDeb
2lVuBsBSNbv01x18oWwVN9Ho27fr1tfv+4O8ojioVwdd0m7v6eFI3wQidA+O0qru/Jfx5WmBQlGL
owGBI4X/5tcj2k5VfdKCslyKag3rsnipLFRu74n1jWiuIHEn3wsdQJxY5thxR/UE2QplndZ00jDA
t1M6MflaeCKDeDRLaol35zh73p9u835iAQS454B48BoV4K14V1T4It9/W3ZgW89wYcLPwyicrjhD
M1JvAO5ZwCoLoYlWgyDWJlSmXlXYMnoDMIhtYVBhHegpuIWRo0wotesoRittMo1MT/MipqQPCN3c
aiUlgJrvts2gffsnuWww8YMCqsBlRa8Nj/XpYsNgFptjKqTty9VzqBdDPHql6QBQYyT3dUdg0WLq
jaLlMMUKxySLOBKqf30Zsa0506mR+npHTtO3LvgV1EchWjTFlF/eM4pJ05vnHfeG++k59m+irpYx
2SQ6KLid437XaYYsxjPoj7OKNSGBQzG9OmoLRYL0RkxAFqQyM7q+rB0mje7sggi9zxEda9mZVU+B
fb38Nv42cKuvNGFHSRe589tCnI/uicLgN6bkTiNE45zrzEmfvJTVePfN7i3BjQQorwnMl0cy7Rxh
1jf6AMgmOxLynJyOzuwJ1S3+Wqy9uQv6CfWTTwT/okvRDVFObB45FLCQba2iHhFm3g65spuYPjeM
L/hPq65kncOEui5aRBvBVIQg8UXQIUaDLD4Zuu2TbnD04Pa6cq+sKpvjNgu3RxY9TaHGj83Iuxl+
ZhVlZ8ECRGj8W84HUJujGbj2yggN3JKiCDsRcOlUxvlXFnlV8cXhIpkZJmDdutIuA/F3qUd+Dulu
+OXxojgoBlageFHZtjzhYC5FtAoANNS2Iz8Bwkktb8deqQDGFXYKnMIZi+aTjg/ENac/paRQCXUb
cv2SeAFVFQteNeCCa6u8hH7z8X+oc916OC52WEt3Kr268ant5XnmilUIlT543smonOHnv6FJ3fFT
ewq3qPwLIeDJzDXFEjnxrYe30CivP8C7u8uoRrhdKAqgZjzsSJo10Z7AeiErTHbSROSK3QiDkNB6
Obd4agZBc6h9NJBx4FqzrgRL5+RdkKHIaa+kWB8jSAbrCvIaOxIp123a5AXacWMC/Se8z4VMckzO
RJQaZ7YIpJtXAbrkGBpbqCLJl6Hv2S8HFcxwweFVmr1L2ryHZnE+bg3rP/IIigk1wfJl6NJ/X87t
xYuNuumM7Ju4IecHN5H3AcHEluuGIw+eHi1BTJBgh/JUmoOXr+YKfXXZV9kHh8KMXdCupD3SnqFN
Pj/EJNsjartyYTHCHMVZ6BKmg10kq0pgA4TzF1TaDp6LF2Ldgm7PRB/5lXEXegs5F46drcYb6I3U
GBEHKIFn8WFlRIlaNBYkkD6d1rmgrt7j1KtbnPx7F8CRDYd2JYe3kkvKf9BBpW1u0JcINZH6sSbM
erp7UPkz+9iLrO0YsZXd0+RewzkHAtnYV167fH+QYCJGU0iwgmCC1lE/WjbYQYD0g+MRCE+DiIcZ
KxIqGylPjx2M1mgiPTSfNpbF5C8IwGalW1c6d62zAeyY3YXBrAznp455ghxTdF+3Z0NIGxx696Tr
o8MQx/Vr8fgLb7URg7FAesFNvvm9adPOcghybLRExfe81nJCg3Bzdj6AgN4Ozap2P4wi+u/X9LTu
zD5jKr7e8CcUQBsm+N9JyTWL0/whwE3AT+kK7V0LJhxI42GMfD20dh2iC+DRiAtUVx4urhUxLU18
Y1nJVvFJVIMOD/nt6kzRzj1TK9XTvx563Cf48nO6SALmd0qcjwjzcufioBHAXH5Z/b7iBO7xfKr9
coKzRiaNRrx0zMdmOaiFx1XsGRAnUsExKzE7w7Q+PZPE+th2eLHgX54+pyZUOpjc1qveIKXUJBkq
RzE9pKOpfmknqq9+nKCWTiuXtF/ZawwDQH8gnYshXOE3UsiS1Kpv6q0QR3sRp+Z91rw75lockwt6
mZElOJ2Gb2vIpQKnIe+ghVPftjonoZrIKaJB0XcLseUdRVlcInhc6N1gBqEpYXYh8T+51mt1Uos0
MyJFtBbBk5NxFBPRdhboYMSdHsywZtoknZJ3QSKA9/4K+/Ao/tpm7VvnFExBByljh+loRFl/6kvG
Kp8vqJuSSaOlj/wBfYMqMHIL//7zaIj1NSSEsWmIhohqq7g94lHT6WHowqidN/px0+ToF/gH4+WX
t2goPYvZ4iyvTwHpvhdtxAEPVTLaYYUomoHC/wD0q3Y5RYNYV/GX0U4XxgCYyMwao8mNlcO68zVE
7lStkQbMqKn8ga1ZCYcdfU0KOPNZ0l8USw3YnjG/1qtQrnq3IJdrZ15roOxMW6g7LKQya6efVVVf
L/7otw3Q/zlbvhEQKBRa/hA7U5GCl/dFp/nBhLm2vgeHUWfzLTigvDeWAHudSPQf4THdKx2Lhum2
Tqh/DX1oEFYV1NNNO1oRB445sTq6DQvb8b6MhZ1v0K0IFP8fP/cUlFLEi6N7Dq6LIv8cZyeEC0yZ
+cD7dAta9+W9d6tq9eMQB9OKk3F2EfBlIRt42cgJoX3mJoU+Fgsq51+srYezztKfdKWbGo8eYvfq
jZwYzyXLg7ynqoGKowoV+EaIqcozldd+eyPzSoWqUo8bcuzcb8P15b56jqBf309Bqh/EzDEtFBJD
iv6d5/4eHedRiSky++lzOlR+ZzVTtDmEWEMsRxjp4MT0BvcsV5BX+55sUhk5PAfbf815guaxW7Ov
uoKfEWoTua0hQcw42FMZ6B4gCqKIszf4F0Qm5UMjpR/c4FW8aI7DZtJ9NBYBqeYwW9CUJ96OWhJH
IvUccLS9cgsWyFF7FGyibEMJZb6PvzXkAcVEsixCETUGBU8pekW6LgACyta9KqrqBkMNZb5NeSIJ
YWCoLWhP5G8fwwIo8Xba4rziWl79yjJiBOp+Sl2SNVLpP9RgakTd27DuPTsZEBfoppOiuk9xZQDx
4miyVPt7uYqwqpFqtOJgk/naTl0cddU7hmpkfIxZCRd+Li5nz6ZyYEcfaOSFLIXV/YbY5QmzFom6
tJR2nS7od1Y+zDSTQ7cRfMmVJqt726sHriYd3MrN3Jg7+vhL+fdpVKHEvnCu5ela/88WXYtvKk3D
yS43Vt8ypjYklcJtjhlElhbCIes+YitNpir9U+eTWl50TFlnMxbqBrBNM9b07rx0pbSeTOQELUSQ
PSI6HqRM1D3wMwSqt1DAyjaLbH6N6NJwJzcGUmDOlBsHvcaFQdWCGv3C9XXCHQvmOexHzebFFYMG
JLJ1h2/SdIw4f23isDkLElOvmRHsPQXXB1WLCGyO6wlGA7tG60IP85hZCgbpNptf31ZIw4J0Ioqw
renaWm6yOh9Cdn5UhDqIGf1cLM7b7nvXTanpk1etCkphka62JBepy56soNlLrw5lpnbkbFXZ5UBJ
2UmamZTJlnDrvF6IpuVrOVP03f0rG+WGQgsBh7XW5gZzP6yqStL7W625we+2jNvl9J4D1Ol1lgrD
34rju1LBeYXKHhDi0DXEzh0A/mkjKEAa2O+JwJkgS39VRfkwVWliG3A8So/seUlC8WiD16092H3q
SbPiPm5rlJaZ2O5CiePjEE443UOO4XuJ9hSx6knKGPm0/KhMjbQtnRyz4bQvgpmognXQ4jpyAbgm
KV8IO5y+xXML8i93AQBho02mg6+oXlPkO/yAiEFstm6jrws5jQrgreAbv503czdBsdAneSFjPDzi
DfVSupMK4TZ0wm+T1p0pSvjE5rFtteqvUB9r04iFYi3aBmxdF307gS1Jqh0o3LDtEETo5BkMKclg
NevwitXi1cFUL9wqkw2R3Mg8Gp1Midjh6rPh0ejNU4d43x4RhH/SQEaRdtTDCbCXQTPvtOucBsxB
eVbxOUfVZW8SKhDMdWJbMs+dXQ/Le/u92+zuhKz1Y2jzB1eBQaHDfxJYEh9OJ8QuI+gFYNSRVcaE
iO3Qqy2v1+0jxvYEvEsMLBsAVWmbFdIo9ET8o1tTd/I4fT3XTptFFAEf+8j3X8K0e5ellsYmtHUi
jepwNiU73MSfR+neOHS5BU2APltCc4dPxf+Zh7W9sFZCx/OpjLkhVMPK3BanJsz/NjBS5XIugUDg
5GFj3C0m2/iiry0dI/SlijNYXicFtmJx7H40kqaMnHljch/u8Ai4202ois5tcKsGw+Vhzoon0yH6
RQo1BezdXIvWRZwhiBL5OWFz/X7oc0dIfjnC2ub5XmsuQRzGimZTdes2u9EzBLgUVJ3ZVGNBgySo
4of/WogLQGD1CxlBvILXYq1AZL8wwkGmHdWdoEjQ1+/IoEMlzRFfQQ1TMHeO3IAN21SuduVNrTfd
yAZDBXpbop8oqU3tnjbOO405IFk7NgXBWyjdk/f8QbdQLKGZdcgKko9rZahxjLc9yVAG5/PJmt6G
mqxYwp0B0JKKMyDFm7Nui6NAfQCzXptpt8+vSwsc0xNRySvapS3Q3jkFKfpVPRKFN3Wd8WUitQN0
TunynOmc9QTsurQUOd+m+cYXMDh9SAKifimEv4U73945mGe48SiutwYzJA9HaX0zHZvxVLRnLK8X
knRWwoyLXOBXog9FB2AiokTsI5Gs9E2uaZ5LZUsSY9j3xn4ebLDPik2lZfRJLrycRs0BXXKrBlNv
aA6El7MJnQkcG8VYIfKCFf9bb6NqMwx0OqJnd5AciNF/dBXk/CdWEJDlR8ZvW/1ucC5yYQjizIj9
prNe4RCTF3ZXMNOugtwFAfZ+fQCBX8nq42sVn3E4d/YvPSvNzVmsLPR0e9YS6nOb5dzlDeMtl6F+
Bbg2cak3F/GEAw3XOPpayYoq5cO7kJ7KEzhuWEOQIvlDDk70t/64txemKFloNmwvu2bjabc/dC6E
/x2xMgkLTei9wcp+7qo+tU676QdbQUEMsoKv+XI02mDcWBGwxem9guB/nanMwIAjML8sPM9F3jtO
aEhV1e0lYWU/TMMFDKPsTQ1gPzNQvnSg3Y4WN5rgfFftKJBAz5ZvRKQ4rJ8IMsZ5xUCRHJi/s1y5
6yXhAoV0o0O1rGZt3vNuiMghZYOsND5hFI63YeEvFY1R6mF3TL99R1rIvbNWSjsunjsXzLPlePAq
5KBc1PBNDm9PUVymQgXu3mi4Ku6JiLcPYHmKrY89RvTFM4FFBFoU3T3ttIMrdpGg45ntFxX0RGND
vjIUn8EoZoWEi6RoIck04QxvXaAy8MSEV9zJuEwvW7Wxj28eZzg4tajwc+vNAWOliqOi6J3nlpsH
KxHxyo05GzPPIQqCeTNedbeD7aTzPWSjy1S829fO46h8bfXMKaFqcJHHl4lNCx/Z5HfpiCoxUS2L
zmowXrWUvzxu2lUJNWMVwxlvtNiogD4gP9pqzvyxHev3gxY1+ibQ6kviL4x8U6PeHd9kmE3xzPuV
ImAVSf5d1e23669aW9yPosRW85By5ZSsnBr9E1sOxqxE7nGKzJrvnV+fc7WGvl5Ciyxdy/4hWPND
CSj5pjRWYZwFJeKRrKVX4wYXZzSxzvAyytMTEaTwRN3R2qJ3ANbpDhNGLf7vCXNMDiX1BTYxHcYX
d2K1v50mctZnv5WklPIbD7JilOXSdScW0pRnEvhmcr44n/6ijVmdPP4Gp7nJoHsMc2o4yhbL8ecD
kiL4+WGeXzsnA/k211xlTSrXjxwU7jwB8oIjmPZD2XU48+q/Yh0N0zCuj0quhk5PLBD8gDJJyBRv
lI9NeQWLoSxfJr2AvkUTywWQ9iN/1v6QtNR9RIoSPmeeS2Y1Pmw+kCgte8Ma94ngNTon2OmFuAus
1UqkM1++yZYHy/dcl47n4JoJpdRyAAgo34azGGQcwtxkQrYqKyfQkZGpDm/mLyEIY5iXcPYJB2BK
8Iz03lAbnbhVW1UO9nEirKvWyV0dVxvLZtQrr67cLNPpVhKabf89WZRP0xUXFRuwh6KzT12PuJNY
6fipLnW3fFLwRw0aruKL5/8CB4KpqvotilLQ1C84qvBLDOXyVlWQXUyNlKqB8xVVFl+j8N8yahwP
j2OeC4DacUjcxdYKC/efg6Fyk/kCwEFUicgXm/qzbDM34rP98ov8zG7CNUvtm0Tjvn4bxjlBci3u
mklVwar8i2yrIKxIyOHS1hwhVmfAVprEM0NrJ1l9tMAvBFhEnAm6BLz3KA7rreEUDn07NczsGteX
kRJ+aTLfW5K4kKgC5WIVYDvKcS2DQwd0oiGvqBsqQhY4Xw2P7UWq3qo5A9DMQ4SKL1Va5d3eqQTL
J3k6jVBkhCLsUGRBFT9P9eyT5b/lfQE0B538eQhb46fDlVhzxbM6x2ZeCtkaFjIWvMyPUWQ2/XB5
7t8WJ7Qkamg+7WbPeTkt10HhnQvgEuZi4GXcqsslmpeCgLyMmlNy9ofQHOAiHCstx5oDBMR+mCBL
btrpXXig/mPfmJ8ZqAvk6nj1c+1gPeIW7U9VkN7j1aUK2+M1e/3B5phUqk/pawIkM3XTQcUs1lHR
hawY//Wsc2vk5Msecqlz9xPok7Z6hBodd26MKC228C+OBWuWRN/1gTos/iRbhSBwICzxR3YeDMUd
hV5hRaMMeXj/Qp6Hwl6Fm7395eKHB87hU4yZ/ecP3pPE9wAvJt/8Oe9ASJaQLfQlr8setv0kRf3i
24eeug3Trq0l5drFGHHirMssPD0eOvMSZrHsS0yLrkyYjKAn9B06990gf+zBcoeE3SpK4pyiiUaw
S/hCuUK/cv6T99alDnwt69a7SPOmeRozHmiGX7CHhnX73yWNtU9y7ttl2jZjX6jFgmEpF0UxDfer
4sxA/kZK8PmRKvVWfV8tVhrq0bxDW6Pa3xHwUQkhCBXeXZGp/oTS7NkfEvFK0tf1IsMfS2XD+uVl
uN94SM1Qw8DL76JNDVAqrl9iaZ45WCvaK9Qy6TnMDyhDHEzwQAHNtZ/OPqr5n0uUHUCpo3MdyTj8
ubfbBFMRdNVlDIIVrJPj6Vy9vcTsZNKV8AdYtajgbTx6l4mtE1XkiQT7Cep4EBR3JLQ+7pFR6nr4
ilBhV/0IwspTbuwrpwG6jx3iUzvtu5U22Hmm+okWBv1xPm8fVX4QNCnyi7A2aEKr53NNxfD9NaYH
wGHoaXOmlefqX6ta6o2dvbxeghTNyv/w/dGcILM3GhzGRAZneH2O5vCf5acK40k/f5P3vIUduT45
TSaSPZt0DWaGClmtRrtxXFyNsv2IqRmAowQLLuGQqv10LtZYUV2OnROCH8ze4TN+USXiAoKevwEJ
oed8ut6J6RFGsCMF38GGJKaYZOTFBB/CCmhuGPFHQU0l9s1Ner0utgYoqlPjHWMb37rRAsmLFjtO
2oFXtWiyJwR3ObqCGc/VWC5AgA4I3KB71GDuLn5f0hrIXl3DJRCkztO37xqLpEE5eTLcgf4iHUUD
K2zEnT+m2VB55QvdAIwrC9WBZ85zTO/ccy6f15oL7UNqq7yVipUshSuvWP2jIpH/JfRc5TvQwv+a
iBoEuGXxzvkY49LR5OCVD2qvEF3KQ9QaprjWlQGCaGjX3O7VTJYHNzXDTlHaLDzmy2M81fK4I56p
OPpc3+CjtWtGhBpfSkUBifQQFW1qP9G1OoLAbamuHU6jxyCbHU3mtsZOwhp5zxTiFeKCY6BlCeph
VO1QfQbpkR00s8UDn4KBcCB1bE60Y5BahzdeKJSrKvtNa3Pn2Yi+yBEvpmvxtCpRvKj2Z2m+GBYH
F9owQ/FfLPYXHR2xdCqXB9XYP9C8j1qfv6LxQ1GuZ3GvvY32wv5fZknz92c04Lhh/trge5kje7/x
ExTC+tXmpO//YZYtMDgEBew2oOGtfsNGX4fS14jSIXmqT/lbb6A/dKLvg3cTEcLHzm3X4Dj3PYZV
h1EnlM+4QH95q3CjcYOF1jBjEjkd8LNdTFdpkKtmCWQGeUK7cLQHffCDkEvRC7iw1HQJ3LxwteCu
Jfc+KMG5lKKYDr9PuYxmspnQafHeqE00qv2mOTgJuxljxROrVYfKMPzOftfwrhEh8GvhzJAXs/Do
E5jnjx6aD7UyZnIm32guqh76SHkAhxZnuYe7ADSVxodG6A8KuIz+x1RGx5zOBr0fViQ0PBdO0SBS
5QR1T3Ue06H2rbO1oGWyQH9lzinqbljhvHonz7FLAnu84XDMPph5/n23pJ69eZyYSC4+k58wch2F
gEwF+MA5LF4CneCCHp6CtiTZO+Lzrl2+S+ts3yfcXrHySIU/isvg1aaF4PI5Admwp0u8VmL4VWk1
i8q+NCTsQ1Ohpos07B+uwt96V64H2rAQ58ijEqyYMChJ+P2l8TU6MsersIyPCH0yeAGGY6/Krlma
Xj2W4zJh+ZJjPtjSvGHCSVrjVC3fr/LGchkGKmAFBP+IpqyVeEXMtjGFwEm1uu39pFaAvvHThs03
9t10q1054VO2EXNXWe/vmPaZY53LSsIrHYXyLMmatsbBGlI2fHHElxDpeBqf9HmuFZvyx/ZuLzWQ
+QDBppdtThAk9W1YA8HC6I27Vl1RXeZMgJmrUT20eKBl9AbRXFRlLdXnzHkw9iICwHYFgHmRUq9s
11Cdx4+ALtTcdsFi/84lK7IWO3JrcVrBU86wO47/q5R9UxSAM2zj2HatgFon895o8jME8ANI578p
eMfcAAeaNsHI5hjpWpUeihjhAlXNJ4AGzDzzuFY/Iz0QDXJl/xO/lJ/Tm984stw8XgG2dim+tqNx
aEJw5tNhB/7vtvpdaWwF0QVLuu+ubGm6JR393Az2RFo5/yLvfoFGqUSl2fSF3KswEFeSuoq3TWHy
e8Sa0TzFxKtF9FQCkvO3rPupqXCBCuGJjD6esgrJn8C4bR2qW01Y5ePxE9hGQAiTjs105T0ZD3AH
WG0WRGXwRCM3xrDRVLI8OvyKsoZh2s6oTu4DqkOEGiFgRITE8tijBgGV+0Kj5NZs8VjBpOFuBuin
ypZAwOvDJjRYSnwUS9zPvj2ECMWQqKOKXq5LDtPTfOG+kZ52/pnXcqmApCXZ8xrlgUgLtF7V4vBX
xCx4B9QRvX6tcHt0ulVp8ov4HGyEhT7B9anQtTILTS2AaRSQfgjurbTyx/3l2pBHK1rWlPfeGphB
K2cA+prpMgis2ybBVCEYJn84MHxE4zHhH5BxNQaSlmmWJfKEvmbsHNM9CP+U6VH3daySmb27mj4+
IVLJYsDpiNOjS95DeNKwSPurfpAj3Lm6m/KL7GfxSEaE1cR/bRTy4kRS5xoM+5qNIbY/2LRFal3v
W7j5HBWhqGTSScQB6WAg03LB+Do0jE+5159uGMPlTnGOJjIZgodbWMUkQR87FKv1crETVaCoiYGx
JO0qKhOlbf8pHJW6eq92YIWQa33of32MdBWwA3DbwjZ0QwuhUgVU9g0ofAB4765u4OLifH0hpm7h
VFDJWYVMour5xp1KO9kyP+D5xt8U4mCTBSp9yg9QZHLuPOVdp89T9vN82D24uzWeRUKXkJFKxT6f
1pH09tezZ7kZdieFYxGtNdwmuNeVc/TKad9sj93V7WZq8Nsb67Gsl9NonRfducobCHAK5KQuDnSr
7kaH62/k1uGY+0X8upIzDkzCK/43x9h8vPacK7eGmPWV0ucNFqIknLzdWzpkdRPU06yl5TRUVCux
IJJrCkrLjj3HbmYbnXubSq0mVPcf0pR43wCrKCt7ovRn4AJrzZ4bhgS0E8+fFtYvljtckErLTUJ3
eb+jJsBwWceFtAOURsKWfv0haLPHZzoWQHAh9tlWFdHvhhOoz2dR2m8OyQQ1wTvTsO9/r9lz6LIX
vNrfl4LXBgdugmL/ah8J3ezAE0xh+d3LAipYd+rWsi14XSlTzs43Cltzv7spCYx+xTSoajZgge2M
pw3UFP4mBjd3x562zbJDiCghK9H4JFKl76nLSzCAZv6hTLUI7JgXFgPfb8Za+cECuC43kRPVcyHR
9PvTisQP7PqKjZ+3siQ5n8uR2TIMkKsIn2J1DLiibPFf3LFPldki5HQFrf97AFefi1QRH1XhUOa2
SnXLpeVmDLT5pb8aEL7eeXso1ES7fC9OBvBkVORgm/KROiCcNKZpxLdpVnKzBxXadAv/FB4ZSj9+
n4E+V8Drd4y3cWW69Zb1yUUzf9qoxE1nt/KrgEIv8A306DiHsbGZ1HOWTXvMZxtithg0AMgdNYOd
cOcY5BY0yYZXR7XYy8i2YMSyFzMKIAW+LpJmowKiA33RuUjCOowUTluYqTfntkKYbWOqpihGLUNY
WR03Efdr5YtTPoTWOdfnlaE0KRsFCYH9ZeOLj0J7LPcDpz7o9PHJRcA3VVrewJeUxX+zaEJLOR0y
uzMMbGKqpD7pcOK9aBCfAOyhIg6ZpF8YCF0oe+YFKn0JzGhNOWWY629USlTY5VsSOrfKrCcsrylr
Y1lkZ8VbLCvsEVBfrsraaRoB8IRDnc1gCelS64OXaBlsw9PokNRF5EADZ/5xH8T9SxtiMlHOeS1a
80K07QIJyofk54Nsg9ckiqkmDTMBHx5mULhr9sjKZdCriCPzab5uYTVT7nyuKtuo4hQqzstcPb+K
beRw21Tds+RSxm0APfdSyhWsm+ASiQ2gPnsnqDyQ+sm4BdUKe0m43bd+p/6zMNjAuSMG+vJfIWvm
aJOve1dtn2SyfI8rtxH4vhQ6UdBbhniCFiJLvEd7d7HuNrd3Rpg+LJnDDzeI+T0743pE80MF9sGF
gmYfnihStW95iBqDw5FR+NFEi3dfYlnu+GjxQusF5OsP244EOfZbpRGG3ZKE+Zv1p8H2Y8hMVYoz
XoqYbyM4fouNDLbGHC6D7ZaschbfRwBApmT/3Kz9+Fj0uarQit7F/7nbr8Nv+hGiWgCmXsfRj/WA
9C12ukJ/BRXziO0i6WgglT4gHS/gx3b2UrC8MHq2AioP8Wpd0pl3n+OJDNd6nq5iNlaYgIHNCQDq
+dVVWN2vmryPwwtlyvTrkMYmIm/Ih+Il8yT5MgXpxRxl9a7djFcbr7wyoPUUcSriKwIm8JtDf3+I
UW6HDgMyXG0DMRoTXOI2nHUY9sI/w9qqSpdZwiEk+LVKeOC7IKR9oA4nQSbZr+2e+v/BEg1tGPWU
1X1DVaerxRzqKoX7My2+KYFOhFsFt+1cYmIKF1P1IW/GMX3u+6vNydUsqcpB9QhLjLRJ+1JojSyc
rxfODjR88wPv8kNf0d2Ol6PuDp/zMS5Fb/NAN1bkY9Kqz53ou9bni1Ji3HNdQufBwnLa+8B4SVNp
WYSHBDkPyogb2xLJ5HgyKw9QNde8KgKWqNdikjHEQHywXn/2ypLwU5uMG+PSm+uzMzEbIg9DUpDQ
XmOrezv1H+EysnWu6pkywp80R+a6oYa7hFz5WePVRdlJyKQkPWAFMw4G2sl23VbDf21OxnfYLtg8
gOIduApCjipgXkGJxEeeuyoWT8bCso7K3++vxne9umWDZTpVZDTmWucQOkkVcmXxIHK5s2ZUzfor
m104Jft02M/N/Eyn6lWfZgG9N9Ot5YuKn69RjNjiwFOo2vwK9CU+MM48wxP4dOxapaKHW4J1dIMm
RFLiKfqe/Rtw7UFX7SrbhWd2HCWGeC62rMY9TUiBu7+qm+DkyJssZPd7icEl9hsRaYhOmLZ/iP9N
hGF8uS0+zNUHVOR+hhq0nwFas5ss9D515Brctig4w1l0ve6LvfujuK9Rt4pxQF+3gtFExRDMaS3h
Lh5gU1jirLVL4Kv1spbDb8gYJmpeI/yhpCar3j6fNeqPkvuHraJOceHJEu7XuT7qq1vTRTSyxsiF
6JV8xxMCXAsk+fH2N9GzF7EZth+M5f2OpQiiQrYf8uf6SoG0rBccreaK+Y+s7WIHbqF4NghDRWoq
P3wxFCd+rgHyIA3aCqXJoVIaRLcgZEhx3sNUejy1FU+NBFj+CjYcGzEZcgr3PRK3svYV99HJq/Wx
733+LRT+VqQgF1sTDrXTY7CqW7IbKQ/AmlTD2n9gC2Rau5NTxEqK54rwtN4hXb2Lnk114IQaMp+7
Foanp9X9h+vFaMN6aQ5tbWWSe+fNCOiZkAkg4ibp4NGBAAJFA9FpwySJ7m1xGSfbrbmCy9uJUUDC
67a8Bv5GlzKU4Bq28FcqMPtseeKPyYmzyh+AlKGpY9A7OHfXYBL3rDwjMSxNirO+KE8qbz/NgPYI
MXlU3dsH367xT+5gHElMKFrG4Mjgkz7JxZx13x2oNHoKRAQaOJsqAEuzlnql2LkcQXLVGEJkKNu8
LIMYUiJ3zrVARPBGns9XCCOK2i/Oxd1+tiNObBHRQbG64N+56rbqLzlsvAHyhqFG5Kftw12/fIin
kMxu6m6pAlqTFSLSdNHvNgIl8hRHGHEnOmX4UXOxuNLP1UaqrLP8fPD1Mz47vcEJJlbLUPmouFnA
E13cdQhX55yGT1jjt9yu15SkhvZBElTEqAp04xtwrJ5PPQzXU7Ad0WZALb4qiBrRGOMYf+RiVOFG
B0O3FO7VZzlaqU9LKbly8a4A3qF8J/yfC0JXzlSHF7//H3afAb5gJnFHnUcLqhFuWXeN7gif28B5
hE05GElcAbpVu3QuTZspz6E9TZkM8TQIdmVZgXcdtHCTTFClF+x986mLUEUpz/IC3SghREcI+Y9y
9BnX49yHR9tOt7rHNcKrjqH6EOk8h6JbVGnp9cXW722e5j03H+wEVl+Q74UHmjhaXTrgbR2ChtbW
yosGAs/V/tVckBiA8XI+HBrXXqewI4iN6LVuLeGB33hMB4IBJsv7NaWCyodMS5O3kI60p+aRyBxV
467P60l1GBGnb0YsbXa/Is8KZzf40pK3756D7KtTkPci1st529x/kJCJSbTDkKBzJ8REbPU4R6mN
0uFLk8jUaLRrEJOKpDckKbBV+vEIlpnvBphD3Py1xPKEoo4uun3CtQ+zlT1bfVzlBFKjo/pd3vC1
Iz2fgBTliQWkmWj0bTZMIM8AeQcIhlm8taYgTWdQuOeBipsQfX6NW+9dP6xjssYuPjPIg4DYrZMb
77gM0b27wCtGh+RAdjgtoGMIJkPNgkVHOpaZiPg8Y01yYgDIkZJ1Vw0i5/MRbTyyM/sUPQmkcIne
Jb4AGCa/6hPNBBDwO8aCnaPJ7MCuo2YwYsMPloZ/y/DwVeiZC42XftcLfl7865xgYFHgZOBX6ai8
yAgPkBwGO5ziPLHqFZd8IcSBbddDzul1mcbYN5g07OATCtAr5GP1q5xtnJ1S1fWzdcMbSELDS+jJ
wO2kBvSCVwY02I7+iY3yMuteM3qyv813LUZhVF9cV6+0qU71KK7th2L9lTuLfMKY+10RfRn+b8K2
7SlSJx3827jNAVXvrmWVUbmWP1sMjmSvBqawbHpz8ZG2iSkMhZZ1uyDozD2ZNpqtcu6NdFf1PVoU
8eWI7PqVqC/eVGe7n/M1WP+iczrcIw4+LcOok7HTlYMfgz52hslApB/l3af3aYshGl2Hh7lRNFMm
KR66vrHrTqSsvgHdZQj9oNIGoEByzQq9Iu0wL4whfcZdsFl2IsK5FvQk4gA/UXImoLhrnvc5R2QD
OdQajuOW5O/01ayIxgCDyLUT8CR+O6k0pbfEjIEN0uSG2TrO1ymdMhXPCP/4eeearStWR8MrsLEU
3o99nemYZ+o+FXPTuHWYKTWfwjIkcp2o4FU3zgQyO9TkIqbQxizdP8FnxTeeROjnQDFWs5oYqqO5
aWr5wolt9gXmSBbgdbxyXTmDaNLFBfZgClpnIAuE6oBsvtcQjLaQNLceijxlFjlhXrZxA7FMDRG9
cGAuydLQ9d4uRsyPQBN4i6g2O73ODP3sXn72pjrBeyogTcwFbEatsGJehuDwGUSnruN2rsQRzSbb
CpVJ7PKgtb3iy2oa9aCPJMNvT1L+QFRvcZfdmj9H6lj8DNZDvqawLWh3a/8+yGiLgdOHoxFJeLka
ZjMXNBntuane6JUTFp+XMdTK4UP4vUDklbbDf6d+u1KXsNGEMQRxdEpY8cqcu6IrXCEgfzmjXQkO
bAgc8Fg2e3r1MzxC0LMeKOFkLeRuIk7tUt6wvbiVZL8O54QLM1m+zSGfLojb99/W5HPMkhBBpsXG
FSD9gpOg6nMBhn5sqxnub2I1H7HarCg/4Av+1GmX3nXpId+3UL1ukAXESQhnbXjmgPSzeKGlA60u
wffghQm1ta6R4dp5bhMZMpi6BUrj2rE/RyibB7RuzBeLziG6cfVTF7+5aBuLKTiqs3MPJZOPtfXm
TGrcmzRoSIhBeYj0kmTYV50okhbzoUNEMJSeIzNjvHj6cRXsFqKaHtdf4DOGCG8BDMIWVbzdlLWS
LU3wrF0jw+nT++sK1CAhSWSEh+pyYhiWTn9uN65Rk9bcvuJ68mAxwtghw5NqikoUwnfXWeK/cgzJ
qgMPhTXhsG3B82+4sZGrqqAB75qrYa3dhBOXljYFMoVHKR4XEYPSg3jVlM8a6ACAj2jRA+Ubc6rv
y106q23MrPlavCKSS4GSp5L6ohCTBc677ZSVX76JTOTKMcbqZPdNRrdion0cOKda8GHPYe3HPppV
MwEvKpbcLG66bz8DviYtHlkmeGVYhgZ1++1K6vDCItsb9ELBbKA5Ce3Vsj0kFH3WElIbZCKHoKJz
aUtRAvjMIZCMpodQmsJiICJxBiARI38ZQ5YRpwOCt0waMhnWuyKZzi77QQvQ2JqARClqED8E5qPD
OEtFnx2QE5X05U82DHTiy2Na88aR29cNP+REd3nM+M+4GRdwxquZSb6rM13QttsrtSABaNPIjNTg
9S+x9Qm7i+G3ix6sH/KMy8NnSTEiJ3u8zP/4hQTKZC/PdC6KaORl1Li1YhhvrT1Rm4SviCpbF9lZ
RX7Y62SE/QT5vut2vLU2wpMnJwnhptlrxTom8RVAEP6gBC0YfKCGgyySgAfgHwNSGjGXUtSbAEUw
UBudVFsnBm4Avbrug1y2wBtOUs8mrIa7ngweQAK9PjiUL2iZtt0hfOuzD3ZChbtaId76L9zWWega
UW+MFkrvjR8FHZRH7KXtwUBPdiYmCx3Nwd6q0xiGGWV2siM5L6EVuOfqias9CMugWipy72qN1DJJ
eocigFMB5t1G+h+SNly2/o3UcnL8XWyUt3hN/uxl00dwJL1EqUMdYsAL8uny+11X+ouIVWC2C5Pf
R2Npouw2rn+P6IZWxhxQx5T1OMITCW0QEzLCkpcL3lPj8px/K4DnsZwa3XrEvNUFmv72u2lL1cD5
JmMN9Sh3jEpx3UkVgzlDa3O6gQLz/sf66jvc+w2uRq/h5o6x+guz8luq7OOUGwXs+nAc/GafX6eg
Ou7CkgT7QuP4DgsxhwBgnwFiWDh3JcRt41BW9r3gJ6WHMNt4cmVq/UEB/c4WxKYsnJrp6/vJn4kx
ihU+Bq0o6W5WO25dOk09NRMz/lLgAtzzgiWFYWV6Lz8YrvxOQPLmFqq4P8ciH5AUCwI3EotS9Ib3
C9blt3moGKzuoR8lqR5jxZqrbM+sWN+qKJFXtwkoQIalTYALvzuz2XgS3iBXZFvAFUuKzpDXEU0p
pP/hRmN447q4H+QtqoN0DJPYOCdbMtl256O6xLpsZ6T+FhN3kzUQa9cC+hXjmjPy4cQLfTIzCmVm
y7Gm07NxUu9bTj7G+6fYvPl35oHyoZJl7UM1wZnzosDPLtXbBa3pQE5gHbnuZJt/U0/ZDDkyOf3E
0PFiYkMJrIDbdklZYCjcFYj89KQO+gZyZtIzXkq/aeG7FUmUFTbe5uQg3DVzDsuCJPAkk/ZADwgv
RC07bO+epiVsss6ZfYbksDsNnqTegyV6ZA6ZsgEn6MjjQnedsfu/tBMMlcjDviJp3oJScG6sOtP/
9XswIhJRiCijcvrUR1V0UHj7cUdiifkTvrqXBt2D7EHXqDWXeEmnHOiMCNTnWxX9hsq4lyB/pZC0
7o7yKDLGO9gw4v2rgTLz6MEScRminHCA/D00RbS1tkaYGl961uOoatLIn9QtfG1MldS2KwsgV2gP
5Zu3J2FieV3LuOu/evG4U9qQ34CSmQB3KobvC/N0bv0wPl95Ij9nc8JhIkRhW6/Q7PXVXDPaP+XC
C0w434xL6+x6Tpqi26OVycWjSRLmdiTd9zaobCmPZ7GNxsMpFYlPNR03jOorYvPB3/AZngt3elHP
6uHMFk+ZWKmAid89rZHjBIAIAbojW2m/JYayY4joTr96fnA0vCI8KLyCKC1GHqVvXI1S1TzDxojZ
TaEd+y5SXzhlBx5Cpxwyzc+krgG6tTKSU5kkRIOi1gXen1ZyzszDEuEh1B9LU2m3WGlYwKk03ulq
MRB7LtgjdMINa73Ny6pWVxufJaNjqJN/w6o3ktoWPk0lzKvU8ZXBhaDdhY98wcb+xZTR2fdMVVSn
1oPMjydboW/dTYpEJPTeksVcZbSC5IslmShDzsjduEIHAkD4Z1WPK9suXKorgfKW4PegkNucoDEQ
EsR+hMlrLpGTWXT4OjhvOTTZhN3n0WmhQUZL4EabWHYBkAVR/qugc54nwvSLSyDMZoQ60hbLDolZ
RZN9VDhWCL9vntxkG8YmNZfWl9ccvRzfyslqo7ImCSm7q1CDbaz1EBWAYocGB0nHySlJeXJiME2R
xtT8RrE5bo0LYTEVcaT/QZWEtNlU2cEeYzXMfyN4LXh4NR++IbWv65NgTd2XIIUMu740HAYhLFAo
ap9FhRnHWQXtse2ofpVbMpo2XckmRD14ZaLQm5mKhBK2en7sPkrbW/8ZNbkrsB3g8lFu4kvCHSeX
w2pBaNS7gJgXE6y5D3As14McIJpgW8wS/z2/eUlbjPhZzAwZG+VRrwVV3mQFXE7ulQrBaQZYIUxd
kLq5gnlg4syOxrUEPTkdH4u1I2wKJKDqo4aAj8IlsK8b6yhzT4eap36NMMnnIiJuGjNNnh3r9N5t
6Io+UrxOj40SeIA+d8XUVJi3i//xdNoxZzGMrOPnJKMS+YiHpP239m4D1CnrXRf54/RCK0KclLNw
AzWeWHWuvQ8KjKaqwV4e7wQ7BDQQtce10zwk16PZHogewxQ5RTdQQXURf5Ig8n9wM9C8PcMmRj4H
hIajF24M5KGwE/bLWbTzmolB87nL7lEGGq7XKaWCCh+iXq1EclklaCYJrWRZBu4ftoWNUXK0W2/K
pV//ug8WpMqtD/90Md4cifpPAkMnFKlkRwhZtxmUHL/0H72c1hOr1WbSapsFnc2hMFs5sc803tqa
k/rk503stS/FzagbtWcjI+sOxbmcVQTJhsd/mKnP/3oVDELpHQI+FvfbDbikTE6Y0HezPidQ/xMG
4d3V4rXzRkZA6hQFkUd9P7shYT1wilnKj70lrs4qOzl6mbVQTLWxa05aYXCHM2rarBbb6NIo+OEx
AJ9xjCHcQG08fXktiJV1tK5hTPQeaKDbuJ7APnNh21VYIBp8U3qeBpEIkolsQ+nOh7onerw0sr4X
taF6NmL2Z0ZLwLwOT2tIwR5YIf6bdq20KRp92VLGJ0ciMK+K5Uvp1MQkhTDxvtvefmtAGqVIn3cJ
WfuE3ZRG9WEimBS6mvP+6NDfwtYB+2jDsJrFVP+etMe0hIfKwH0cqqVcwzlnYfgfh1WyjLeio+zf
E5AchQiMOxWO8Xmu85q43amEo/LRGQCAWmP+/fIzX0Pm6zjvTwgL26nRB3S5qBhYGxEQuxtmR+UV
8D76eKATALDGzPreU72GMfcKoGNlhzXDQVNDhJWEVvOLbiz6fWPaJ/qXW1IkuaTwoYMnoinoM6RJ
Tg0i4SZOAKLlI+WfaZg0jA41T3jn6C9XxA9eKz9ruf9nCZt4HCcc8zfV2htOSD2FyTFKj0ZajaA3
fz512gCfl2bDzXTaaWNQLf3i84D0bPMkNruBIfWQ5vEF+pDeq8cduIttRHIvGTXlq+UQcFUwWQY0
uvgj44DlTQA8of9lZCDDk8Qasz5QcS3dP90TueMbbiXSwKkY9+3qxr0RSnnr0aV53ILORi3UXMFt
1bn9D2MK3Eq1PyiGzh7SIeMFnXeOo+dM6IT7CXFrJt5HYxgOkDGh4QOw+vNcQUXRIki1EGOKAwpE
T0K6S+v4tOUbXdv4tsPHKSnAuUQjWcTjLkc7NxcQdv+pLnhK3l1kti9G7Xf7SOHcm9ixeJrlCP4/
zg3mNslf/yyGSNvPXV+EtUd+gbucsz2d+ZgClFfhliTaKFO2uU79JczesEdaujrK5JHdobSz1aKF
QKzFcA+PIJgCMJvh6FTjmlMBGFHKNLOpqZ+YUZspzZjFK6eZU8+mpxFixlAY6voTqht/ZtOwq3fc
hncI69Gt9U0WfFdhU4MqeRQN7GTEHmIXY4hq0Sd8FLiKSnyhxAGO196JS1aa0yj6hQeU8gxpU3Y3
dvM5XyIRmM3jJJJPPaYuY6oXUfnW0AcAL7+277T1Rp2tKhn0fG2HENSRQTG0uggAkNieMocpCdjO
aMStLL8FyHmK0hfuN4xxQu1tzqCHUvV0fEOEzbhWKgrqXMF/G1iC9M5K69KS0jO7jIxejEgBq1w6
VAp+vWQrAIyxzewSWu4eguLXZr5SQJXxneG9r8qWdv9yrRDBDOiQUyGPD20gLu2+eNGruCgky4ih
iSX70I1Z2wSRq1zrIZz6jtB/NqZ/gUhG73cOVHfBjHVYBL1ihjedj99gN5eXV57kRGG3+nYjQ8yB
7AmUD1PXn1K/T5WoYyNBLTl41Hz/6+foDUYs+W5TwbNfNe7WKIodAqoV/Y0vGfXeHNZLJV+nMkNe
FmXlm8SJcEOGDU/ir+z1BBCmjdxakz+ej2vnYjosknHP5++vs5srOJ340ERFU6mttICj5tOvVUOz
J/vwe3uI5Q2D4qVm0dxNvq6ueSg5Due8Fp+h15I2mVcA3xIsUVv6cuZXOTW5ZU3umT9/Fbm3T0ZN
aBQ023TB/kqSnZggAe16iy10YqyEvme6aFwdRrfI+O1TPnVMyPs/0SEWqJ/HphKIBp5r0Xiop3K1
KgcJSEIFnruYazUXV9L61jZ9KQN4z10aLcGzv8YJ/PUYs7o/GOgcGTu0I88ttcOSeSYrGGAc0oD+
hLaN3lGG9vienzOeVesDGoRJovrM1ubEpZ6I+UWRclbaxb8EbPR5Rn0LWtx3VsbFwwbL8UXDVxrb
UP/gXuylw3EOQuQtfnDIHA8LGc1yxD0soOyBnTEOjdCj92bBA1Imp2RbPyWtaHONUTb/FqFfm/ML
vqdxrEp5EC7lveqpQw0fYBb+9O7kdhFfTmA+UOJ7jAOCXTEL98uqHwdG9QbCTCWpNJ6nKV8In5Du
i2PY1sbWLNv3jcBleeicp49vD33dFyGjqrw9HwSmF8os1RpTC/86K9agM2466PPjN/sF9bwE7ZXb
5RS8GI5qMvrIsR0P6/ltpIF8lUqG2g0l/lVocLNn3wY2LXjuaPA6DGFfSJBHja+Usc6QboYq0dJM
ZvTL8jp3eusr+bwC9cDsorsRzMc3TXITdmKeRFxYzgFej4a1xMK4pvM0+hF/8OiLPx68Ok6XJ+ED
OiqJHLBPgAEJpsbH7ySgv5TgrK9h/51i5WLtf1QB+aVuQ18y6WAdyQmbGvMwzkElQ6G3l59LbLSW
f3thMPXxq8J2Z/iZXBl1ev9mwmzf13DOGoWF86rWv/I15KmN8AqnZtpwIr9iukOJuRe3fCox4OfC
cBiZXN/O0vjfsDJhPJG7fVz4TDsI33IFUF0APdccj+Kk1nb8e6VZnteBCA8UFJu5fuoPcMTri8Et
xiVz1o+yv5LhrhnyKJtQp/f/xAVNRRIkHRHdFluPR9RQczzyb9C2+K+6YfW7tyrKqbrncn2t1GDs
LQw5avW1rk1uoeRifc1c6G4/8VyOcN3eG1o1AuzAUN/YjyBjYxMT/QiLiqyG8ToMuuLeINnsxW4J
SvlNIDznOb6tU5OS2H5eNnbwYjZ4pWk/SvZ9eYoT/HSNtPzELxSkXEthOGRWNTiLF+J/9BJaflPP
5ynh3CykjBHfoKaYEBTydJ72xCXa6SfevLj6/2ZGG14/cPH/WBWa96/ktxeCs6VXLWD0/q5TwWaj
Tq/SjpRSPSQzLm8rjj/sj66Vi8/7vbOaVqHm9lLvOr9R/4NggrKUNJeO/smMH73IbiKdr0Uy8z93
9ScsLWWmhfNNWKGVQpXX9DE6IhG6ZU2pvjCGau0PwMaNPR84vUhvRoa1Gj9UZN7LGLVk3NHyukw3
kK4mVM4yp4Vl8EG8dDByJP1DvApxDhcs5WlehGDO/EWM78dIC1G2xvwWBTrps7Wifv48SU5FPIlD
03QWvMYLOFf9VM8rQlE8nr/Z+fxBbaaFM8u+xuWGeVFmCopXay6cYvPRlFyFKTY+xcDfA88823Mv
Y3sAkYuCKyHl7LUphQYNRjbZ+SLY2bc9hi+J16u3zBPSdSNBfW4UX7WrCO677VvNEMe8j9OPKr+O
b8Nh53bqRCdmcJXsXCdN2ziOXCtRDcugtMdIbg0Yt+5gsyG9CtCxWl0lB+I1MWfm3q1G0ZbKBxj7
BVpm4FOQK1+SqMJbezXy5KAVRdYfECWoXKVMy5LWOorpyAzN0GIqO3JihiL8xawzPsImyhiOhuZj
U3o55hTK2Osxi/ZjjuFS5ejjWSRN6Ru8KMNXjM16sbD6s1ISxgpmK1YBRDjhYy7UsQ5rjQ4hNjWD
G5uDxwFkJ+6bpGNleRZGA8ZXONu9vFOk+8DlK77B8aw632FVkPa0rkjbuvNCoXKB+aQjvHHLJi7m
9Yj/5xyKIujIxRYCkw1hjcqoA0GJFxUTvx9fICcc8S0RAr7q4wst1Ehtobtcm8a8XVzJBIY4zzcd
ZQq32rQtcvPTqI4GFVRxsZVDcpJqYuGXt8YDQGC2Q8wb99rrgnJLgca+3PZWxaqeCCirvx4jsoSH
mfmlmfE3gYy07uG5S9rvpjfJ/r6lBkg00ynscp2d+9uLqIC2bwMWQgBCMgzLWLn5L0ERI+I0qX1J
z5C5bCWWnAIKbYcwiOs1yQEHipesrJ0iLLW0sy102OAKJhm0c4s24elshTqHTuxxGt9/2qRsISBb
aF9Qcnp3jtxJUzL+8pYZwsQHebFNWVvL0FIgiK4F/SFXN4SQHCKncr77TFt2l15F89mSchO9d0un
9C0bMwxVr3S5m5chQQE7mkUBOl8SjbvOQ5Mc+RAqfXblJwZwH1GVVqhF5Pmrn2rXbpEhULj8ug/o
5BMzWYXcWFVi775z7R0r2IZeftUl+1S6smwZAwWBiBtFUpT03ZGTncrUks6UBcdulTXmllE3Mx5X
sybq5G6YXIg/IWiyqLwuSpUHJmnXRL0aO5FfT7bVwUUhlxv+kv4jF98thEO5u72jNlNYbjZsFqCk
tCjgz0/9OF7UUU+1Neycgo+eyQX6ejruBIG1lgBzzj1ofx3nCAuTVPRw6g36xqmiT3QFEf3Fl4FY
MYr+mqkZckZTy5e/DfgGR9mX/kgoKw4D9MMliM/njQaYqClfWwI1tenSQ+DLV6aICxMXyMYm0IKE
jm31mpC2GRf9z8sbDbXvE+lGN/oe9oaFE/ZksHWrrlwGNJGm8GflGWiAbJPYbwi1/Xk6WWq6BqUd
5brfy1wm3Osf1SPvhf2TDUE2JAMb0iC4TTAacdEIaCoPIRkeMHoYJUwCk6CgyWhA1gR0uM7tYItx
s9Rt4LqaSEZ2b+/l5HBzINmI1LoiYRYwccJlMnsCYTuVFQpzRs1Gby3pG0LQFOkaZ3tnSmrF6sM6
9Wfr041K0I1P2TYVd+tXhCjT7Kk22uz86huz1ASJBu2GbiDDLCdXgHwj8nndFFBTIiWZOPRlOWLb
yrSRaxg/HSsUmKm5DAw8XwmQou4XYhhs08+G83jZejI1gXkKrJaO3V06tIPrVQaX4PlNTlFLusmy
ntgLfCA5bo2JsCFyz8v0Rw6a7OJ+RpizySt6jtmEYEc8cFKNM2TRCVbflZiUDnaLO9Yde/2HngJh
D7Ud2jZ5yw/a1r6Bb5lE+824b2Jl4sBDoxijpEt0juJxJuvXHaDrk2PoQREHorFw5k+l7BSHVUQs
iqYy/AHf0mw3ZlLf+mOxF+aqW/+vXtxVtHWGzt2C+kOWmVGPd6k+PY4+7IZrB+/ZkXUm9cgjfhD8
Y9/myQkOccGqPPr49mkoHxG8lUGrYVP0Kr4GkzsQB4+2HdYGr/TC3idYN726zme/9W2sFGVhmOd8
ghRAg1W3Ysus26MfBA/si3ysEbYsuVpHbZDw/55BFLJDEiHLlisnfw11X5Xgcare/8U21cI9A4dh
hdpWVIfzhT837qktZ/zcaGoonkhzvL5tEbFh43TwX7J5qvcwz7gubbPprgOwwO2JUffmngumvR22
8JiLWpKwUzNzOJwxnn7LSQSdiNsnusEIpHcI0KTO/uox5WHTIYvxgqSbnn69idncDsEcqkGdTgOZ
X01p6ripbd+05+5yDFT+qQlBRcdQ8cEUUwslh91bMncQQ9SpInbH/qXttkLf+LI1mpNpedX/fGLO
CxMdgMBAljVUseAyiQtQQ8KupaP3rlH0gQM8qPaqHWAUKz9YztmgrZEWgBOd4V0vqV7HhdO02UaE
oM3SpjTwojTZ1hr9kpuF3wvg2xi6VHhOeDyWCvzGNHAhS0UCZghVXOoAcByQ7CMnDoDtEGD8hRJR
hqIML1IxcO3M/aw0n2bI6MSmzt+LkMIKicIyYdEZ0DCOl3tDCicQ9+dT8tpoRtxtOTq9oev+8NDN
SzJxz/i276tLkFJ3kbyDDin90wSvSA35ygJTengF6sgWRqL9UF5cZ7QgPqoeaKwJZdifWh8GgUMF
qZD0dHYV8M1vGt3yTbiSnAb1tUZvL6JwWn1RWnJXS3UP971hJRQmdvRbi7eVWS3xd9/kxfLUkOIT
BW+KRNsrfjNc5MbcaORS/CXtRTPDOmgXiUqSK1bzbQqiJT8I9DsPl6r9ojcBPeFp1SLyGreCBrr9
KRXcKyB9JEVMspszaHU4UpfTObY0vYg0Zjo1grg7DHQMADStgHwFENEvE5msD3du/4ECkHO0C0uk
mhiEeo4F/6nGEJjH0EnXFCFe1QIp2E/yKIKX/cJfa0PAE/LlByo8Z87k61SXYjYog/yGdABswtac
VNLvbz2ltFFVp4PDaKuowRnNArkuKgpDUhtpla9zwh6QLua/3EKBXCjpQGe3nazen24b6EZOFWd2
PMHqKTngLatMrPjrVDM0imPFUs+h/SLqQimbTVWtfca7IX0mKOR2WQEnXjPsXbRb3cpay1t+ak/8
9doKpOPyr9wWCelOi67bBMHy7P7jqVjm4SlWodrU1N4JNtk/Kk8qm5MO1RHgdQdMAvA0x4UKTVOX
D2CKGe4qPIJSeSvLzNPAjNrcKSf9HDnkl0fb0Eb/Gu9Bfd/WLCuyAEPtNIxSUe/BpZgQQDj0PalA
/vvPZgyzmZ1FPvbbTGSJCADaRXqIVwduEJkiXVWKLptl7RDGJLDnYBChCJhMXn3A0xocv4GtfTFP
og6qgN+15l9E9C3eXBSuy6vVt8hbulQ28CQKFp1spGYxjm8tilQ9hA4PJj/ldRKQ5lBaoEODfkJW
69AtZvdBKOOzxHcc3ecBjMfi124OUOxm0yVbngcMxzDicJSoqW/F/SlpFu7rptwSCbwUuRrj0fI6
w+SFHG1ZCvtNNRApHAY+UaA43zL4MzJcVzpZhVMyOX9HR4byYuWaIyiwbkxR31YnU+5Se6XCSMOo
Q8VQyQ/6E/93dzLSnGWK/cRYdh0UrCjr3l957/iTpCp7+acrlbHJeF8g6P6H/QvOk+lrilyNknNa
+RxHHa3PsIkquBmL1PhOiTtuLwRWSAN/JdOog4i/bmBmYNnA6S4Ku45/cL1AcbADXTPNrAnYBF9D
Tg2ochUNvNRMQUjUqsIMncVDBt08nvCm5cdrFjR0mutIPPtWlWbc8Nh6mspcussDxWJJdxeMXKBT
4Ek6t5/0i8b0aJVZ+YO4HRTBDJZkHNI2B7wUBFPAgHr1FfNOWi5GNHl3BLaSC7Boy10uWzDiRh+V
dP4oJwEe49TgKSR39+MWb3R2Lq5FQOBrwGTyb6boWwIp5OYwuWKfxQghvktCx82Ew2QrY46mGMyW
RME6L8unx4fCMRjDRQBhVBn/zpOutRAoBorYxm5jx5zRKb5y0oxYB8z2llmL8xKxF/wMq7eBgL4Z
XHK76Yu1A6cIfDx0cdIC29umUFaAquvt609JvvRJajbffOOmzw+3UmCDDx9utOtshYEyhaOkonaV
6Ql9EdLHnLFF/eEGJcPoDc7V49SwirIJRmbWHcWj5QNXCA0nzXaB7r+0k+FrZ0rVCEBtr0nkSDmu
Qhpmub9VIp8pHfw5pzbS57Rkz/IYr0ygXXcVqAbW8zpIk+sJItSsskGxzKLJf71bnRYRDxS6Ek9S
sXshG5Qz4kpW5ZpBWieITrKeGhrT7rXWRf8O/6ZKb7zlSFSDcucosVQkwrA11SdS5jp5sv2xjc+X
ITMYZsT8SBvSPF3mYatv2KmH580DC2ogd+nCsTD8YNIUTKAgPbc9/805bwsF0g3/EkrvQ44GUEhi
1YfGVIeof50MWCe7u0im1fkFQrLn799VStN7f6+NDSR0bacgSRiCS6y3gEG72So7VafnPeTk7csU
FeOzISnFu/Nq+BuKGlEe3dDsEKQM4c4y2ZowSXhiNnOIQtf+P4O2MvbNjHfFm44WLFTqUVnQ+R5Z
5F2510mZ2Cdg/ReKAZZvVHtN9K37jwuSynf3JKNCSLqK5mH3ZA4h1PVwx0++Rx2VUBG1Ate5wvbe
vv8lCqhM4RcrmpUGhWospjg3grSin7CM4Fwo56IQtrWX27L3Sw8GBB5FmGxsaHsp/zyW6Sih+LPv
1D+KKKFdB99sUuovqT10LVO8tuC7kguJIQuhbbfEKVTofw7SXKaQXrfND0wjoMwYg+r+D9B8Nvef
WFuexYr5wc8QfXa5ZU9zsjD6rqZkg2Sc9H/Lb8wyIkbWoy97ED/POA0J1Pc+zqqPlcksE+ZxCwQL
1MLv1VTl5cmt12aw9/nUdv9GgE3zS/qhlQ8H9+pgKDyOTRfjU/dFkvV6qtGaUi1t5ZvKcnDCVFXI
qz5wN4kibPta4sxzw5sLg7CMFiZ5ffqvpZxOjjYWPm9PX+4iUIhqK+pofJyvm3riXJ6isxBDpSVA
untrHP4FWKTXhWa22CAGVLoK/z+LMSHc2+ZqvXSTg3VG1LyrNDQVEme7/P0IRsv05A+ZLJXvJaWS
QYOlMpoXKayyczLBkKoqqO5a4tf01uO8nSG3Ufi6vlnryFD5Y8x7cVjOhDdkJdokNaBblcTvha8W
APURUzkGrju64zahBNseFjT8r0BG2N4+2ghW8m2bUPiCZqa+0omvtJn+htR70TaeVQsTaJlPOxdv
2bwvfnA4Q+uBmYaOy71a7DhVmfgEJoGQxTgoCfykClrAB2hMcro3tjg3/9hazeqb90PdkAicisHQ
Jfsbvt3s5jR5Y6FBMGqPW1LIrhT/XeFRd3YqRV2XJNH16jS1KQgzZ3FADmMwYT6i2+nYA+J68J6L
MC6FqH4dRWsLNUQe4HDCCfY5d8XesTjrdhAKGNobBDZctKOGeUKEpxCjyD8G3K8agqDhLyy2KLOc
U+9rARM20ZMspyHetKqiJ/1foK1seO6lmIMAcU9SIeexqCKW4KhxE4WUMXU3ODoHj6Nb9bKobvHr
//jLDiIYYaCwWl0ijLhXUin8Xfr0nO/h/FFTwTM2lHqh1qjudTiKfko/ENH/skgDR/XKvNgIOV6V
F65rRJj8OPINQvLBuYjpsS3c6xmy5hOC/7NkNZ23e2rxvC3nxMohAI1Rej/CUsrxONz4xMEgNLIF
aUwSPdqkwGNE92h8BaaMJ/pxWBGaxi8WSMgWdYdp2A8J12mB/X1nTv4iDkMeVPE5YsG+XQVhphIz
PEPbo1EAOfdb1oLjX1wuFIXg0TnSffDnwaUPCS2Eh9/XV4uXpTiutF6Klx8AfYQaLtZCTussHGlp
sxOs/2kOBSIHeGCLS2tqR100RSizdUXdxm22hun59uiQ4mf+xzZz4Tr58eTCpoWBRf6vSQN7oro3
Ab0Q9za4+a7MCoJJ2aYDLMd4D5hp6/RAGYmcMKpbgSXfadvy86Kx6WQWdawkzWWgn33gArHBHv8/
42POPA4Rf5nZ5FStTfSCw9WDIW0oG0sBj6bWiUI/9f9b/8gV0zpWCBzwpv7szIqYtPZlkj5/yX/U
A45pESB2YH4lbQ6O1+C9i6OibKIQDQG19bJXTl2ECEalWq8/t+zaqA2NrRuCvDic2HqUFkmnIpq7
Fn9KHajtpVOy9JNGjK7cifX8Y80bUwpATX0zObBBIofXv4MFwgXQmLzCQXLJE53Bu+LZaCK65fGt
y5ePcGf/aUordp8n2BN2C+YgwyDZawqOyHnW7cCiVboNMTfC24PmZED6cEbFqSHF48kCuT9uyDHF
0G2yMR+/fa5HM5855FGzOgidqi48Sm6u7lHWOtd+vdsXA0QsXtyvXlG9qxUramkYXU8rM9i2TZCV
7S2UJdm/Z7trI70L/pNFfGGwmwDyib5jXM18wQ3tJuEFxKdRLCv616TpJWtXAO6a69GX3VIz+mso
l6bgCJQ7U3uQ7d8TSruIFtTNAEmtn4k6FXLUu84Qx9ei064tODc8mYA73K9fN2KCpnXCbd/wAtJG
Ln4NPU54dcZaOoMPzs/AROvVEKxb1zx0ndIdmOK5RPbWvfJMsKGsLMOwdbbBC/Ua7y5aubi1VCZA
PvOPK0O8N7TZeNIOS9pCIgxwDJZ0+SgFTeEKiQEseHMsStgYWTC+FMjf3e/nWXXQeJInMEMh+liE
XJjtqIFtmbp2ale8uU6rl0j4Ec6LISxsN8pfgdustaLDuSlE6taqleDxEnO0ec/XB3bn7ebQWG5V
XIFavoE54aEO0Y0+/ryRcD+TwfUdj2NTrSyu5ZHGVLNd65u43fWazkNj4BxVepZ7A92BYB8l/HfO
6emwKDsit0z8XZHVOsHUyW6hSkxPJEF8dftEYzvd1tsc6ItP9I1bex4EMBOXO9zn6rwaWSPMibaV
smX6uycnF+66D6fn/67DPiL4yP/FxSsMMJxSWwOZ//eMJ9rRiyVGRrRD2rO5VRGmgaGe+xWH2lq0
ya915lIMjsNpd7v/PHOjItCYs+MrhjR3q91ivVCzZbeTUQymYs+xFDaxQDCrRbVA+RSDx0agh+pg
/3kO1WLR2sEI2kZnWKzx/VSoT3AcJHbZ9SgoICeP8CPG3IoZJBgfwqpWKsQFlWetLTRjwU+VMYtn
b1dS6yDherFisd8obD3+0tvvOejrDzIRQUyje94d6OPWLY1J59LXor2wEA7p1Eh/GEKMnMiQsiu2
3nqWBsmRaUU6cEnC+4bBXps3qF3VMK10MvRapoVFTddobOuuVAVJ816ISmmDPV9YAOTAOSdHGYMs
zYtIvbF6TdZnbid6EHaXnxEvAFH+Bn9zmecI7Q2Im9YKPo0KBougS1wQmu1E9DwAZAA0xNJGd9Kl
bTi7g367fIwBUvgIwPh0VXmBo0dAHO7nhtvgzLWtVDsnHynI0TBRJAGVP+J5vRE7iNM2Guiv11VO
U0uXIDMeawmu3Qy+rd94EWBTmy4eGaUuUrC+cOgQpMBmgBjAVfNJ8lIPImy0ESxT9RdY46NbYOiB
rZm/3fuNBBcKiGCzoIJr7IznvtgfYpx7BL2tRIGxay1WXqLns71yvEMQC44MutnlGBEKAmaaVw+R
muuFRVuaKHAkIFf3C/qUMWry7mIl+Xc985JBQojDgmFObPMomD0ifU8tKCfCPeXWXHS0UtSF2XUw
PzZyx+0I5zbih/R4Scgjc0jsDXFRBItAawBqWiMJWA5IV/Id1t9dZsrF3M8kWPCtKvTlTJW2sCaO
364lzT/gxpSRjjUfGexP9OCNhcu2+cVjlMQPxewNwrAeVfQUo/0srUIyvK44nQkwqowWadMH0zpZ
CG4lyhfbal2cd7vX6aIpR7HbCO7YzlxADuMm2GpNaRdYvqUU9JekeEblF1zUpK4Emvv95idD9k6D
3wZflIZu4poKfysURTEPKa4ngZoEoo7iaD5F9SGC6IlI9SKepCJ3da37DocUBO8o74yMRaH1Uzcl
a5rWWbco3ZWK3FYjGAHpVFSxjF8agbrnPb+uzzPAEc3Hl7EPIvvo3N19Vgci0qhIK7NOM3vF0qYA
LJt3zQK8nCWdfANX9ENc9UO+KrUX44ZOFuhFPEL/2mUddrLA5DQ1FnNqHbvA8Quf0/l/q2W4TcU+
vHWNXmJlBA1QNrrvfmmMUfmzTHWroyvx6lg0aXnVDYMp8pD76kZSqS+gyMAUWDpv24P7jLyNkvjj
ORZU8j0pFpzHluYdXdYulgeJPDc5dbLdT2mj0bnmm2cj3HdU+9gpviZ1LR6FtC80WIUh3v+BKdqZ
X8ghSl+pFhhs+zZu1DHJ/uWKGhbQjvZNK5lrMGhmF9am02iWLlzA5mJoncZ888QawptB+knUs9Ax
cFkY+rXRHj8pl+ei6FDz89AZDUKU9miP34hUrMpdOHLRldX1toFWuiAxOKHxLUxgT7k8AWjXEIoq
LoG6OlhGQMVllSJO6IDTNA2orIr9jYqoOnpaeWT9rLBOLhWgETFe148oCWW940/D0EsvNKu/gRUy
jtiI2VokEH8zBOx8dmIfRACsftVcv49cQ4FEQQ64nGHRnfPMv6kbzFZa5J64QLnXMIBQd1yo/NMe
L3ynvVB4XxYostBgq0izf/LjTiwVdRxEC/blFlH/5M3SUtn3MFQBZcWcT455AHmivEfV9RIpg8k/
KXzupuc7OMu9wvcJ2A9PMBOhmtr8vuA6s9B48JL0pIDsKi8Dhn2eabj7NJWkovxuVvp8YbnTB4iN
NL/DM2/8ouIjZwjKxEhQfO07rACX0kxVgv02LfHfi7g+Ee2X7nJVXeHyG2DGrI5Rh9rBBBQoIarv
4FBH88mdXRGzCQw+FhinjJKC4pFi13RHJCCi8srU6drAlQOz2YG8+R3/GvAz9aGT7tB4VW9RcFV6
UKQ9bFs0YPcnhMOmFaaFExKo5mWM2TSn4JQv0VzY0O0+bgdoJFmEO5LHdIMd6UJ6VU6fSM0NV3Kh
n1Ks9a9RAm1721aQSUW6for0R2mJP2cH1hnnynRBQqq7hhsbSYNdFM+KhAK87dEgUSEl+IU0MKNc
VJWk07K+t48AzjgsjxmjV+OJXBL73UcyFk5d3F1xSeqSbyEKafCmS/TqKIXR/eG9Cr00GyLOUmWK
TiG9nhz0Oa0atKRm43Z+5IRzWFgj3GufV3JvCFUF/xfMaDi/RpxY5V3ELe2dMLBIjSOfN26HDEVM
91IUgYXPoW8inIaz1E/4W4RsvKfs3Any74AurriNe1QSKbVgtUkdTgZ14qVjn388ofIMnvvlhWa6
5ddyBQICY4Y6KzWOzVXfEx7B0jzjW2SJRjNPyoEyA41G6xdOLpLvSqAy/MvxMNxNLQn3fYIk1hpg
J73PT1EsjyyvdZPKXpowYggDcSpKh8GIO2asJ5x5yGicwSm1MGU8tQHt06jXelbPF6j+YbIE5fo2
5O49jRk2MDQJzzbpmWskk/UaXPK4IOUU8OPqnnUymg8Vg7n5yWFwo6ujk7qZfgD324pySJZpHGPW
j8BwasaQg4tB65PT9KfNlw7tlvnhuAnfecVz0K1+y99/WBN05NktdARfCiMDtWnPYdC8IKjlZ8TB
wReQJEB9OAEYXf+jqRqHxklMEar2ryjeNFxEgntXZGb959NF9NdglrXtcun7+pGOshdNMk5NXk/O
1+DMedq0XU7ZhdHrLSGfgBuiyjsPMGbWLv7vbxcO7MyFs0q9d2qyMyptH4809lESlR3lkgiWZSpG
yrct/y/D+sWhC/57V8UYxgsjjC4Dby8up9dpEFNkm6pvDdMehL2G07Z2Xzc4YxEdZMIGS5PPzKaM
geljQsGITMLvMtpfy4Um6R3tVh3qAa4dxAPkqxcJUtbp2CMu8YmRQs67m80jzQHvXu+OhytTKac4
nPfIqe9vMfPFHU2kLU+o8JER4gadbsIG03o124B8oFPRrH7Snlf6F3Zi+CLbm3cwH+T9t/hUJRm0
u/3TYd2MiOI1PCykr6nGsxFfQjjFiyDYmycWNmTNeeo7C/0iA/OLy+3QCNh6poyySd5HKCwIHMTK
GD6eE6b4cjn01coCvrWC4V2MHCSjIGFsvRixIsm2y+9YkXd5uEwkWv4ycFnP5uvs9owM2DlnhS8x
fhAHvhIv9ogBX67TRf8XqIpZ53FtV0digfY/oTh164bLZoT8MiNAotn63rgwchN8KJ8u3hcsA92k
80ZlDPD/G5PaPPQR3ImJCWkzm5Y0Cm4KmsUMsQ3YtUhrSKUZ18c0qn/rJAB4lganX+/gUUeNjQyE
1jIq4A82CPzgyxtUzXprw4PAKpqeHF3cApBk5L0GZY5jmtQwrxEM+E1TqAm0FZqmtgyBkaGVRtJG
Dv5JsWVvzuzrUYmOb4puAdlatVQrX9pUddBogJMN2Nd86PKlMOG6FLYqc6c3T9TV9jbuG57zluk+
as4tmr5SU/XrfykW2wwxc1/4fpk1LyIuJXOMm2m4QT9eBLLFOG4sL6a97ifTxQZRfY21OSwsaYTR
w5bi6sAGc/MM1ezK0eMyVElnLHYWG3MhYEdcEveZyLGhG/ZSZQWAoURswanCQZXRmiqmoh3hRA76
xFh/Z4F5Swuhl2FjmTHpba27u/is3GwxJIkCWtWdazvcluezKhfd0gS37bhJ/cpcJfhWWcdWIGrH
5pbkJXi4CMTKvlljdO8vcusduHsf7IByBEyK0kERN6zN6vUlzgYXCsy/ph4SKNRfTP7idjai0YoB
/jIdOM8TJ/2/XrJWdxjYcKGCp4U+vlYpE09UahqjDydQys+82Hz9lpQzj6b/piULWL6gMLnlpuVG
6L7NG0rDKAM4k0ORww58AukAmFOj252s82MqKvuS42RcEhhydDyJ2B6nyfxzTHeTqXRHTBsTDXN+
EV5QdK1TnnCI14eNY5BrBkdr/SQF2gR4YxyegeubE/geEp8zVyn/NX8MumUP4RlAPI/w4tNdxeId
PEhwHXp5DZrZ7aR4vAuwHOTJeDMGq7AzTm7Oktr9gcCeu8wE6gIiOQz5juisEvGphjwmQKKbasa0
22aN5U32WYM8bTTfQl92QbXAtQFPn40QUPM5A+QPZWEF6ccHrMqyRSJDmejzpOr8N0DDozP+Kr/1
1sHGxh3hkNyWsuRcl1kp/TB1k034w0g/FL5V3f1+EZ4Ju/jUBl9Vp5EyrJvIkPczghQmiQMrFlU5
WYAio+jqWgD2bO/nMYC1v4vcnO4/xZOlQC2HSItVE/VT5auHlvkiPFlPmUHHb4VeESCdomFWVwat
+pwyXMLfWGKA4B63sOFC08hlkFA1jIgjG0evkmSiCtgpO0cpsPYhOBHO668eYZmfynNkS71g2f6D
nvl09SyYt2Cv/DCm7feuRqh4WC5l2y6JhvtF147tCzpyAr+ejbo5JPdSFV90NDwuiiphByMtI+ue
GURkyMJLniqdYAW+lhepzNl3vifKGHlzgtsdgoJ1Qj26HNpFy0VMJKJqw39ReUNQ77wRjNumQWr1
XFYFSHL8Y2QT3iJ2HC+95v8Y2h4lWn24yv9AATNaK2CcgIUGx9r94c/HlQ3wDroWeRuBOFoEPjSn
VrpmCRJuElCL3Sqk187djDQbx8VTXRVr8kG52zz8idkuO3F3CtuNv5swrX60b+womDLjAO+04hxF
bdb+qMfndv//PJqZ++JuMkECpvrIkUkVnyfQ3NDm5UU7l8mvpt3lzqmgsvn+gZ5RLgfYO+2xldCH
WOt0vrzjZxoYTY4zdL00+kAU4wWzlXd4I+pWlxHS3w0tmwg46W5NSEVOUdvevaXnfnjWAa6fitu3
osBT0LcHPmlyabCjIcYmIHNwIBgVmgFNpdVL4wz7unM8sgay/hV2oF3IhDSCX1P711odqjEC6FSA
Jsr9bAL0dwVlctuWSeu23WdOj3/StVPZDr6/oFv0OnjaNpwBgGZnd4bxDT738j1e/uG3/jmXqfYf
RN4B+icuwhhfH/VrfelZsmhn1pKJWp9eN2t1Uhuaw5MArXZtrxWCtmlT0sVUfxI5MKNbqG/EA41t
gOH05kdSjKPiu1N2zjU0JUiNckTy9SLi0ws4yk/ZOwwGdtJ/auY2U32h07EFpLICB7NiGxmO0++N
XYJBw30O82Zi4NJ/k7rHWyJWj0xNFZ1sciC+LVGJKgjtCnVNS80TlTYVNdUkVWx8pKbyku3Ww+Wf
klY8lysCayqfQJSin2wczIUjyEHX6maiNOzLLtTsZ58h7/h/VbtpugG1elPk7AY0a3ncJCPOCM3/
po48RFIBXPaRfL2NkxAsrEqn5ByBN8QxUIDmQhQpErofvfm3fonDAlbBKKudapWk0/PYYOHLIYmk
yutyBJRS/n6r33ZAjWrJJrXJiITz76yUbQQeY/bizbmrr2zeGpLRuRiVsdQlm70HVsGuWDyNlqY8
8a6L2x/yON9LOT1I9jCi23c9nRcM01SKd0hLXjzhmgIGPWFuoU0C0D9/D9HQKuLmmOpP2vRL1kOn
MP/DYGC5AIcP9YtUGV6ntDmXPd4D6CoQHfxM372dipgztAUG03Yj1GxCM9bpFw+A4MPMQE95ko4u
qHtU87CzBTXQ3MWK/7u3rQt5WUuzCyKNmnz+E9amjSb3gfQ8OHIqNwCuaDy89H9NtfA86wZvAdMI
JT1PjIvSPN9LFQNogChIGtYVKnZy7Vamn8o4FWFIBOlgG1tQD/Dcfif31JL4Tw97P0vS6N4lIhj9
Y0wxKUIz80z4geILDRwyqWnZCfmEjRHwGVgvfXDHG1hI30ZX2IIRLirPQ+q3khf8wsbfL+goh82K
H4PioESC4Q0gVxxfDaZgUAimPabWcPTNUA4tAputl7DtnYZmhmGaNeDXi0TuCzobixxR01qDQVIU
sT4Bt1e3P8y+pIT23AQIbPCbB/d8AXXseVL3Qfqd743mhR18OD2N95nLecUV6oR4NiF5QUrPkgzx
WusCCu5Et1SDpW+5+zPFIhrGuNsJrACJ5BU9jAjMzquS39hxcQxnQcK44zMbarLVMuf8XnLdhR+W
83f3pnQKzMgv4c+SjAbgkXMgCgq49VTQQoENRE8FKRozalAekuiGTPHpaOHZa2jauZd2F96tasW0
V7/86iQfYwfRNHcXZiDYleC7L65ujh9DjTX9Hyrmg09eCL7AQ5QbQLbkWh27D0itVW+qb36vAee6
q7P3NO7EanzpN4wr2PFKPEYpWHe3J5fuYU0O/k/PdhktyGG0olLJoYkNHYs2UlFSt+Gwf2sCCio7
zO8l1/XPL1hZd4tf0ZMUelTHtg6AJ4ibNZcQexqd6QWb860SqavQh8uVV6ZR0Ob+9VeOhpjWpKaz
ByWXOMlEj1Ujnig7a4R3cwHzT/vrb0PPIE8pe408QqNwARpIWT8Rymw8g9OznfzUMUXHO6PCkm7o
iuJ1G9npDO1zpHjV+Q5a68ZR/F0Q+ZwenJL3x6looV99xKH2xedmvq3+yEoLIpAC/ZNAi/rL7SzB
G1XtY6igDMxrDDUy0KrRhaiAMMflrc0LMxs9l2BUIde7dFX3kwXkil+EARkTs+HgyrLOjhvOwIdH
4L5/wwHEC+L/5+AQFyYUPU25F2vKUL0WPmdEGTb/qcRtSUYcmwy4DBZtNwmpaKbRxAr2wMIMCq9C
oMoUThJFfktVzwtUVLKWsNN7dk1HvEGrvMDjEyy0CVz2bZA49ii/F4LLye+nKrLtzK5mYekgU+nL
UFgiw7u0tyRr4WxYdbvJjLz+MYRBHWXbXxtvRDuvo/0iSXPmGQTWBrG5cqKQv+z1PkQ43w47mShS
nKvUMs0bNIz2sqRM5g4kayQkJXfCE0WjKehVF1Cm8wDuS/ts26R6572A+6YRb/oV9zspddGeladj
d5MxpCUkb/Uzi/KI5tj2z9Y0OI9QNN26fiwAtcxzeEFv0Z6NH23WFpJa6c6813jBWKjt+P4DB/BR
dOEAc7DXdSWEevBefxpUMh2PA4FU6RE7EeVpgIfHBgLEUeaCVH7Mqyi+Cy96PEwpymHlVsiwIOdM
yHiAhb7AxGVwZN/ttoKDgYDCjSqW9WsA06xbrsTiNr2pRGEGRKWRFz17IZ1ByWXQny1XWgtp4Duu
JvClalPKm2feOYfDSY3hUgn7F826eSRsUd0pUMT1KBk2Wd7n3kPbOw4O2nzn35AObX7RSqxqjblc
1Jxtpa4qXCOwAEOffmE+DU/Z6N/ZvqglXDAfaTbzld8EMiwdK3j43IYkjvtAHyaspJuKxMBPaK1O
QuJc1FN/kdT2yWaIy54q1nwwbwN2+afzJZ6kcowNUJWIrzi3qJGuOn475FcBIUOzvb15gibHzXsl
6Hofbxe8UYhpRvshRg9M02oc3XwcF5m3RfQhPmXqrwCfxI2sCOci0jQFOq6tznfAzDI70btmKEgr
fB8uiWP+VEFnaExbvC54gtWGzkKSxUTSkEQO+rlYXA6d43E253TFP4Nugwpjim1Bbye+f+BpfqZM
DeXopoQJKWPhIKBw+yofZyELd8/bXch2kt04xfVCfgOGuPz3wwTq3FwrQVc6k43VG1mU0q95SMaU
CSDXsRXvZAYozEZWUChtuiRvzVWy8rTRxxZMHFBeEyVVsjBkzp3tiedSfqzyg0Us21jJwrEj2bYo
py3jOdQ2d9PXO1iK0QDDh4x9YxQ4wiUObUyW/mHNyZr883wAShmsygSt1rFYqu8zX9C8tDnUFN+T
3FH+e8W6XYShr0iN0xqx+XKiFXr9envZ2a0REEXbhnfykmzsfqziAyNTbQWIB4q+nBTdFrkPX2aU
dfhQpJJZXZck1N+KzAdt4WtU0atYQTVN+hKiYkzO9zTe2+q99pUnP3nyL83LGD/GTeYSnw0tjUEu
FFTL/p+9D8zx7QM/xsYM0lA+HTqbqoWYBuYlj7ZOvv6YA49FkfDn/K/DRpTgwVvejqbb3ramtsIO
vT8Rn2nwKNTEYKZ6btd1ZtxEW9vErmUiK6QsaJMpKtQ3M784JDE0on0n+ZL7Ifzus6uQs9s285+j
C2BaWeBPG/wBMuEL+JUoMaHPY0FmvA36CAjyAsrMDsyNwoDriI1dOcGeLCCXwDcR/tNF3aYYCied
tBCOOq2Q9MiEF8qcWbhpikv0om860LVKtEWSQ7UZfRvSGjBR9FJx/XVXmeS1YtGEGQHqSvG/J9Fw
bjn4OliYBbJPN2gJ/UeVs7R9NgIC+4k93vcQMzCzfWZV05lg+V++8RHyREmLMMhcTuPw6JeWtGRE
flU6WAN9ItLMWO9Q9MzgMygJ/DT/eu7T4xtwCnGz3gU8D6gW1o/6BE8m/ByJeDk4GWc0wT1mDR6/
feuPweYohGhDjU9aH3gLKuhftwsBo1YANspg3byB08X5Zvqy19MSswPWdiPFsOCT2AGGVEvEVwtD
ANTAugyfVrgR4m/JPsWyuqXobSMSPu/huKMqWUBia1fn3+Z5xFG2Nz+VwwmBWI1dAkm0iZvV1/fV
7jFejUhVXhaW8nQ50Zf8WfDWF3LRcYrJBk09hXGkEUBxfxv3dF1qwmsxnAUT+p/9TpWkWTHBKles
KQAtShOM8BDYmBa25fr4An2ZVBg/D4auvvEJkzl5kXmrVLwbMvA3xLNmyuKylEDeCPRfuTHdcNE0
tbFmSo0+9IJnEDF4ZxCsW2ruB8tfQq3HyXuclh1tl8YtvezcNPKG0W+rjeHSLcIMpvK7yAUKWGl2
iRbudScfkdVoRCQ5fLSLsdbaJVtTYjYs0MvZyPxon2siEzzWBNihkwoG8FTbebZs1p8WCcf/qc0J
8096nWEASzXGD05ExnMGEa+LzL+0L9kb923yabXK86WJz9/GXAF8NOM34erTwUit4dRDFNZHFFoN
rpg89zBvFhoOQdX2A4eRMg9+CTYBC1lmgNmzI/uqz1EaOJZ8OqMxzMNGCNmQ32FFjkwExZQ/gf+D
dL9CM4ZFXbxJlctCq5+HK1Su5iSeC2BmcTS+AQi1WzJ/yA+69tCGFyQ7MMpMHzvgTiVdOgow+QC2
sUPo1ymfOpGkrgQjnCyYA2gvmBhxNx2AXzlls9PCjzkpw7IN+BdQxENwWrEPyBAyv40PcGklADch
ezTFlGj9cu5OToqaFR5QvV8D6b/8fP4H6kGHWQ96QTj70suyX0bTgIGPQU2aiMBsklrJVKUELOXf
MGLIILZZbbGzF6AJbBKdEFH4Z3oVvgw364knIbbc1wLn5yjkThvtr5tmCBSoqJjC10J9+xNynLWh
hZSXmCN/nhwSK/ZzFL8+SmknawvhTAt+LcLkRO5SRASmIHVuT2+3zShr4mQtEMRbMxn0iHyzXfpU
FWiTcXQHw3sdTnjjMPoMUZfAKXOLwAgWMrFAm8nbtYo8VX6igWBx0votZ6awtrcK+Pqma3YT8mTo
1gAcGURWMuNHiMiIl7UY/oKXyN0t+w33U2bjB5Jpaa5r7gzja8O6TdcZao7dvT2UVe1vXtW5ycd6
99mf7uYfKdJobJ1bLeJ8iQatGVRbAg2P1QAaordTeiAd8qJjWi9jjpBbjO2Pnx9x/QwEo0O+p+o9
daRgqLNWoPunAJNKiklQH+vHZ3ye6TkdobLieflwCYaVMWyA6XuWmSjIkQBi4bktd8xODCah36iJ
rH/0A6rBIVRB0NOzKeADyool0QC1TX+dT4q5iB1e9Ne7fE9XUGOzdYGgQGC3QIA4g8WwcyZqoGEC
dXO967mZ+OxPuP+0lZha2BSmqmAZbFQYn1q9s9ttfuNZAWO9h2dc4WdqNnn2+TXFEX3kN90EA9RT
SovJEHb6UnQqRnUHexow1Vn1LDi6i1nhNMwvfswQ7Z3bkh3oTPIMOuWzFTs5SqSJE4dTXIf/uNF4
Vr3YyXHIVNgM0dDdBeu/t7tH6AAcKRKt2FUwuaMycd5rdFzrgxSD9MdFQeQ7qa9w8iuHFL1HYZIK
4BcbGDUpeNEoD5AScA6S+vYERb/FvFOF5NZD0iO2c379ucJDSvd+eh/8Nuct5wgX6YNznnUsIiWv
tthDl2oqFEICZ9fLq4lEYnKN3zvHUqips4vTYdlUlngrX43F+cAFhEBQYxhIziUoik+xuubR/9o3
1XNCnpR/8y5qWpVWYYg3fHj4SynOcLtejwcX7lOa1brxcaIjw5REyBehiI8i7y8NZ8b2E8TskWZS
BrFiYNuTqD2gVk771WxW6xQ/IdqroFpe/xfS27JZCeEHWf2iyFPJ1ZVKKqH+MZHCCFPrRmnKgvHA
6chwaIo628246H6XUoeUPKm4Qap9cRqFBcfPrKw2e5XJ7/LTbMZbrgrM8qX5RPCW81kgp6sxv6G1
QiO5w3EOxWhRDyWLZ0IaizYdwQVe3DEQ78dxNtARVRMt4LItiSSdPoCCf+w2QB+JNQ2dsSkYz7FS
01xJicsVypd+1/ODeNh7XBoq7d+yZMNtAZd/mCjTo25XTqZIuPuju6Bo9VgpVhUKCAkwRzWCMxxx
Ai16DieN2miI6zLHSTQmyw6T8h18omeaVI53AjoKcDUtjofXLIRgKlhq/ku11MuqBmbWOWpkBe3p
hJH1OoWYcqeva9W6TY81ZbObBpF9/w7SSQStD6Lx7hn2yu1UZPcPhNkG3mPslW0ZOqUrGlkYUGXG
zEKT6ODKHj7gnVQUS1J2sT7IIw8+L+8laN/2OP/OuzvBUeWph6jUeq8QiSmiBDRxbdSDHz8LlZ0+
hjLZONq9RYjz1YyRzAUye/lBwlDBwFwUQnFmrQwRSvfrjFrjQj8QKPP9t+Wxu3QAR+hzlMPYm7O6
rQcWk6qzTC4MqXtL0TWb69ulflGvozv9AlrqX5SYT+5VHJVUxFbm1Yo8Tj/gkvODs/QxMKVEVWpS
vVA280sOrD6LUHiJ9FveLdpo3HzaWHMEKLtF+GDo14B0UAHcKc9JHxjH1AUjDzB/kYAfVXZ8SfDa
u/e9rICJ8v9MuqDQ0/2p69yspCUmVOD/UAnTPjH2IrNeUzG12WTtniVsb76eeZk91qMY7GVfRHLe
rDkjaUOnhtBtKxwiGutv7jUZVqtA9QSxepPZ3rhyPsB72jT26LTBskb8PUhoCiarWLpXqPtzWrPu
XOIJ1KkJBQdb8aV+jwwBOE4x0xxNvhdUdS1QWUUxMoJx9qKTe7Xgot7S/HlitC+nLe7v02TFl/wL
RWZU18E8HWZlQxmYjO5AqoXwKMqbpdr4554sA/9T/JPslCKxdlrJREq+EjkbyAS78n/PmicbPGXq
oG2aYM7ZrpOd/czbyyVcz6uVWumKcBUvppwpuo+us9BQRhkPR8iJ8xvr/o9mlA3Ib42YP6jXljj8
7UwJj/FJOybY45aRisivJoJMMGkfJnhrjGX411o7gMaAn4zlIC8RkX+piTjMQ8lmW2fiSoalmAFh
2XlmfdLQb8bQjtqROJ4Fd1JBA9h/T279fTJ/t4p9xK8b2Lmzhz1bGnH9xh2Jsj/sh/oa+0IxMRN1
eYF4pTnyu/gHjpbB+4qt4ScfPMc4t9MiMUX+JeFZqNf5JRUX1GcINOS69GiQVwtQcnTslUIZ14qa
qOs5vguqfpB/QpOHacU50mHOVrdS+7LRRuJZJmG3Tz+RMYJgrVjIWzsMOCyo5/MFmWq0MkPrE3kx
o3cYhDp2s021u2ZeDFlmA9o3mZxcnMstVNxCXp9Lev3axzVwYEljezPCfRGRLHaLHQKHkYK1TTA0
/Ry70DkJJr8sBqjm34YwJ50Cq+Wnq9T8UC1XnQlyggZwejRvQ05WsB3p141HC/90KlSreCQ5UFt4
0290iLL29gLB8t6h8BgcA4/vLm4EvaqnOihtRtSRmo63GAU9dnt7/YNP86w0JS3ChkDJnTuN+A1p
xakUavk7sOvznZzGSDC/Zv6sdtaWrrzptoA24TrnD8ozCSEddgRe+e49zvm85lZZkFMrXynfMh3R
B5XIWIim+I1a2+/sBG6dKf/h1nr6ZnekoPdZrdNcMWX2lJOOiRGONoEgh1y4FAWtUxhLquVRqLUK
n6aiQr6I/9pQ05zZlfbwK3yHkwYc20KbbvJnObMJYCdnJgwUyZ9xSqSjuhDnJtjQVIPZRCVWIhsw
2ihS8FbSm4fpxp8og6E6AI/ukE5jWS27MWTE9cn0EkoejZNcgq9qhPorKmQGjizqHvHmtv0CDMG9
kk1wa2rbnTj2HOVOaXYoR+IB1jl73RG0durEFtP8aFy0tC+nVyYuE/xpvVdj1TJ82qP2pW5ZtNNe
QtUKMn7o4IRo7GLN9IkRvGIFshOF6mcNFoWO1HwZojZYvRibVdSM6rDvmBPpgVwmH8XSjTdIfcQR
cC+QnX0TE8XkTNDFmKZtVbIirVaEg6jSqA0JDYJgZ3JGA72MXtU+Us9hYj+igCzHEXhu++j8L1U8
rl7fh/glrAauzZ5g0itw+NunciE+8lz/ReY3wPjk06exAtFr1uGtWpnj3J2R9DlosoXu4V+fibuN
BnNY/ZajqnEtf+OOnEkG82aug1auXTjNbHiF8m3h9Wimho9dpSrhNCOWRL21s64L4irXmw7a9XZi
pLzNA/KYQLKts32/Tq+a8mG0AwzSa9lcZBMCdOXj3iHkKwxL+NtkeawS6EabfCLOtD9+QCQpcqpQ
TY2/7WQrHKhhkACBpaCvV4wVMwQihY+NZiBJ8ztWLsMcH4xebtY2FQTv0F3mg5e94+soC3HNtaz4
AzSzjiHOaTlX5IBVvVGm+RktBKb8YuIQseH8zLANjW/9QlwMB1MJpu7QneT0BlgGVF4+E8O5lq/n
benNnIL/iQTsykGBJclI9E3awiZA9f6+ewS2AOcVCeu2ePoJ4LpcHBarh9XqJty+ubVBJAoh22IH
Nh1e/d48OULzjZ3KmXUVZR03lLEH9G+SwOcOI4n4MlFIy0ICWSXG678ZOgH6KKrwFdnEbmyakzUR
0mf/2HKaAuNYLznHcryIii52V+ZkJ6jeXMFmNbfq4cgLlnFkbUPetaGbblCmuOq2RlVyvRyHE5pa
Q5MAVYDDR17K8lCdvfHjzCke8B7gpwcVzujzUFKnI5wPz5b16Bp/itVEcrmmzT+OMsW4WZ80eNSt
JLNpsaxz4L2SH3pqGpc2wPxgCEJQ8G41DncjImtThnGIwJe5fw4nJmaG22r8rQxlVWmwrZjVOlHs
try5lXC8vVti3isKEs2CcJEY93zSPgmqnZhWc+9JwkTXzqwrN5NRPrwScSl7GXjyAdr3oaMHW/TS
9Q1jBO7q0Bk8+M26UMqqfjg3qpYEs/rcgeXlXbc55chjrDVOcvuttqZ84YhpBvbzilw3f4RSmBBK
+W8Znhb/Q71XInUoodNXYXzc0I6ntoWstAmzpZ7rXbaJ0atJr3VljGsGcSCiBGzq0d9TRcZ9dD+x
o4gPbWONRwDUyldk2cMuqB5JNOzE6XeagzGLRK+YxHO2T/nQvHHCJtk3MFcQiYljjNcGq0ZTjMhL
caRowWJzIIcKupvRCT4dMBFeRYTLsdI0berWrdhEbOn/UEvSARSx02Zbo0+zksl1Y9Q4hc1KqDZ+
t1H/ftl6gpMgfoVoUmziV4O3g9vTilJkD99ythiF+wp3YJSsnefmsVHcs0w9toP7IsUE6l3XzMbW
/An9B2qZmyAeCG5gjOkiKuWVp1Mf/x2GawiQUBk/0lftekdc/9TJY97D0xR7MMib2VzhV2j0C9KL
voch7NGaKXEzdR2b2TumQcEuNRo2mN59ZOUbXOGUIxEVz08s/EPUR4WGupettB8KY4oYQAvounVH
FWW0ooDMKL+Od6dFpdgJX+aNJxu0IiWsC28MTsrwhH32cbv3Tc2sa5Eh4N0gyjLorSicaMHXOQLr
qWtF99OwvEcQzOM42JI+ZDmzYcuhJXL/eFB61inr1eJcKRD59mzluFWk6UlPaGcYBNHa7bCnTAh6
gsLq3tvzFjnEXqE3a0tzUYDMZB3Nrkh+tagq2zRQQ83PQdSwIFd0+9mcounHRG1locq2Lmyec/2i
CZg+pz0rRoEbASP35r20mHYy9tvg3njoJX+/dbII5RtsfeKyuFNaz9alH0eEaTaeVcV7Y/Elpdcb
Y2nKR1drXMvN+Ily0uSvKL5E0TejTcFB2nVdlzonH+1UvroWcR/9kFGvgOtku5P+EMz3f8wHoIC1
dbLvg5iClcsgUqhlYtmqcDtudTMk8eMan9rNInSeLQJiHKCyaC4ust14U4ewvHjEpqicwXgyQMrT
aWnuVG9p6gKIjG842NQrD4S1NknEYjQyh4BLe+4GXWEQRnDkQkUbGcOWB9b+6DEngp7p3xtp/9xZ
qrd37gunokOGM7rLodyBtI7rDUH066CsT4i4KaclFF51yUMfH/XBjWowwZWCk/mT7l86fGmQ9PV6
BHhhE6D+nqnjJgld7jwdYHzbhujxmyUq+9zuGUDKfIAP6WGfUFGNSgNBnuPcUR2zGCQ7rdJGG6VZ
e2MhRBmiw1yArAihNrksQTnp4PTVWr8/L8BVQUImmesgBgG1X7TXiGBFgIl0LYzhCOIFGvOi8NMU
xwbecYdadXcxiyNJwN5PSXduV2k5m7lQE1KmCqTuP1d6+Wclkafnfp2VMyBPOQum4TOT1zy5VEod
vQ9oSh+ErKD81rzFCuPXTehN2+zfyFzWz1lIUhJaBmOgl4vLa5UBnOg78GfpBDY1YwenrnWpWVwo
Ynb5fheQJ1G9doL/ZZ+sa+vCR2hi5RKnpxNkEVonFVyBVP3Uhn9VOvs1ffc2A48h4vAELmPf4Jtu
O/Y1hX0o3rPrHAjuBZPmtHK83gOFdsgsCtCCKBmRyFhPGBZPpTPB1wfSlg+xntYLm31q193nGDXd
uMONKoh3VSAmsWpaC00UQ1u6nx8vPH+rO6E28vmtvRVNhg3jHZRpdrLJ3xxPsibAwkSIhHgz4vGK
sMgCuoXC/DwKx1tIfwGJL4QJH8qEe+cu27HA2CuRczkqaNpqp7kxsMG7mZMz5FugT4dq3MJ2IW3v
WXO3Oi/j4dE/qkEVbdqEK2aYQrlvqXKW4su68R8Uk7fJ+o8juF1+ZOx6FukYyw8DcZSmcL+j0l9b
yA/6SMaFYyUGii9VYSl1MpkcXgKS1zyJruAG+L6Ve4AzzGGLxZ9c5HCg4Te2P5uzv+RUf8ozFIR/
g5Udm/0RRziAJFFXgpA5nSnP+7hyEr32b0eIcp5mYmyZlqHgp4aDMY36skjzi6eEr85+FtF1ppsK
7CLZQw5HCOth3Z23LCt4RL5d34oDgVrofn4A5kbq4Fqkv4qlDbOjBiBqC4ysnw/yECsnFyE4qyvb
nmaqicspF2+pxYlMS/akU13JCu3eEubZhDY2IIRsCkWQhvKu7cOSrmtHcuGuQuhskdytmkHzq2Vt
ViDourdbKmeVgEaTLrhkuqKQ07omLtaVECtBe/ylsokvY37a2aF8rGZ4v4v/dm8qxvTbGuk7Pedg
MQLeKfMU4WZxTP5bqJBkFIaf8mChzYKuZBKkFUsQFqhDfbWcuNdVYdrsRqeRE93W+6a4jypc9KpF
juzxTnnRQt7Es1Qna2Uz6+Mpi87B4e1mGyfOn/ZnzmHqpaaQmqRU393tPnnwR/PeOZC+epSDnify
6pqTMzvAHuyjwIkCFdZb7dFSInbqQNIbK+3WpuZHvOFzQWXsGTk02VxIVr6yeaemhHMyX36BKv7F
grEEeMHHdgQqesu4kajkOWfIxCrMDmVRXIshvUp9AqdThumeDKNazGADCg/zYAXr7nEni/AdGjRB
Q5Z3SxXl7xrr5CCMvyLxlwn+z8b4N0hFKBblgl/K8qRACIadRolNEaf/GXyqLZuEKqVO63o2xUYR
9ujClDe64zjBAtozOs2o9yxYIv205ukpbbiJG3wRhNsSPCab0/OeFGbk92s5w1M4NufWCnyg+edM
fLdJmm1J6yE5rt5W/C9s9CJbR0+PT6LBzjr7T7rQ+afKBCdcAS9vPgegKyxOQQuKsWkM49FSVVib
6ClW3YHhpKUeJWAQ6G0xKz/QekRyIE9v+yBVGF+QAKb0ThnbCarDiOKGgZqn16sZcESMn/v1BmgM
kFRbxB9z/X8XOz6Q8+ghH9s3zIVYCs3rs+xu0SCeBTpgQ7d4bN4ddoxe1CoV6tNYjEWo6OAdaXkO
m0iBEQHBil0RqFwtqVSIAC+vYnNQcFWKX8AUTQ7rfyhrPObGI9wc7qjgn6s/W5WKsb9HE3z509l+
r36zaxG2XI0kPyyRnwh3gvnH6scq2GBxbfn7C0fks3o10WK2vDa0UXsTVW3NwCZ3Pvjv/2dG5bBt
phbFia+gYWBFJR+Cp1QsQXmMTb8Ka6KzTKNa/EYvA4r/ghxwv20fa5EzHOAYNoO4qugu78wsBUV3
JNC78d5q9IAD2r58x9HIdVTQ+ZaG9orRcUkfjrR3Lmlm+PRdY9lxspFGPq1BAosnAazMiwrOad+q
QQrf4ktU/QnGhyxFcds8F5x9DAqI3D3ZtJUxxgdXJolC3TR9QjgqPgPZPOV5Lz3u29EFJFxrE+ND
Iun0DWZINGPwp0ywdNLCg47ApwszLvAhZ7F5O3kyAUIns/rJWURl6+HYnolHaPIH/YaY3FGW5rKW
lQ0+IJnTcA6cOtMapGuAl6p5Fv6yyyyLcdyw0yQiSXADVNtyCf9sLYNdcdFSVxwWIyFkkccSuII9
uJla1Ffyda25h0B0pOg6upcq6LuwUDGaJ9ipW9OhOTAyh8pbDjwCtqg/yvBgQ8dXfbZHD8RnoLnv
zkCZq/lfCtBAYz1Tn2tldeMrHAlJq5lrM8rKEnBy4WBOQUlycB0PEjxq8cOUEiLwPA3nqiL4CeXO
bJxCDZgfKdDNezraNpvBWDSrf/tzqyY38pY+pe9iU0B561wWMHGg2G1GQDzdnwm4ft8SqlaR1bu5
EziXmUupo6mrduYcCCobF+EV+yHB/o0+J8jjdqLGqJNZ2Ls0etjTtbSWhx8khYl6WpJ45SrMBaHi
0n5knUq+FdqYX0EsbezQHi0P27uF3IGEFwr8GDNxex2pfPytHLmH65CPi0OTdF4n9XfEVlYdme70
kS6ax0DUUfnH5tZgQ7b1GfpKM0A6Aw3b5yKnq4XXIh0flDQEXTAQv+GTJu8TUYOV0Msbxhx4dMEx
tmJuvMDbNz+nXAG5nbDP79wOOcFk5QWZm2cdUwE5wkIOZ5DckXrimeEQFSbucAKJSgpR+fxFzH9B
t80ydIwmbRhT6CN0kMV714R/DDXsfHr1MXf+aDd1FudpY1Mw+Pj7h1DSiImGPD9bJ4qq2JWov7RB
gW+FAfBGgMGMDG3VukeuKIYlpA243PwmaT81pv2h/79SUbKzKpd42OqjcTyHKiFirk1UUsV9RuYE
7QPcSNGibVcwyyhAnvODrC3y6Q0joKtB4xZGSGW53qSzMIJvJ3UkQ20JAwJr5DZLicNwL5SOw0Fd
VX1O+bjjl9oeP/IZcQF/dVb1hEAV79/j0OELthW/zoMmEwc1OV236ryGQupuyLvrS0jn86aaAUkn
z++Z+MqrP6WZMhhNVbVDwCcjmfUSSEPHjysCgI5Z1L8USdDN9Wsni3Brxlgrm4kKhLPLaODGXaeX
Rwo1Sq99fC+CKMlwCISUczHU05vDVWe9wX7yOsACSSEHbrC7Ll2t6y3jgivGHRhBoasc+6tZhvwa
TD0Wfqt+I5OCuvJ656gpC7pRr6RE1r+RcfQ5xSiXE3xjuSGJFItCJuADqHuGzc1wlAfd97O7IV7y
SDjMUthhlMSItPOurf+bVor2DfhAOAev/HFMlPPbRPdt5n7aZn98Jn6ZJr+vsE9gOfLaJmXBsS6k
rOk+AA/I3ln3U3BT+ZmCSSjhEbFB90sWTEgy/es6vCADFWWdKkfT9y9s1kpv+8lPVo4wR2nhXh7i
ejzQmvPWN5oFGMVU82p8JJH3FgHi8ldSKwR9T1XRQtkhmV9Mlx0P7cQTSVtqu7RsZoQ7Rpxd6HwK
wABlPW1TU7WGkhWPEVTTDZEfAvcYApce2ROeN617fl3r1jPFOpG8KPq0Eee0jh6a2SKvjBWVU6l9
7Bh16ro4Be3JwnzLccb1RucCRGloCyQjLrmrx9MXgwf4Oqdk0WQ3USCHdIxR2MSybLraVAxtynKJ
wQTmLxPFsTv9+9WkoKLt/0fKomQyVBbI8IU6PKqnuxmBaUfcw79nCuBHCbEDz4gQxmbE3tTYGqGL
7JlFXGaYGb3N19kkN8YNEX9QyOM3uClw6TAajK9clsOpA6LFH8sbJb59/kygs6VZlyZ/Azz6BWfp
o83NmKQkciQfuKhRG2GmrdriMyKOMZJPjj4RhN5yED3fepcoMsEe6a4z8Qc4uG9/eRtAtVjeO1NH
yVHb4QPUddjmg91aubAhJaSE/xtFOuNRQN/OeZYqxOOxo1LyNn44CHwglrLD5qJXXb8pHQm1GxVd
fo2VlPuTWIR64H0ILMOndzOorDQSK/OOif6IQj78/Pm4boikMzle4RXLY4rdnSan3nRQERcPlQcc
j5zGO83f9s2i4ihWZttxb5PJAG4wmGWLV4y4xdObbqdatXu32K5Rsyeh97SyIel4ttQV3g5Au+nV
DWTLwGw35GfVtIyZv1htSfFQA9S0DMEM+k8AHZNgf2dGCzcSqLWdF+/9HzL4z0Ebz1hClsoGzh+M
k4Vbs4wrPfU7th3vY5GHaYeyK+fRTQPpawFQaxLyVuwEai8V2LCVIKFG8ttvLpLuOpZvmRbMU8Vt
+e+n6/UyQHO/JqtwVBM5nUVvICXxTphFetMzD6iFaGSJSgmKsb7RJI6Xrmc480tzhgZtkUVsrRGR
0/DTZ3X/fJcuMfRbgo08rKg8uaxgeGGizUQ5ZGxFxKwwL4rpYdgZwhwKDGYa6G5WRBz/bbZerzQE
ESBVL0++e4gqDy90A5VRdiKrRS+VBenMeHJXxEBxePQ39aSrwPmASDC18ehmDomQJCSxb01pkqj/
9GBVwtZG86QXGhvTruw+rrKIxI+ERTVMntwEDceFarwdIzd8PJafPAw8CY5Mi92kp+VXxIJHxjvt
ZNTMl9rArVWGN23hMWpGA92R4zewC/AbJrh8NzWx9H0esVvt+CmQOBCJdnMtSE4ZZpjpVuQcOBeL
ujKEbMg9abHRvJ3MpXanTTcO3/QeHXOGEsULNkeap34QBWyhxuaxeNRPnUtl15Y0cc9mFfsnSpkw
O+pUf42Si65a/1oz16eYGzNCvQt6rkoYHR1x9CYzBvDdj/i5pJK3kiuxTT8hcagJnuSatUBgC7Tl
e2T1RXqb72DX8A+7oRBT+hn3tZRjJnU9RNAcFZ4mlF1XVkbsjh4jcJJ2gM2oR6Am4aSc/0CdhHYY
dLCOkZsyaqQgmgSw1iZueGEOko8XPNDKNK/MwcZOoJqsFrKDwnxZMBZnwsmyj9pHDYRCdDT1wI9+
PsCnDAIAgo7abXp6yL6J3YLIpEZohketDVN9OAiPM5uafb5uZymlE8h94yqidvdSKrBsiH+k38Vk
JbB4mmiK71zsNeHZApqbgjldhGvOvKrJSh9aIwzW6CEDhxTY7LrVQ92Ql0nr6q1gtb8bYTtnYBHw
7SdFXoXYgaBKvcFf6UgZvAbOqgHTZeMl7/Ov915tzExG75rCfwbm0nJ7zg+DpgTWcBUwI+wi2+Vp
COwKJMNj3w8yE+YiEj/OiYQ4xLcjddsqq6g4ZdTi5vaehnpmtmLbIb/pQG+As9yXC/zpnII+UGul
kIJttUCA8Sf6Plv4KUPQ0c/6c2USDQpEWDz6yO/qyJCVWxog8YP5YCI54sFgXmZF/0Ln0K+sBSms
mX2WO/X01ta04Ob9xdm1oIJgD7cozAqNg7CiAy7NeN4/3r9q6mXTIX5asN8dM5HTTnRVLb4kQYrJ
ivLTHxXBRIjqIxB5NyzjJQ0+HxU6hMVZ960x+t12JapNiB88FD38RZuQcJ352OUnnz79z4nW5jiv
PXHDMgCbVyFszqGv6mUoOgoAuvR4xDu1dGwlafKMY8L0SJ+H9OT2k7H3tzpdmvL/HoGmD/JZ+YES
ghhvFpWxi+mn1RHmb5e6p9/qqefspgUud5u5qFHC4zhgBR2D9RSd9uAz73lY/79/KZmmNVz8fZ+M
vb2kMRd3tNP1WHrLIX1SYKRLoeTouhkIilr0Os1NGFuAzR6EfPBD/o+azXDmKUidDc7neX51Esjs
ZCDTl0fw4a5K7eCfXCWkNmYrsdTVky66ZJHs5XWdtc9puZEYlDnqviRab0svMRJn9LC7CkIkxH54
X2qrhVIzkImmVEQOReXTBZUlyLHxzqA9iE0D+CTr4+AMr70SAw3yQiRlsdaKie4Q0JNYn1u23k9V
o3i8nkD9OXN7SfeofGtNBlOaIO8zdsdrxO9OZMJOSNOIC1bg3VFxRBCBf8VP3VE7sU4/yTGpTu/K
o7280+ld90VYexTsiO8n0HdUNyDsZk4gtpRreck7H8hEqeSlG0mbzI9YdAXwvsnGrAhB4igODKtj
sQr7POoL+j0/+TJ/sby3zWK75Ge8wMEjPVz7DRR0Aw+sRVGLrpTo3uNNFdsYffutmrjg5gY02KQw
rud0LfzpcCJ7jwsxDYDmBJaomYtZrAt2sWxwjYKjKpZRz2EbwBL9P3np6r7SVJE3hOieIsIFYxcH
CCzm52xs1ykEe0b9JlKCZX3eN8oDirXm0on8DzX/s8928sKMdDjFM6Paitn0sCR5hpgU3yZ2sKMV
hJsoQnTKpaRwuybfH2UyOU11clCYcxE5ZYjBDQJczDCvJclVtgbe++lKYHZKqVGM2wVrlN3WrssB
ocrAYjb2/BhHZw8Czow0m1oBgPlYSIAd6xQ9NLWLxHhGaxxijAI0lKjXww7i0GwcBC9AqHFGwA06
JRwIoKVN/C+DWyDNbuzY+hvaYdhR5fTem7N3t73KU6utMYv9wWSPrOGcKga7Mn2CwxyTsRDkATqu
/oetxvWzElhNuGulKojAOQBdXivEG1yd3PeRu30dzNH8iPer8Ku1v3GJUOhSViiVakxb2UY97Cvd
iPF3v/Kn0ws+DP0xIA5mE0Idkwh+hUevoIrIAh1vtDDsqj6dyE9q9PEemRCJ4n/b6m/aGMJ7YnUc
yEMgHd9Oy214Yy1cq0PndP9O5hbO8hWwGB1+FZj1DGasugMG2Hchno+kkSzwOSlTR6M/5AvLGGcr
LlliRbGDfjMX67S1GjFPAQ/2lfzI5/kZNuRgSdt4k9hRwuIGvDrFjxrw9DnbX/EspkUoJSqXEP/l
v7NuXgMJ3QshlD4uSc0Y76HqFaM9W9aTf4ijNxT+fU07wo+yAW1D58LWYhhIb31l7nsTfR6S2mAS
3WjcQaATrZEnJZTYW6ab+TpOebcvZGKi8ZwpoOEM9H/4bozNMErwb5z9c5SEh3ke28aS6gsIssQ2
O/6YXoxN6I8gHwFanknMl8zPNkn4dqwwZ49vyOY6nIJ/PpTXSN8ZcvXUo5jBSSoLFgHIE/tc3ihj
x55Gy8e5AiSqUZtTGAXqvzRVtKgH6pvvgH/glTsazLz5a5bIf9Q8Wv4JDwy7wT56u+hrtK0AHzv1
N9cynMG7CTu8Obfns0geumnOM82EiOvAiQTMasu2EocHdDuyZ3zea2ldfgD+feUduq+PD3Y87kZk
DOVdtAVuca0Jfhfat81EqRV8xYyiGkVsdRM2vZcRQru/v40XlRqjNmUNY+0Ra1Xl+Ss2XR0RjBF7
CLFriIwaTJnU8aJZHDB7fVeLFktJh7q5sYeoSQjZ6jJjobtYCWjT4dFYp4UjVZTOd3tgZysOPs6h
JXgrhCaLJob6e0KCczbazKqMK2OQafEKkZsbsHAYk+PFrvS1a1h5TxkvVraATzWRKFJJr9HctWJk
j2VZl0n1bmgbcqXvyveLTMxDxyoMZ7/RD3GwEl3Qi+OSQoEGvOyCozYo6gAEft/HmqREFtFdoetK
MAVW2XRWT4p+zrhct2hwqnGC1x8SvGTI0UDelkjFLD5lQ6ulMnbwh7+Jkvu8S3dIKfY91TgKliTV
zDAlQ3Qqaz2NG2hEWCDhFdfNrnH0MrvM54P5WOfJ8dWOsktoqdD8+ujz3tFL4FG5p2Vn8qRK4M7n
VVwChb6Hb2OMUEN1NZkqQH2gLpjYla975GG0cUT7SL24kK22k+KNG+nSACCWTkNxBuPJuEYwNvW8
92URVA5E7P3+dG3dUKVmZ/2YEdC9+DgKPhs9yNG9UWulekI8RZVw4tSRfJ4Y54dpAD1K0boTUYHh
lfg9wbjDwsjBOAlLkD20F2w2A/E2Pj8vkYRTgbQ6s5bOn8kTTmj+aYPIFc7a0vczu2PFnrOpceL8
y1udxNGiaGnqkjtq/hDi39uMwQQ0LoaP0ptrCk20FTW7b2ZNVBHgjaflaQ7NF9KUQRp2N89TWnJr
9eBxOjCjQNxDAve9CMuNBqrKbhnU7OU0ylWkdgYoBq4Ae+6f8P6nOv9+s+udHqCwrmkrA+XznVsJ
fj5J8QtDQKtFtJmWSVFwCHjrOeWkve+QSp3Zu2K/Gs6+VvDL8ZzP5kh3BOIoSrOdJZ2IM6CwrK5u
X6RCQmUQFH6YwjC8R9mr0tgU0c8mMFZIZ9MMOd4l74TBoIjUFFzbclXatY2T1oiuAott0WmEyz78
vJxBk8jccCev9i7KNDEFySEv+3aMTv0G1WW36qEv4VLKSp/kBeQa9mQlL9gxgw40YmCWBLcsfbcF
i9xIqo/evMnmx+hd9a7sFI+DG44mUXQJdNmWVXquYD7hLhyj0mEKPfeDc69KCYjhJrQ10a8YDOyX
R08HmAvKLWpbbSYLJV80cbI46fA+ItY50cyoI/0NFAyy5+uaFKxE4zomALITdqUR7GB/W2VFwHx1
lF/p98vNoYJCfO1beKOWYP4oZZwlCBjjEfTsHYKukFqRmDo+i/I6u9gsqIifqKX6I93i0pJY9vZt
7vtJlRxq8xggKOVfAMssU1nEW1k5oIzLfsWiPjcoN2laIaFhSH920KNk9Mfc+IATtogP6tc0h80K
i/Whtx6xNg2EyQYC7Ol7b6WY6OeQRWZ5vT7w0kpb/P4Bn8hkpTLL3yknogJbc0xOAdivlxecvXDq
KhmTQ+WYuySJ6hinpVBgLa9xUDG8WrWmZ5hIBszKjXk8Que7EAR8D/SLho7cIHr+treBhbw03SIq
jvoKySL/rIA2fIK4GnR7kVTeu+9Wq7ULQR4jv16AjTwtNzoSjBpW1GWqaoV/v4qxnLMf/fMFAJ6h
ZD7oE0WLqEnXuDYUj3xqRi9dh5gH+jTELW7z1dRb7VTdjJOsu/vfrNVwMJI6QjuBLqh59b7Cxw5I
B5+f+OXjDFCMQcBl0oEr/ZZYSkP5lo0pIM9SCIt/VS8BmNl2Tg/O5LR9p1Kw7q+5ZQql+d3luvjN
frDK294ZQGUbOmKmrg16ZGt9fGaay5sVzLk91Os6p/xBMhvrEq/z8UDZV+s9CTgITaaInuq+XxIf
yFoR0tH0oytbtj974juv2vDpnjxZvrjzTzGHfOCarDKH8jhKPFIGhXfjkGSdrOCfVfy0h5cmOKEH
IBIjJLNzbd5a/HQHbyZJjJpqpNEBCl4of2NKHNJ3nC5RwIOvE7/PGqLyNgiPKA9SzK3mmRuiP+ch
qqYu9l2VOV2U13WJTjlvwAs0JIQtM6wnB9RQzy41XM3eiSs/ix6lZCPHIoFBcLIx8wSGtUR9H+bK
eWUGNVH10zY6x0ybMj7V3tnnETzP18MA61ugMXoes6iETxp9eqCoWoTQoqDsdoKDEMdcIIBjcBad
dvl5dV1BNK3RfZf2T5vAGrBSUTV87pkqa+FfDX3HEMVWdwb+PgjdjgtKlMuqHRZgW5bHL/A8V9FB
5NF33gm/BAM4r9/lvrElikAQ8lSBXVhzZPDK3miqyVUyeO/wkEl/oFSSbLEaN4DMnBD0r+wmuTkm
ijptqVwr46EFkDWFZ1OaYTdccDxoZSSR8cff1iGNURz4+zwJ7c/T/KJOZAVLu88rcSzQ6VnO8Z7l
21rx3GT/wd82tGbvAGOtzIywSU6pJKO2pB9e+oeiA1Q5jT6p6pAxsmDz9bwnhzS78SPgiz2ZGwWm
/r07PviE87EOYxJ554/BI+bXF8u6mifeyyK0Lvp1zLWDy55L2JRPV9SrUWyI43WiTXN6W9YzGX+7
GdqifWUmbhtZ7oPBe673CnMmFOVI4sq7YJkv3CR/8b8cYRdk9cVjURlYXf2G+XsRDg0ENE4o/FK0
dzSeG2FGyOpd7k7UxnPzXTd4LavcXDO5DCwLJM79UaUYHjqEPGuIabaaDXrv6yfFH6RY9X5ljx4f
BQX7yb4UaDJBdV3hR+ib76VFL0D1U6OciQSGRx5RJXW92t8asGfOpc5j/caHbirACSJcjEBtbfwe
BK3+ue6oBbfSz15Ehte2eBIY3VnFXaqCCOZHMKhL7+q9LE8Nzv1AY8izJU33GyO166Gt0SzM+kzO
BxmUZUO/06WRBCAArdkMw6f3D3OLUkk5paVhzgyIwucvXYUmWthnbz30xL20/Uurd8R3D4e59xi2
xS+jb6Mb7A1hp8UFeK99Nc/ufi5PMcyXQhnIGw5/VBY0REoTYzKydVZSaagvVcgXlDaTlDFRZkag
Lt3Ce4KXArEzDUKsVe1mW+RNJMQ1zhrBqxeNydufXM7xn387OgUsPdkRfPiW9WNnjyBzYCXmed9e
wUy6h54C0rAvq+e5/CFzl+bmNCBVOM5VJWHSLfCn21/dQIoHI2Yuf94bPXhsxC7HZuRvg/XMMd+A
WjJUzLwI6nY0U8itDliOl8bL8/ONe2hF4GLsVvfgUayL5kp8JGY0Yh5oFjDhOD/EZV6/A5SU+mEd
6AZE3dok7Ba2x9PY/9UTLCshDE+KVZjC8djiByHvs5mZFj3EuFK7jujh8yLcBW7iTajdFMiXNTsK
lU5k3CE+m6CTuAvhpwhCXov29NcOZ1bAQuuysupuwIH/IppJYESWHBMXSBJvrCR0iDsmTS6S3PpM
rrHpyuHyMCAlXFJN6F25P41DqkvgRXSusLIajdvWIdB3ADfmszB6IKcBA2pPOdMjWZvRMYByXV8A
ICkMZrFHZX7F2oh2oeoH4LbbCY76nJ6N0gqmTgOQYZClAGBw/tEFSGlP0ueFmxtdWawmE4ppAVDN
11znPnlNpxfik4M7M5rcyJQBNjwnEzmgF0bWexAr2DyieGdsqMrM3FksTusNwDS9Nnj1vlGirmP4
JiOIuksXdg0Nljqak+6iyfXeINtRMMWKfQrkjCUj3MW7Id52vPyMPWpWehIHMzQZl5Bytm2fJb/0
WDn+lfTwlGaa0R0/iOxuF1SzQuhq33EvT9Bh+gSiF2wUYfp0gavi3l43giRoN69Je3+9eU9NThtt
51aJI6fQL4c5Pai6Kr4QD+PztUZ841EM5F62AQ590EtVktjDDnan6wut8137p/ev7uFz2ze/g6E5
XEcLxUALUIbS9z8r5Kpj7FoVEA5wk0yiTb3DH10F3gpAgE93gKFnH1D3vleOG4PTsLSuEJemxWzJ
VR64z+uqu6mKyP2Rkob+1XBZQS7X8NokBulHyuchF82i5yFtrOVvHCtCAGBblgJBjZ3B3zm/Iqtg
CYzGEgeg7OC0FSDP/jvKY/4Bk+X+d5IVFQrikfyGIN58Tu+/aCjAlv6GJgo8movDyLamJnN1lth+
Zp5SuXCDAM/weqFarDf5u/eWXTTSZC0EcfAOL29eNUIWYxJFJ0sbORpWfZiD1gUfhkn7ATVRc4HU
SURi8Fa1kYmWWWGicNxKljr4Pkl2RZd2PY33qze5ns0ogljpkxJsF47CsBF2a5D5JNTKeW+RMAPB
gv01LTCCWGMyUb/gzSodD8FyIEd+Zob4wtWN19I6eXfk9hEFW/BpK0aGmfmO8KRDFIU14Ud9QiKI
s5grgNjmDphkqKi3kGgWr7g/9jkyMTdjNqcC5lOPgMjOcb4PHYM11bU931op3S/0PofSHHowTiiF
kjtJ6oLt6MTpxDPnKLz50/vazBy6fF+HmOJ4xRqZxH5ANl+SNEXEWLy4CItlct23s7U5Mr6WPupI
Q2GIjRgiJaRHTZQzuUv6croM6mNqpxN/nr2Yp73mmX4Xd7lsgzJjgahPnK3bbCSe3MMiftXY70tk
7oC7lb6lEgv9GnJJXI11cDlR48dhDjYRjVv5qjllpeSNA0Qqd++Yp90M/mTtDspTfgBhkiLgybfk
dZwycH18442pgKXKiL23Y9xGHycw81RrxPV6ilWxUOIpyu3Ikui/GFH86MwEOuHLUVEe2XtBFLiM
BT4UsgxfP5imBAImE8CNy5bG+igB1uB++WGU1HLJVkltF985kBVqVn2u32xSRVMsEpuVbU2IA24W
BanKYdLT1dq+H4uhLUp5bKsTuolTk0c1xFR/glWgMnX+7EhutNRajygpicJTc0dt+m1K1XPE0M7i
PfIkTvOeN0ljJSEXdeCDcoMipHLwW8cgTlkW5BoPhuPaL6vX4NMhfIf0ylI3uBGfZYcYao6DCBLy
bMkXKsD+9y+1bz6XPNxO/bO9SiaR7HeJzbwirDiuwRkv/9ThftfnFT/yPf0zLeoxpZb22X5hL1tv
HD/0R2Q9iBuNfSqrMZj8QeOhgWaneOBHEF/U7WbDeqYQSXjrT4+PUgsV4gBOPzdiJtAbGekRWThD
hAsDZdf7iJhOR+nTkrf5bmsZg8UWsRR7KJ3I73JGNQitmZ4OaPNEaGCbHEwhdP5gJ6j80/F7H3qd
Nn9O2/74PkJcOnpoLHHVtz+pQpDp5dgeOlVGELIJVnZIWaYLtKPa8lgl1Da5gYkPRjMbw1c528Cq
Mt6hveiv6eALznBOo+NX+5Cqx3vIQRzY5qhn8fAlcTlsgU17c1E5onDihdDQ344bZZWlfJ3vEJiY
gtTutG8YO45viHJBmAh8BmRGDsbTSwWtDoeELCnrSWVQBJba2tlMwpdqQ5k6amT3wuP3AsMplE2K
vEF8jUBI4J/T8rw/GNbm/aK6leb+MAngA87fUMBJAzjdIxy5g7YXwYFMu7SPEgb/aCx0V/sK4hlV
m7SLlaBcfrSDVQZHl/NJBXNuk11+3zGm5gaZovLOc2eVUGLJkhVnNjI5Hy5vIhn7tublfA3Xus9g
KJnfNNgoqylShp94+Ry8y4kZON7T9dJMbn3yhLsVVm6XWyy5suH1samv5UPo3MAjVw6yes0Bw5Uw
dofmlIjWW5g30lU8aHS6oHfFVYJoyC2biecvx8FnAWhgFf1jnSIQ9xCecv+Q+ZZfg2T3kQ23fdwa
i+6EshomDbGAIHOihd+Sm20SAy6ri1y4/z4bm/bG7yHpQWWD0Tt6ZSuzeTCJQHh5ihoGwfZKqPQE
uFx8hifDBh/gCzCNRmYD9eKnz9PZkrjdFdcXGkZ1XzaveOMNdftVdFdkTGVDBpKw0hhgz+BZKYto
bQvijW35H2RIrWS2QAzhCP+oidYYo4jvLtl9Cgf40dyrDS8TxUwnDcIiwhv/7zsxf/rmYUgDxS7J
lgWsJ1pPJJBpDu/5tovbLOVLTwskVJeNC7S/Fj0oPznpMdNv4NKzIBHKcx9YtaaOISn1jTmeRLRp
/SNIQfDKkdORcz2wER5kVoMU0QO04vgGqgizkPfNtRXELdVryOhaLdgl3Yj4BJSVRB58zyNJaJr5
Y6c2q/qDi1rNFcxppr3bj/ZETAQSjRI/B9MRmCzT8NtAqBIX4Js+X0KP4ZVt2TsAObAZvYuEc5pE
qruiWfJUkqC+qvLsjAPUsqpZN0fLa0/J3CAWtDylNF74ho3qLuawfw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx : entity is "gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_51 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[17]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_8_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_13_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_14_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute box_type : string;
  attribute box_type of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair82";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \cpll_cal_state[15]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_8\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cpll_cal_state[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \daddr[1]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \di_msk[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair74";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_11\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_14\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_6\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_9\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair85";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[9]_i_4_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[0]_0\ => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[15]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[16]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[16]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[16]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[16]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[16]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[16]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[16]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_51,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
bit_synchronizer_cplllock_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_22
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_23
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_24
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_25
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_26
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[14]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[19]\ => \wait_ctr[9]_i_4_n_0\,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[9]_i_7_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[17]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => U_TXOUTCLK_FREQ_COUNTER_n_49,
      CI_TOP => '0',
      CO(7) => cpll_cal_state2,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      DI(0) => '0',
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_35
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      DI(5) => '0',
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      DI(3 downto 2) => B"00",
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_48
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_51
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_4_n_0\,
      I3 => p_18_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001000101"
    )
        port map (
      I0 => \cpll_cal_state[17]_i_3_n_0\,
      I1 => \cpll_cal_state[17]_i_4_n_0\,
      I2 => \cpll_cal_state[17]_i_5_n_0\,
      I3 => \cpll_cal_state[17]_i_6_n_0\,
      I4 => \cpll_cal_state[17]_i_7_n_0\,
      I5 => \cpll_cal_state[17]_i_8_n_0\,
      O => \cpll_cal_state[17]_i_2_n_0\
    );
\cpll_cal_state[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[13]\,
      I1 => \wait_ctr_reg_n_0_[14]\,
      I2 => \wait_ctr_reg_n_0_[15]\,
      I3 => \wait_ctr_reg_n_0_[16]\,
      O => \cpll_cal_state[17]_i_3_n_0\
    );
\cpll_cal_state[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \cpll_cal_state[17]_i_4_n_0\
    );
\cpll_cal_state[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[17]\,
      I1 => \wait_ctr_reg_n_0_[18]\,
      I2 => \wait_ctr_reg_n_0_[19]\,
      I3 => \wait_ctr_reg_n_0_[20]\,
      O => \cpll_cal_state[17]_i_5_n_0\
    );
\cpll_cal_state[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      O => \cpll_cal_state[17]_i_6_n_0\
    );
\cpll_cal_state[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000E000F0000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[5]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      I5 => \wait_ctr_reg_n_0_[3]\,
      O => \cpll_cal_state[17]_i_7_n_0\
    );
\cpll_cal_state[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[10]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[7]\,
      I3 => \wait_ctr_reg_n_0_[9]\,
      O => \cpll_cal_state[17]_i_8_n_0\
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[9]_i_4_n_0\,
      I1 => p_13_in,
      I2 => \wait_ctr[9]_i_7_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => p_4_in,
      I1 => drp_done,
      I2 => p_0_in3_in,
      I3 => \status_store__0\,
      I4 => p_25_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_4_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      I3 => p_16_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1__0_n_0\
    );
\daddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2__0_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[7]_i_2__0_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[4]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[4]\,
      I4 => \progclk_sel_store_reg_n_0_[4]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1__0_n_0\
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1__0_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1__0_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_1_in10_in,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => \cpll_cal_state_reg_n_0_[31]\,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[9]_i_4_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555555555"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[0]\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_14\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_13\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => \wait_ctr[9]_i_2_n_0\,
      I1 => \wait_ctr[9]_i_3_n_0\,
      I2 => \wait_ctr[9]_i_4_n_0\,
      I3 => p_16_in,
      I4 => p_14_in,
      I5 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_14,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[2]_i_1_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => p_18_in,
      I4 => \wait_ctr[9]_i_6_n_0\,
      I5 => \wait_ctr[9]_i_3_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A2A200000000"
    )
        port map (
      I0 => \wait_ctr[9]_i_3_n_0\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => \wait_ctr[9]_i_6_n_0\,
      I4 => \wait_ctr[9]_i_7_n_0\,
      I5 => \wait_ctr[9]_i_2_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state[17]_i_8_n_0\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[5]\,
      I4 => \wait_ctr_reg_n_0_[6]\,
      I5 => \wait_ctr[9]_i_13_n_0\,
      O => \wait_ctr[9]_i_10_n_0\
    );
\wait_ctr[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[13]\,
      I1 => \wait_ctr_reg_n_0_[14]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      O => \wait_ctr[9]_i_11_n_0\
    );
\wait_ctr[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005557"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[3]\,
      I2 => \wait_ctr_reg_n_0_[4]\,
      I3 => \wait_ctr_reg_n_0_[2]\,
      I4 => \wait_ctr[9]_i_14_n_0\,
      I5 => \wait_ctr_reg_n_0_[6]\,
      O => \wait_ctr[9]_i_12_n_0\
    );
\wait_ctr[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      O => \wait_ctr[9]_i_13_n_0\
    );
\wait_ctr[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr_reg_n_0_[7]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[9]_i_14_n_0\
    );
\wait_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \wait_ctr[9]_i_8_n_0\,
      I2 => p_18_in,
      I3 => p_13_in,
      I4 => \cpll_cal_state_reg_n_0_[28]\,
      O => \wait_ctr[9]_i_2_n_0\
    );
\wait_ctr[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => p_17_in,
      O => \wait_ctr[9]_i_3_n_0\
    );
\wait_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[13]\,
      I1 => \wait_ctr_reg_n_0_[14]\,
      I2 => \wait_ctr_reg_n_0_[15]\,
      I3 => \wait_ctr_reg_n_0_[16]\,
      I4 => \wait_ctr[9]_i_9_n_0\,
      I5 => \wait_ctr[9]_i_10_n_0\,
      O => \wait_ctr[9]_i_4_n_0\
    );
\wait_ctr[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_18_in,
      I1 => p_13_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => \wait_ctr[9]_i_5_n_0\
    );
\wait_ctr[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_16_in,
      I1 => p_14_in,
      O => \wait_ctr[9]_i_6_n_0\
    );
\wait_ctr[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111011"
    )
        port map (
      I0 => \wait_ctr[9]_i_9_n_0\,
      I1 => \wait_ctr_reg_n_0_[16]\,
      I2 => \wait_ctr[9]_i_11_n_0\,
      I3 => \wait_ctr_reg_n_0_[11]\,
      I4 => \wait_ctr[9]_i_12_n_0\,
      I5 => \wait_ctr_reg_n_0_[10]\,
      O => \wait_ctr[9]_i_7_n_0\
    );
\wait_ctr[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFEFFFFFFFF"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => drp_done,
      I4 => p_0_in,
      I5 => \wait_ctr[9]_i_6_n_0\,
      O => \wait_ctr[9]_i_8_n_0\
    );
\wait_ctr[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[22]\,
      I1 => \wait_ctr_reg_n_0_[21]\,
      I2 => \wait_ctr_reg_n_0_[24]\,
      I3 => \wait_ctr_reg_n_0_[23]\,
      I4 => \cpll_cal_state[17]_i_5_n_0\,
      O => \wait_ctr[9]_i_9_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[10]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[11]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[2]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => wait_ctr0_carry_n_12,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_15\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
XL0vCpwJkpY29C2iE4LPlf/odeUNPw9BVX/J5pEuKj2Daef6TwO4W44ER/rohRxort+oJ1FEnjTl
dO9suKxGx6l5qoEu601AYmdQx5qtrjpt5ZGKiDiqJHQu0sNZj2OpRSMBF2+xpK6q1k0YwWEsL2yM
Dk14qp/TPBMp5RE5dog=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Pk367+A7d85WWbWihXnmNhli57Ii8GCSlPvH8qHqwzR/ezoXFHJelkpzH2yVZqsPrfmk2NFaOsEs
M1axqfiNh0tU1KMP7/T8Z8SUUXEL8RHmFLGRFGDFU09+/htgWkyd52BTRgIK4xxqdNeHRvHuh9eO
Xoc91nJGkr5lyxxTROPFBa+JdoqRs9bDqyz3atfFQej6vJovFHG2okDG/vCx1XB1qvN+e1+epX31
2giRBGffUGfZdshykZtf0S0Kj1hobLe34cMhJaDdZ+jhjN6QiA9PF+Uhp/S/A8APv5yY2pLwZJi/
lx733RyXkWqUcnNtuuQXd+cbVvDu8Nkgy8Wrqg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
PSDriSbxCGy1IkAQGX1Dpf4e+G70LYZYfQvHhkTdWu3f8dIzce38bnZUYwJ3PFkbLPD9xdrPHXpc
YHffwh/sskJmoWdc3xCXegJzAt03leKM0XeW0QDeuMElufJyRoPGciV0ISzDtCccOegxRPMnXkzI
kE04JwwijsIe2HS3mWA=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mY+SycwdugcaAAgVirnNdFm8EBfn62CPaeo94BjJZ+vU9m28AxCSwDD3tD06N21maLpla50ThHcZ
2+106fXzJsWtL9Pz+RPRWduaY/aqQj9DI1lsK962ves+UJ55hZpmrK6XQ0LbTkTACnJ+rbn1XOr6
Sy6zYwJAJc8qnHmIgrQxv5S9PmPs3PD3w/KTPcknzXMtlxwEyfFFJv3qUPbJf4hQiKWId/2N0keC
yuxY3jIMroLsnWmLHYAHDH+KBlPKhm0T47WRfD7mAEUsdvMGdJJMQSAz7kZj14OUMXw4DFxp31LM
Mdw8lsakafIjy2kkFUJbghSGrmLhS9eejA4drA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XD7l6Li/98UDd4ASpKYFRLL/Bm3DF1ctodfSWQQYkOkHw+iPJrP4dUeL4uxbw5cmd13HI9d/+bl7
flwuZn1ZsI8+fTLM3T0oYPyVEcleZHq0WhbH4/fAZVtG1KCzFHAkmPbLs7uv7CMumqjJdmtmn5+j
xPyobFsdk7JkDBGTpiw6sLLYNRajRDRO+TtCCooQg1oZ9mbnKEQn+ccjBbpltTTovGTXxvIys5QE
AyX9dO8uSwtGll4an6rSWFnl0uDG8mKULJjCoJCx5igXn5MfbZyoun9fmtC0oBi6/z70Bc7Ngf/X
BxC2PFv9du+wdtufsrRExX5CtLY6SrrVbYmgsg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NnkpyUpgSR1m9dLBiJuJuOGCGzGq+qYsW2dFPuHEdelcqcyBjCfhAHOxsPTg47uYbXrmZKPQT9oB
mF2IFSybwtNxfbYFoozuT0BNJ/5tM80X+LXJbFfCwvgBsytlBfwh0uSzLrHE/8Rj8J7mLWry0qh3
iJAr2rFe8K6RVUpdeiifjliMaSreWEgvFSdo2esnYOcHcjY+Hu8svZHAEUWDKh73U70IF7FdFvqF
XO1yYXuXJRiceHuJPwpgh+dKsPDerxr30wA8JeIZXlrJf9HlT+0dlKVBCNqzJaYEpnPDQJz729Ff
Z07YHgx5oCRnxKUnnjT955+n0UO5Bm0CbNM98g==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
C8Tp/eDRRCMOwHxdxcUmbuASA2jQT5JtPZgfJpftbLH97GxlWZMNcwUflF51EUdAwd7Ir0jGS4SN
cr6Uva26gsckiDjhmtq68IVcUBq8iifyFtfwFTkAYsSR9t4iFExJQmqmJhRj/kjacbUMGJYAC6zR
h3ljNiQdmkYQpOt5jaSWP95maYRqXft/7eCGmAeaT/hsFmBP3RQOCK0k9gUhLLR1PO5xnTyZjGQJ
VCk/JVMUOSmN3A3j8uruhVvih7YMqPc9iQBC+HtbR5h4rhfWuy61XFdNoAJHjYVA1tYMqW+AEV+Q
1VtSSnB2mmxlGlAt5Neajfvuyy7rlpFsJ45pjQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
xpgEYrMDyzTrppjK9pdbdERRVcGsOM1wehgNM05p7/GPYcE/Ldlf0NddSTOkeI7hjbtKJh5O+mOM
1DBGpPYqiLVAGGEkWOjemutvTwnFlOgFP/jBtscvT0xoJBauy19XM/qMu2zEdGpo+cTuJWzONd/i
3ghZO49KQIulbxfD2jQCC9rH6BOq1q57AbVoYFrWhtZyeWmQYWqoBBCoKhU0mW4HcQbiWcYymJHT
F7Wl3c/rvmZ19HaO7JHZa6PyhFnE8YeyhkUhNO5fcvZ7gFHlRumoJS365hjRroAoOu/CLJR/eLzy
ipT4tHFj/T7mhSJUeLz7A/6hK8fdFLzSZwEuZVstx+LDWxZ6pst0+57+uQ0enpOHMLlWG7IDZ9AV
vnJhH0UrMMbR196CYsdG3cIByN27DizesnW+jNkMQBaswtDLtVZnbdkXy8Zk9SXNXJvTwQegCw/a
5CAl8y//34XRWeFt4Wtkeso5A1iTLvpgBuH+GJMSKXA7KSxJoCnBU8Fi

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PtXIj+hfSzAR7L3qE+PnK05Exl2JklQ0WEvqE/2UzQ6NMKlYocvT6ipW6HQPMOEIcQZ0yLsnPM3H
AJTKwnCXBrDf9LrsG68+NcVRqGYlmQxBA+B/Wz13Is/n6cNLZF0gc3NyuJtBtL2Uxe3MwscxIw7q
kdbu2/O6Cyl0g687jBXJycalF9NXdTP1rxdkEcnqKylZS7CE4cy54owMRjqGSecZkwM9W6KM/LnC
gXlHpN84ld6K+TZYDQX69vk5C2jSfvikiyv+hOQBT9MYZBs7WpN6ZB7rzEIftz7mRrfVTftis8ny
vl11eoBQKss+QRJIL8eXborkKe8di5p1yilcPQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17200)
`protect data_block
0cMYvbCO0WbrAlBO5ng7zu96GjPiSqL9QT6MRVmbbnaUdimY55pAo2chVzpg/sFhgOE2H2lvyK5a
FoksgG3523UH3FhYUXYQTf/RePEevLynoJnCssxybKN6FFJ9AYJPtvEamUFuIdV+PHvoOnchHSKr
U8xGnx0XD1ccR43HEM0Y2l6868FKzF5w1BYhAEZUwiNhKGruwR+1zQgrG75KYlALg/QTvY+9B1zT
v+qDBFYpK31bnNVT5u5ZcKlajyB80GF0+z3wX7UEQO6GqVGbHyl1GNsmHPGQ+At/BwZwo57ioAPD
GGiPpawwDW6A2uNwyZvu+TYDL10/jcBvZYc5nyJVkhP1Kgg3MoawqaC7qA1r2JkEC7ExY0q15KEu
wjus2A1tyRZcYgEQ0sQKIRN6WuqLHb4HrSu+zajrD7NTxDhEJE19qE4m4YgLvcRSBwA1vjBwxLW4
uJfZFB4VDVj5QkOLL1bQzEqQmXaN8keAQ8nC5wtldtsr6CvdqOhtdnYHcUBns/LCflGlaHw+xIDB
+JntQHfV85OzCtw+aLVzmJjTpb7RevUrbDadGndeZ9GIBQRkLnPNfaskahmd0gV0oP4+eEMZMJ+M
H2dB2n8pnMv2pd6tkQWBrxHKhh7xSWdNg99F5YwLZsDrIsdxomZG+s+YZzMSBzm/ntKni0NE+e4v
ajIKPN3r6WrrUtnTVjyozIXK4wSX+UIwv9MkmKaTblj67dYcSYOixPnEPXwT9Za0mR9IjbLU6C74
qcv/LTWRh2zthBGwZudSNWtD/M9COlKxabPVfiqFAn01BLMsa9IX0/5pH4cBNWRvJhfsxCgHlAYy
pOfg9R0rc95KDf1zmt1TSzYD8NQ9PmtqFwuDHOJ4ADOXNsMo5T2+Iyw+ewrcQAobWxnqIGpq7ETt
wGvMNvJaHClYKj0vme9dY1e6JbzxX/NRuAnlYJiIy3kBUx+SH1f8Um1mreXyU0dABRqemCsobu6E
8woR6nsg5BOUBiFC1zX9bDJa8Llx7NTHR5GWQQ2UVv14LOqgBPcjkr75nRjpukNfMFUK06xgrHeV
9ZSpGVF8JPTtaA2WN27vRvuwQ5NsLdRh1EkHoinynnSwMz0zbUc4G2uyB1DoddDhGqseMMorpwbN
CWrZxJ2reMUR7NbuxNVoETioYT0U+6x3/Xg4uP68ju4jl0Zb3cDh88iyt3obDI80zb4GMHECp8Af
YlxNbewI9r7EQz4YzN/D2HAjaHfFaGcK0HyH1oHUFz0f0cA43pIX5yfeIlJnIdLPWLsLNrzDKMrC
r1XLpXQ8M5CvRPSM3MrRNDlK9TYeOKmMfZKVoSzbT9w2pwtPFUuUyvV3dTv0uhYL3hLA6hJviu8f
IhDrzYI1Arw0U2QIwtXIe0a/ewznSKMFkSE1a+QJl13fbMYPwfDlzqnqEhx7+RM3xa4PKVKpW4RW
Fo4JlyTgvMYj8QFPEEMo385CNQIF55xiEKQafAAmZaDOUmgiOYSxbderB4oS2UNt2H+UCR2EkQKx
F0s2iBnlqLFnmuw0lWvkymukuF9PGnMBczMhOWW0Bfsxyxp7ct4J2cu01vrItctXzO5hCohWjFBs
PZUjIuTMacUFzP15WRmLY2iD6GC13uE+YKXYQe4JDlH1uVZA7eo2qrEWOi9ywpxJzDWW8YyAmLWD
Pny+3XeY+i0QoEvqW3c59hnBVlxxMwCMIECLa6Jrcebaez6Gm6isbYUAnh0sREcsCiVi5g6j9moF
JKOrOYR72jweQwyyT418OmWdq+Ahm2j0+R0ldkchuzn0NqcR8CEGse7HiT80InxAzlPZVKvf945P
JCoADtneLzsTerOCm/fPTD61CUF0J1/gHYdQ8Mb+HsmRYyCaJsX+xGYA0cklXOU5XgRjyD8nXbA2
e0donbPw9ZgjCcgxZ9+k4mPqrHv+8Ozr4D1JIq7RPG0SLGMIkrl4qeKBllDnUzZl/eQfzIKY2SuM
ZHogPnkZrT5lyWvUkDl+mNYs/Jh9ndT9zOnRk1Dk36jjKhK0reiDHUvU1v0sUVbE2YAm4JD8zjtP
uhh9jbf5JkRwvbdBIs51fKXb82xxu3BoUBsalNa1RcT2Qy4MePs6XcN3elI1C+e06KFygXl1buSM
qQyGmo/YJNBUX5eFfCxRVCmnRmMPNW7Yk3ixvWymOA5lK3er1RvFvl16Lxhx4sFttOJuZoCUEYBJ
mW2PjLdAlJkR6z9oTCBaq/jam3adcSoFgH92x5koBTcFbkpVQUHlJ0nWhN+LeWIKSXJJntEBe2Yq
fZ7oVZUzdrXhndrwuSeKfwCeNDGJaedfCoR1p1G/X2eJR+fh2MZ7uz37EiKWwHIV0vd3hijEfMS+
ovr8yGcZxufERG/kpCaa74hoiad8QyLo1CYJp87iIItvFhh6E3kl3K2ZbX5yITPGI8mR/S1z500S
uy1sfeyCfB3WWrGa+F+k2nN//GwMBGX7KaHkaJel5EDlYckFrwkoytFM4aQoDe+VMpIQOkF2v8WZ
P36OW8ud+W+I5W8cjLlh0/FvI5/CRMSqqXcen4FV5vz35jKgRtvg1VwfBw8xXXvKZaxUOD9i5ip9
dXAYiVl0fSXsUOqwhG9Gqt/HPt7KASvbwDI2KDkNRbiHqCdlo+6LngNB7/7PbLY30xdr6D8L1Wjq
r+TKO3LkIZ1kQvAVGfC68XTEeT88pVEdpUZ0FpKNDQFWGaZiVfrAE03JOG3YMQNWIejFk3bZ9Oxr
YwR54HSV5/cQesrWM06Y8Zm+lkpraF1LKue+Sr1Tbg1vgJC/2wZtzCf3K52S7nkYoRFH/O02i4/W
ZlXnu6U7oq33tpw+f4/yF0Ag5jqKd6zEJ73Uo0L3h2Mh6o49dpdEEQRDmEqdZZqdRovVGhz04XL/
nSphNyOGRMNxHIWZ5mUtHLLD1y++Jv+ZW1Gzrwk6Z8x7yiauBhhWvfZCb9j3gyneI/KU2+UeAs+M
UCZOz1ltCLVHxaJE3u5KxNeZ1c0cksorT8YiJaMRqiySuNKofHCMAmGR4TdzTkCy983JW1y0wTuN
xZc0SfrUAbYipb91WCrVYpQWiCfpmh0D8RSzSLI5XRNygs7wLX7lU9mUDn0bfKCRQhIEFi0eq9I8
fZ6NbUXL27P7fLP+Wdni3FqWsqBg/iWQ6V1bbtLApCpnwMfghMygyMNub55wNovNLmAzZoFtbuNg
WQ6j9lWhDf8IN5+H6bp4Q4bF3+1dyFJM9aPA2214g5VZY1JVcUWjEa/X8eaFZmsv+QXbNFQ8z2s2
JDa6HnH5YF9EQxfjL/lM8N11X4X2+VO2iJpnr1EC2z8M6SDrUKjH0MScsCE8dJ2jjg93W5eKTnCr
YerM7Vn7kP5lpJwkp/p4o4lJfxYmh8Bxd0TQErxZAAzLQYCkuRbZH9jz3LcGFAM5Wf9lTSgzA1sP
aVhGPtcXJ5539Pb1KllEmUZomsQN1hTDwzZfhtkJZp/DS88cUYkBC8hu/8q2Yh87iCucLWFZIxGN
ZLiR39lTPMGr358XXHntf5RD7U18Ai8bV/JXw11zwYsZPNK1Io28jeq7u/RumLRyYs6GVuST6apQ
WdwEwQieeXlKxz366rOCKwMeQ1Q+gnd6pjWNjuunsaxorq0o7itSKk28EQWfWsZ4kOrtejCYdDHN
ABVN0ap90dwOT/9zV45I43ayYusO8aVyPvJ0HtA5Q10KNCw2NzEBnG2Du5SuqzWtJWT4nqJbIUc0
H6VkeOYwaeKlSqdFLVEKrxKnTViieYwJ6gM822cWlmkX6Tvps/Po9cvuLYWda5vcuz2YcC3VQCBD
P2FYy1dCbi1GQJX5JlTKUsEiQkOrKcpbY98vNIvFU/5G8jUJNT6/OvltBOK+e+Eo0vsfovTKEuh6
VPjnHCvxGqP9vL1oZfadeNjBs9w/NvUBUV55OWJrVsWg1gD1S3iGhsaN20AWzZ5oFjgZ3Q1kc8lo
Cj7C+2lM5Mn6c9EolcX19DHJiVL1/s7daYZZLq0yCEsAGQxzRWfVqIUNWP8c+72xbfs0SOcASU+E
grbcmJwHFd6XUA9ZhWwCMvbLV7ZKXiRo4C8MKYNn6NOtZCi7FamU2kOUffij92iQx9R189A72rNL
s2pfaArmFJok7Fm3YLrDb+pa6cMP8y2IPFXtsyD6s2cePHcExATEDYm4V61qmPVOIpSZzULE8Ixi
6yhMq9XZdqlSy6NbPs5zBQ/JyL4kRMo3JhRSc4rWnR1HOB2o4AUqn/SAIKewGDQVE4DIv4EvnOBM
zXTi8Z8O61ssmfCeNlhztaBDQ2m+eizSBzm37gSPPCCEPKBWmigm/+fwf2S4GyctDPGUz/rSsbQ8
QCgXz3l+UAaQkdsViLFsxe5SgiRiiLSRZ+G1+Yx8vm/lI9EY6eXsJ7n4I9Rssv2joNaNOOu/h3Es
Ztg2LMsa2mGo5zU5wGO1yfkxz7ihyis3+liAAIRgRjUBWcW+jrPZMbKkTu5R9hkvlZL/D8UNhdhZ
1cWEsc56cCNTx6sfGHJirlukMtAKItl3inwg3NASyYOMPynx+n46UwveuO+wyOTzyMWW9mmMv0IN
tUi3+HaXpb51dNx3uP9OppPl36SWIz/ODB2l6Sa2iO0gcEYkTE9v3yxHEGe+pfEjYOcUE2AX6Srw
4RRcxbuSZn+TDg8unUbS7xDYeK+axm2qwW/xFEBCQ4RDTVcBsGVRNY9LiAbLjVQoqMF2xVOrGbuT
LdMo3nI0+8Vb3V0q9IKlqru30PO4iXShF1NPzb14umo7ZCIxnUj8gOQ8DPg5tYFad/ZVWJUYQfhV
sZd4RCNEL1lwndLYV9O/ufFfSu4PsIuBsWqngmpnpANkB6yvyRDGwsoDM+dZVlDhWfo9aOvvzmMS
KE6kGLb7wwmG71ewBgkGGgHkjveXipztgxUaoVtrCbtUGyjSiH+QZTOi106q9zkTxEbRSTxFLfli
NzMy0I8BHzozU9oMD1Xoc1TqLxD1C0fHun6ql0D6TSa2YF581hWy2fwzkkIEomy3Ot3vpG/rO4gt
jo3WGktDZQiItE7/e1y+TGYMIgXLC7BCdeU5aH7cMO7HAH3Ls+pWYdpMeKWtD7P6Az6j/4z052Es
ToWd/g65rkwPADZOyD5v/v1oFSkCsUFdNYPWfvudTmrtiYp7ZbXx1bGJbPkL0m1ccM0a1CBG+g4t
uAZ494/0p8AzcbUfgSWmwAkTKQ2DacRaEFnvWJTe+fdFDdPmGjG9Qn8X0WhVT0ab4YxrR3lLtN8d
ONF+PjPo1LBwERDNyGY0ISw4tnewHGP0m3L07eEOpMkSVj0QdhZKxeRBdnQUAZdGOa0ZTF2r5d5/
2isYoRYzkEds+GzReNU3wgQ50lzZfMZ9shkOje9sHJfHTEgIkZwscM3konkPeAo4jtT7LNOiui2v
S0zLgRvr4tIkw3MyGE+xwju2vxqc1EHf5ByTsK5455HcTRDa5Dlc6B+JCBlkRu6txwu2DHwSZVlq
OaeDBwRWB2f/9igpwl5TO4JjOxJXibQ0zh3+qBCSNtbq0WS8rGNz9txgUfJgnWI0jjxJyS7aHLcn
Wav/VPZU2UHSVa61fNy0CVT6BlovKCbVnQAOpmrOfv4aT3aQryM2r4epMIgQcM2Wwipew2URVCIt
5hH00BbZmd7E2sgBMESyMvP6U1AceTWh79BgnqL3feS1OCfcsbCc0t4yxo32xlD4+V0flC7ObomH
pCMMjPsqQiS5u6Pu1BeoKPIwgckcWcCOX1pBPn7gNaB0p81WPAA21ygj5BLU54KdLsMPPrj+AsS6
H3iGHCv7VxJjCUEmn//R+HYV3wVwCHRZofCz8AZeYlwLncvDVB2r+7+FvboA/SDGDTWhgKzt5yCm
tValDbKU0omqNyzo/xNUgqw02qluotBNjjyA5zCcHpXKIZnbSqUig9aaLb0YfUhyu/rvCim3LMEP
ELZzymiQtxZJlvlvdKu4/Ga7nOr2/QMM804YMQGR9HzN06QKxR+0A4YzqiXAx8Iepb1kLxIR89Fg
0Q7WXZr1bMJZyFDOmGYjXNUKxos7amIzIWfMpZQB+vISzcPnrp1DoKKd/DUn2NQL4QRSe+3W28zR
iG9hyObE7AP5uWC81oXnWNgfKkCbg+O77R/rH+Bqg+yzdmeeV4CDndRb0zZNFcBbIPz+4lo7x3TO
imvaiRqdrncfQPN1GKbPaXGRjao6fDsCgV/FxS2T5QmVgKdXsJjhR2+Y4KIgJab9/s99EpJE3CsR
OaM/4CTITgDeM8KsN6FMHIgQR3kos2n0mV14lg6oenOeEz/1Vnk7Mw0FbpPziVco9soYqCfmNOWD
Ud3aIOUetbB1U0e9g1AR9sJbvuEn8JrqQUR17Ry3PJqzREEAK/W24qp30xsOeXrZDRavajF0/Ia4
LsjPKWYJoFXX4jJMeETDNYRFo14olxUlsl63XOQVU6lEAbv9WiG1fSrG4wGuiRTqd3wV6RXxGx1o
HxPFGrulTPOZU8r+7OgdaDV278YXQblLOKttEEDu+XNFDJkyTeDmFjNrMcXoA5iSsdyVuJuT9nns
hmUQ4YAfLNI3EMk92wFHr3ySxfiXaDYiqXK9zpjgcBQ7e+/W+gR2CzisV3SRFkuC/4vHEmyA9C7d
2XQVonvirDnP9tQOSB01WgtwzW9Tr9aB8yjW7NuwQ+24P1qs6+d3L/9rV1mr3i2Y2AKumUMl6BpO
BggX1j7arrfGWahoh3Dhp1ar1T6v59BVdgtkyZUaAhYjygDV6hmJnTwdBisfddhQ7XDEruvlcAPU
hFWMrb/VLYfFvI+Qqi2Jm2XmGVukjZh6Tzc0ytUunWRqSDkJ0FZUOuyGksntFvpV3ygvjmnviafX
XOofDr1LQEuiTNR6QFAVezWa9lwDYt7CCq5Sobq+07O5TLe9ZGnOt0vl6ysUxhNCCwZAI16+pAHj
HxP8Xnr4omGR3i72thqbFRnoX6zhaFb7fzsHEnt0r0mmoqY8lcLlwuTu0Yl1OACf6NUfIfW33Zkg
m6wMulSIIkfMZFZyj/+FTas4Vl28T+mvkfS5BbJeOP1fZk1MfqrZmXYmdB4FzkWxCFuSdfegY4Zh
z58T2ncrbkpBlIcpipCO4Wuht+dhLj3a2eLKTdi0MPUbz1xxb+JGgxHaKmQdqRDFWsgY9B4jpMjT
XlMjkfa6jsCTZDrelR+B2pnBkK7hYffCxiVDZ7GZFkf1z51bysENGHWcswm7p/vSFMFmk4kyVHs9
0VCeP/UaQBS3woVgiSUuL/PybK7QhGpVvgTVp56c6B9vKpQK7WjUe/u4JNGuHMiOc+JV+WxyeMNu
SYla02YMM70ig1NgRIUrvQGKnWqBaMVBPrES8WF37FPRKD4vxrrIvp0qK+rQwJ3GpClkvomg6YkS
QYXgC3f5WwPr6n4faA8Z00pS0Pqvxx9pTRKQRmm36AlFkapu9TWj2veFD5lr9A1NSmJPMb08nPSL
lZ6sNSesLrA8xO0a6UTCyEDnFJ3B6XY6h4sHauPsZc1jI+gmgaxZGt6nWJKqM/7uuzWuqh/AF/tb
R6ib087w4egyRbXNFs+rloXTaWfXrH+JVatNrr49kA4p806rGdcEdepGol17h9xhhvZqYH7MlnJA
FvrS3Y2sIN/1sC2Wvz+hqUIKnGiguiCO0oJi2NgTrVT/FZPtJcoAk28UZYDKv1mt8FS98w1mypW9
mcBLuDemnQ5qGF8Rxp5SuHsPxONpstilbxSKw8BpcNuG40LIYBw8QNos9l4J2RoCOsejpjKkvxcW
AlZKhnzxIp+A6YMY5J5Gynjk4btHpZef5pYxsOVbwBnpgs6sWBoop8c3FFaVDnfFtRuhg1iM+Ham
0Ogbxv+Mfu8qPQM4rFCnvv7HhVHcP2FhVUeVyRLwByzinCKn21ccz0bCw7hx8k6FEqCAK05VIRPm
x5JT7a6pmJMakNyTm3NcS0OPHrtQIo29Dw+qmPn4ulrs7/zwlG+XJatBiCNYn9TIAlBQQkAXhMF3
As+T9kGg3DKtxTlpxAzZumHFJtTnT+i2/FaWrfE4+PvKtDk6nArJdLL+Qw7b2rcosuYg8wyjl62J
2zVOuj0xXu7pTioeg67CVmraZzp5RtRGOY2etYG486CtJpAbHGCEC5xDiglofo63VdBmYZZ4a0bl
UAYPtv+YODgpmANXgk/rAXnpYdyNmD0SpMW6BO68IkLEyJVx7jX2VofFp/XJmEkfHutFQfXDwZLH
Y7Ktw09Kc8rrdYvjUtqhDUARv6MXdwL+G6IBdDwU5BHgeZ/odECudCZdlxHB3FXwPe8+YUh4ucuV
f5JBfFVwqJgJo5H7MNoZol/h5wgztdLt6U8ZulPSeyvoTpkSaD9axKiwlX7C1uBcH8XP/nu9xQjr
LUSOAo0Zwsa9NcdNTG8d+DwDME0JM4LsoIZWfoMi/4yQxvs36KHwdVjU5C7vT55bhIxce+I4c1uT
7BKRJOT/4vGdC9f4VUtSd9Pc5+8vwneXyAHHiKD2mpb7etl0M72WVkNjTq9ZiBlE3cApr50/fnR5
pxO7ZoC+vGFcispEp/picSK6F6ZCyAM37dX7fEricHvKaLOWvUSyVgvPiyZeVVtkLPQ6POaU04do
xjfVG9oOLtEszoOowJCMb8sKcxDne9TItI8Vv7c4BICzbPCNtp+iJf8tagQhwf/LulcauR+MWWVt
pzM9Mmmu0/unSHFsbgufJSdVYmRXf9uzHYbe0KXhKAeC+aDK3Ji8OLHVk4i/MBXh8OwfqgLtJvsj
2/arPYbyYy1qe4ZLGFQgTwqahDwnLEHd73XpXmGJ404JpVdKXVdIy1bHm/r3QIpL5jwFHHdKAfTk
H5AbDNnOviGpwwr1nTDo8DXuHCEH3VBcLCkRPTns5tS3rfMtFSXnEXYWI7o8SUJmtSQBwO7z5py1
WkIKj9ntoVuYxgZML5Ucn8cQ5JBugFXkIG7DJV6nXp5knTTTimvSRvOYpXi12aP9ELhYXbwsaCNS
YkGd/B4MXDhy70a0pNaYFG9YV0MUYPJsTkwZnsIbJA9LTEz+J+q1Qu171VFl7I77z/AuMFIUiumB
59kB9+jaTMdQE6yh18ascaX5scEW43lah8jzHgIxT5aEVmgTUvFCTUrm6jfO7bEV7qH/WRFFZCR9
MxkNYWioq7VV3ok2KLTtTVv1VaQAjTksZ7LmA/IRE+Bb5sMkvM82q1TqOD0A1Xkuk+6lFOyOdatA
ueuumXfDje7XSocqL+sBZzIfnV3/cYWb2PO+etR8sJ/n/96FN4C+vqGT7SGs9x5i9e4Tl1Oyhy0O
RcSPVVSzuBgo1ItwDxYUwATuc/sHw4EVSvakWdr1US59OD7wawa4D/SATBkaLdsrMRaIEAN4Pp9Z
735059BaVo+ukU6Mkmm9v68d9m1FyeG2cBanQE0+usb8YS7jGeulWz1HuDxXIvPBvv1RALXkkNjL
M8kkBUkWQPoL5LoR7KKx3hrGx9mFiEojZhLRDFsfT1SI5F0P59nYmwDh0mDYk0j+kKhvgVZxA8Yn
WS/V2iIm2HkDG2XrV6JW5K2//5g+OhOEI0Tx3HRvLXDcQsDcZ/MAEN7vrrze+C9eSE9PNNX+bm8Y
HULH0Ltk85uu4alVh46z/EPqMAcgV1mncBDHpq1uzGYung0BIy8Tyyw9XSyjukIBp7kcVPwtRoAC
ODNeCVilS58EcHMh5U9NiBycQ5hfmBBFJYFta2N+CAV9i+2ILuuPSSDYuo8srQSSMXHca7GybawI
Nx05itP8P9OKcT/J6dHA5w4k/aJ8/Cbs8ts13x7aerzujPfEvb82NqZk6fWQb65zj8qc2vYGIzJj
3IKz3UIkgxHdORiCSI5ExGBFSDzjvnZNPonyIHPpyUUoT5qVqaLYwez/2XPTF6yBsmDZxwytCOVe
HO/3HG6R9kfXhULN3SKb7qPOdN+DwreE053WhvVPdHr/xQ6Fn2GSY/FPVXHrnHfuvyuxltrelESk
ngSe1NIy28r3IyZhIDEQtHyR6YFmCLEHaBzMA20B6xj+d9N1Q1HbtraU8p3FZWPvIlWQ1Ud6rn1t
aRioZR+dxqikpSzbwhAKPRaeSLA6nUc+km4y7x4aVGj7bEs2XEmd6hmPYyzmXb65ErEaVEi7Naeh
RRw8vlZxcAECrtTxoU0MVViSvbr6JW2J9xE4k67fmddpW9KRQQLSjP59D1Dp24BphZj640+1l0W+
oVqjsPoCpJbJvmeIsIF7yxZj0cnd+QTJcbpln+NW8JYxB/h56NxpXKLG9Z5YmmGH1T+KoAAsiZ2P
9kp/cy21nenS/LlB7QivLhFCLhKxV4cKorHZ36Gt1+OaoUPSoCvr7QqKJJPORAjwkLHVLBvWcLqD
6N4A1tK9sCIXFkVr0ZyVyxoqW7gVm84RjV4c9lNeWG5LLevgeSEPNs+gIYWrPIPO2u1wq9SwC09r
RUGShXw7mYWlhCeAM48l8SDF0LsDBubpa80rk41S5j/ZpDfauRgA6W223UgcD+9+SJIYK2g0QDVH
BckmcuOH16/RBzBLpWRE1Y3008VAB1iiXpCA2KObQIMCxcqrgnDMK5sP2wQ5w6ENGWpdIyPHPhCp
sM9SKzujuYPVFcOCwx7Iu85iTBSdVB9gXeHwmU3TYuINRcodOSbJBbVJuDB6u981igEAjtjchpkt
QjyGfLrKrHRAhUpvpZryO2lu3v19sw3SCO2TWGB7w3HkicyoPeobEjDsP7kVHIjlRPZgI8hC1qXP
g9chVaZdzBdAJ18Ni9AiokGTewQiry9TSX6+Y2/PiivoE2Hveo0tsyvKPJ9p3DWItB7hgHsBT/uw
vWzcoGOqwfZHejX3yMwdypXG2ErWCjBRME5RPT6jBFqAxYmcrudyPbrklFUx3Tu3i0V8wJymTTKy
wkroAVVnkbJNa3F4ZdXHjvCRq6N1AMmdEtmEFzlgI/2E/XrFC2K6aGEhjVutMIDuY+isYMcK6TXv
CTGOe9AZTbnIjKqK5B6XUlwC9s/9sAR0wZA9VF3mUQy/ZOMQFIbL4Np0gC7m5i2QrBQixZhn6oAB
EpKT5zKUb4Tq4oZTtPhTchi34n7oZT50SjHlbt+2crkPzOR2TqYRUq8KWOqnaSomKUKLNLCGu7yB
RSzChH0AX7dIVAvQZHV61r60iYQVIS7EUlHY8oiAnHdKgGJwV96V7/hFlZLWvJAEIEY8ZhIy9ho+
yzGU+xn+BjU1fHyOjEpZQmpjjhetqwmQ9ZJnH0VTgqO5rkEqsmvdXflxqjFTL9bQrdmjSd0ZiwJd
4MGeoxGC3yI5PPoON9SXUTRbsPWjqPq4ExVpaPCvDgbs/SOpAbmO77qVE9uSXYF8YhHZgZKhojN5
+XrYzHBlZ6DHEXJPjbhENYLjGa0iQVe6+IvWjGcbrtbxVB+Hg5KcUflM2VoAcHLaErR4a/nkE69a
n8JEfrntYlhRipfjUOQfaRu8I91akslJOlmAVRbAZy6lUJT/IPq8/551ik9zQGLPApwwxPHmyN8D
dR8kkjCcxOn8gd4p4wRhLtjLPBD72caxaTHoZ6RyY5/Au1k2TNcOvA2/GWvs12TW1XUF+BgeGXmk
eCVDe7JS/oELl9IoQjM4y1sJv89Fo+7d1JdyFSX5vxjeY01kWL5Cr3VKB5Rry1dJ7ALxKDBmkzM7
jCyNY7rzbgbkevigXEE9fNNGWMeycRG8Qm61I430b0sArVBNfWcJA5pOqqT4eHmCF3hFIg2XtBXl
G0Uay5dXUD/9LFjOgXAkrUSl/IowZeCPn1xP6EwiYpxJm6W4zSrAlxxPq0rbvyvoAuHEXnka+YLS
l4DAuvcBH87fz+PSdygDnMcuew97XXUbDpAU6e6ITFFRCGdkFBvNKqKZIAHosysxXANTn/IPim8p
Skowck+VS+ldU5g2tizW5ATnSYqOoLgkcgOE0Et1TYY8OHfMFttPXunqQLYF1w4g7DmEPLMt3bcc
qDNgsXT0RnM/RSiRqQ0vML5alRP8wIJkQ4OevUJYbSz1F67xVRjkJk1w4jZ1l1lKOQf5Zj7GG9Ht
3UzUXicoEvHM+XUP2gGyAAhMxGc9EMwCoc5VNmVr3zbLOt1Alm7VeEpPXsUm2DUr+PAZIeHMadhq
RCNDoJgalAiE3kVJADEpV5j5pmJ3Gu90+d/lwC/FKlBtJzCiQ9Ug31qsps+wMbTIqkfeuW8UstrR
J7aFsmUyJ8LSb9nbp0cgz4GfZ5M21p9Pq2/ulHfH21DJKlki3xGty4rc+3bDfB4xzGSG6pOPQXTv
hNeaUc8wKy+0aheYOQ/BxVQV8PbRHFfxkU61myKjWj0vkAwplwhLifaTsjBJkuZT76BqSy0DZiqX
ZWVGZnc132HUH6XXt+towPOZxxIsQ51LjTXS1TX9XGuQTXn+IxB7qoX1tLjT8sbSZtLSYQP+daSN
PR8y/ZSfLS0UCSqetDbAJD6mELriDmm9GXkUreYQxlqinjwuCHt/fw/5/dBJ0LGKG+6tr7vzYfS5
2Wj7Cbad7xOgeNeFrbue/tCC/bTKVOAR0bZBVWvTqXrpbaLcanuC7U/HnLAEJcC8ppLtqvgevEmA
ymX7Kbb2uG8mRSP43aIpK45fy8zGi6Ug7AGPnh67lBrWjUEI0jEczs+EcFGOrdVmRqOq7/ias0nO
56iAnAnOesZ9b/hmnQKHfX96fWPpM0OMuS1Ag9GzVRZGpPPXhFj534n+DzLWXHp8r8XXfIGDkpZ7
gFSi8SjpdLtO+ENa2e+CM21q9g2rhTQUiSL8uvDf8BrwHf3aZTV7F9dl+M3qMfjFZFnbcUxhNCbS
sKQ/wvMk/ZYXveo2fJmHlgyKd3lCs157E0oI9HEocvOEAa6AswJI/UyRnXVINOc6Lf9ytEKmyx+F
U2LUmRs11+14f4xNxBgBBqF/vixX8FHi3Xznhq0Db63QOuRMrOqXuQJYTdFcfx6/WWNJ8RDKIMY1
1DyDFR3K/kTeAz9sP90np6dyF+W2aJinjZOo2TJKeuEnqaKTYltPmwznlaMTuYfYYTnwz/HhmtSZ
A20ZAmL3umSreUO0m1Xhh4GbNpZEgs71CvfTYBQqlvddoSyGwCQjp2j43ldqXdPprj8WpLs+O5vQ
aeisMAkeqWdXGAg7dEsTph7bKtHK5KL1jpdTs0ZcXz8JKzrQD+IowwmEbNa4o1bb3ix/oUj91o79
xYdRUzTsxYwbCPmvvZu/DIzOsTAltT696nC4wpryzhMWUhL5DODNPuk0q1wtZFhGkFA2hzCXsAZC
Pj/QhbM79jLX3Qts5gXxGDGknsgMa1aOinq3lxpCriIo3uNlS+m5LSio+e8+Ew54f0bCPPPYf5Bk
13D99fdbbxTNfFSL+1h281glebsanBsWXYI0lViUdyV/iXbuCMBNiJh2fMVVIgR0zhnCXYSQyzxz
RZVi0mau8RxZdCJwAS/t274X18UWc5FcvHk8GnqfYJOhSh3sL6MqFCDkHZZ26c3g1EY+PYUig3BF
zq2SQm1ZZaYIkF361RU9ydioVqZXnqNKf8Shy9naCDQOnfV96+XELEa7dytxxXl3qRtHLuIGeB6v
pMd4WKtLm5ZvhsUZG3vX9D3NMIX7lzw00kJNFRjXYHEoaqNSRlGWHP56NDKZXzz5dq9qP9QFhApY
eYAMmHgVEmAn7Ng3HqV3MoXf8JX7r1+DMA43bTOVR34bmr8XNQ745SKv6ckFazquD6FbcmLAj8bn
5N3/9uNiWP4dqMNpN1v3nNi+p3jXIgAg/HKr8bjUTpt/rlur3jkavS7deiDXgadK3NYgCBYMLovL
V31Pq9Mgf1r2XMCbFXtdT1X1PlAiU1k7kQX3/Bi3lbyWgXkO1XhsAAuodnD8p8/Yr1R4Dz1kgE8p
94n1J+uczcV5vXU0DNahIxFLH9TAMoOelr3BLY85JlJlr2uC3nVGdyDoMpfO/9nmxbgFIK+6QLIw
spJ3T9/4IaSe/TGkJLxToeI2VQIstDFkP0117C39l7gqE8vHC7JWty/zMapnsvpN/hLXuEBHciQv
PpL2633PSnUBSeFFB5Os/oScRkXbjcpCAiSGZmargJfhPAEAISxbzKmTx0KlPvB0eHDyJltcHlp6
t8SVDoJxYFprh5ZdTlX9GHQ4LptCzd8uW23s2YmoqCKU1xX8phdl6omm0O6ardKZoKlmnbBA+xcG
3L9clqzJWTXL1VreUT2Eto6QxIyW9z88ziJcW77o9M7m4exYao2ntu2jsr+akDuWBQQRajTYJ0FG
gWyu0DIna37FjVAUPuWHEP2QkNfpNFQ63FG1PG6nUVk+qvhHuCnPZLdO9Cykx13s8qUGprNi4z2U
RV+j6QchJLBC0rTT1w1X2Lw9CWkOgH6M8YUohD1n4tvtqsYNi0Sqa7XtMjXjlS7x0jlZta96TFR+
YEq2rFN+1nRy4NZ2AY+lxCWVWiArgpFBNdxAqtFhtMqA5ysabjU4scwkWUlHmaE+Fk9K9Re4Rtdl
+htBiBCfg3z1QxlVXCNmSlJw+dhQxCJZRv0Op28RHV+5vB8YNs2RtWtcR60Qg5J3igvkMdqR0WX3
UUR8oVw4YzXk7GtiOTXjwkvLMOLThjxyDYpFr53gfE2euQAl/fVN+sBYJlCxbGTdIEfh2C75BiKt
6HJdtwa/pJq4CsG1S1wqSBmvXlbc4rOz1yaCwC6ro2AUS3RCyix7F6APsrNycZgCQr8UrDagjqMV
LOnM23CYmaTPTW5MWGpI36OLn430ySE3z+60jQ5LLBt7P4KHSsFgs9KdXxrwWgad/4jUk6AC/ZcF
bcFQFZVpDE7E0U0+6y6KxbKYZ6b5BkQNwNE68kP/zfOEI3IA3EJR0hZHsxLmem0R4Ri0wgSRebup
2axjFcWDfazE6qXv/W+5rECgO6MycmoC+xDRjQkghRLLANrm58zAAF4wnBOtT25tJuMshfGaxHLY
iffaS1JQu5zMIFsdhHbld3hvaCwKe7NY6gsWfhAOyyDpHQfMsCYnCDqfhHxw27FVlzrACmUsVem+
VivQP71CzV+sZHeyw3Mu/dYZdCs/CnC1NP3TPg8q7pdp2tCM9zO9JN4h3/xXthG9P2Pw/fFLpmMV
OcpLdFfIZWHmJVOIPufsXkIe9Ym5TkS3ZlkPxPUndkw2E7xt3RzXKPhEul4BKlpHX1Y3piDLCJ8A
lGmc0i5wpislkDvwEqyOlmVkDt+woCP9RK9O2H5XYTjs1Fx+SwWrcUNXBlirJumSkhA0c4GogVyq
NKm7KViJA02L0uszotKl2q2lM9Ls8Ezc+rLl/iT9fNb2Xb00zS1L7psvJHMxgOyV0ASGSQrN/pLC
JYaOLQcr7KjFlnYx8GbjlnjYvx5+EXNBkpsPFPdp0RLiQQlUCGvILOyOsPh21GNo+/gbUyLtX+vL
YkNmNBA2wcPmlbXejiyGY0sQo9vrl03tzlg4taEAbQL861xY0rqpts5r6IzCzXwsRVKY+mnXfL5r
5FcoMUyBGGlX5oa/30cncHV4LmwBpCP26bBYFP5mEKdWonJXvhZUqEukR7fWAuiyaonIfGzTgx6X
TTj8bSk1JuqAds+uL0MqRa3aGUOixHRpaAoZ+69wdK6ZmNyuKSULQRt/muRr3KsK059fb5CCLLqo
yX4RvI2aYdTv71E4KpFOyQnFHAcYIC3jLSYgEkUOUk3QJrpEkPhrrupa532noAS996/QhxyuGNT3
ZGbUphTs3H2Mr8sM72QHtWJyZ28xxu+TQR/KKT17lOjVP7r6C17d0aDZhkU5l0lZuz8n0Eoywgpk
hSozaPqcO8uofIdq3DLes19C2UO5pFGA0t2H2XCwlhPjSmeGcZcuTFwAqfiajC5I6VV+Fccww6WZ
4d2MZ8Mgz0+gDi9V4gKZrH5Yeoo6UnhQKKEnXzxrU44Bi2wFucBXmXkEx41TFFs6T601RgLb9B7Y
bBdrZNPLnQlaVP5460n5QG60T2yKWm1gbtYge368eabiRfuZhezVXCr5+Q/KJegfWzPw7BAhgC/m
o1OpKMng0Qb1JqcBbCL2m3DlBTwa26YQ0FzrZs7K5oYUnEx3T/xq1baU0ijiuAHxw0c0W59o5onL
ly+cCBqSu8iVzRonZm1UvzcAJEPuUh6HKCkpTBp3yK4LXx2G4B1VfTa1i/uM7nUWdWbkReZ44DqH
9uf+CuOrHlkQWwQRo7pdajC7ucNzeQuByOY6fkihflma60nd6DBA99ouX4/MBM1ww8kiQ9lyTuEK
qTNMeZ7tj1Z7WMlYFkzPGPI6GYG1Un9CGF0W65mP7WJw9KbsvvmUcKeUx+DDOobYYY/7WdqNLAT6
pxyFhuOD6/L0ysgOWcEUXmSyS/HITIPUPGfMi1aBGFYcGq6a1FnrmkBcP7r63/y6itDVRhV4H5hP
zKx8f5XhaUwQ3sFK9Sq6b4OEsI2eUfZ/imYFYdDXG5ETdGXL6vNAWmHmDfWuucnvtSCN4s+8N+rC
T9Zy+LIf9kWXIwBim34LAM8QUfXdNSLuIJp5KbmRylKEwoJK5Yr9/bCR7uewY4Mr+NpWB3yyHx28
CIjPcx8Zbc60I8tLMVZrfVgVL1VA++JsxQHuTFaSHyGfUKwyVYwHeEtqlYoSNFRHRv3EToKkP88t
nhSrJxJ3YYtxpd3JkRcnK1QmPUnzuUbvNNhZOVTf1Fkmw15sue6ufD6P7uuDpYP6vnNEty/0YOsg
K8EGGJP8y0u+03D2WHgsDIBkvZZB6iKc5Ja+n2IuovS0pysy4q08ELCi5lSgXFSuxOqtRK2Dod0Y
VK1AhM20N/rXD70Zdum7g8I8QEnS885w2McxPxXkxB3mQD/FTCw28pQER3/kD+kaLad+o7Xgxp/P
MlcaHowXOxj3xoiNP4f2945kMNzRwXWWj9+BThzwrBt5lnIDppgnAJRhqOjX/HJB/xWG3ox4uAAW
KIntqRNCJtaxZDIIDx1B56MW0E0s95gN4LxJDRxsdoMXdcPpzngIH05m/WFENGIzenJAeM/w29Du
sl/JLyBR6D1I6d1oLlRR0+n5RsHTcHbeY+H9bjJ74KuK2qHdVTBKcES3bGTV9y/TDKRu8K7YENvo
MBBLYPHFlDOjXWvRQk12AOgQo6IRKEo3PGIzHL0R8OjkgvkN3PWGnr3EasCcRkOGCcyYZsC7xKPX
I8x8wdKJ/KRyijjBpdgpQt8HNAabEDV5+ZI2RhLG3/jb6gWD8jTbeygoo5pH8FNixzlWz68Q8jQB
kR4SsAtp9T4RCR6f+8fX+peVFcKEermIbTUWThlvBxl0KKc/ScjkiuI7pNrLx//+doxC/eMXd0c6
gj13hmRRtLJFElLorG3ryARytvspNuUUv7d63zP+pucop59L66229ub4qLUDZbZ35HZADhfsDqQN
pgKy+tY1bJ9g1EEqWgRokbR5JHWy5K0UeFr/9F+FVblvfL+1+WlAkn1OEbfVoXtpKnDgbvCec0IV
2rquj3QdDFERdcp0q5RNaMtJ2SQbeyo3qtRyjyPdA7Gui1AFx2ToeV56lps3XIFkpUw14EsJG/Fk
a2yP8W7kYY7O/fI18mJKAqtJ8/MUaSezRDADALvVY3+HY5hRgFYOms2GrxZ8vLpseixcpr5JDon+
VUZsLZiWiwxaK8FtpGgbRLI10qvlQ4z/xMzMhhiMaTCCIU0AIsnOtPPLlPAbSGJXOkTIHLemhQVE
LXbuJNnLrmaX6N2O3gniafVJqbMuEx2vpShldf/eURmRyHyhaPEvxGaTwYzk+gG/jWjcbOlgNx0Z
eimj+jMznLLLqi/zM3W4dfDADMcQiYPoGMC7q9VARf1hjVDV4XIzfPVkX4qHK37/+bIS4aeQMp1V
NtX9Vb0QZn77/WyWeHr9nrd+6wYQqN439VEIzltt+iXylcnf10HEga1SAhK2kOtekF4ABC/8CFrg
pVm5Ws8V8odfUJLrCHoLis9OBsKyf3VGQiO58h0h0V3z9XiUAoL5qoVyCHzWfayEQ0dXqyOL8Nih
tQDvQnwjeoyTEmahyA/xD/MECiD21DSnXaRmUCLMFg9eZzgZPZOsvJjiNG5hUxl4cUfawiibfLw6
Wse5ujNVtz5N6Ohet/6etQOh4ZduZEvYnFUxkQ9NLZTAgsiF6gLUR3LskHn/tk30zxxouusnoFsh
SBL9WH4acPp7oXv+dypE/v9dtMHW1p2d/XTU43Qt/GQ1EXudU6tZjxpdCW8YU0xT6z/9jZVbhVum
uZK0bnPScStOs/+BM20bHX/wHcr5HeUrcIG5TMVwwNOD+nOcK5/k+jAGIPS6kPH+MvLKg1DnHhPC
fYtPa8QF565oy3kGeScQCgbflYSsjavw9HTa/anWIO6ifKsx6xbafsRsa1DABwYgA37ovduGEzk4
rphqZ6VUtKFkD6Xg2kvQVM2g+8g2JrZpDI1D5dqohyRba8ciqtP+K2rZb0atjGjYA7Pnv82pmzMQ
ljciSKHpRB5NewkdqsN839/ZolKx8bh3Az41Y2ELxsAyDiAUMAGTya6rQzWR/vuuv/XrjCZ4Suff
tS9jnlYoneOoJmSPGiMvAD3Js5R4IggNmBT/NxYoeguIeIyd/fgNJibNlnfNudlkqZr+5ZkvGVAb
JqiXfzWfXhiaK4UdblEE0mvmcyxPMsbdreuRENlA5A+YciD66r0/aeqdcWmDaiMn1GSKW/gvRA2g
UearC8NumZ4Oot+xm8OgF1Aq59XMmmmsHaBk6lqvPOCcc0cBr+xciiPqJnkDwlY/+UfP5V8YY/Tt
QyAZgEsnLy0dXTEfJD042BlAEfkDAxWk4T2xYsFQqKPEt4zpkiZbnaKN+jxwYn6XK4rj5BxFItwo
+8StkeNq0e70qhoFOHTtLELNqwCRO8wWV3iyFQxxyVAa3n+GcASO/XcjJ7XZOC4Qu87gXeasfznB
PsEZ/SQDJ5JryvuRI5zU/nzDLWVdddSXluHK9BlwdBXMTDcwUHx8EhLp/PkpOhXJ0kn+qb8rhSmg
6dgzzfnoqbZiKxvAxONJKs2Vs3dUUYi+LJtCEXF/b3+iS1b0zQbRSs6L5T8tyGa3/Sz9OTn9Vx+L
GSxVgCORf/7xny9ZO45pQoOtHUEF51YWCUZgJ1GEbWvFWi7NptWnedGdN3xzxNdnTwZsQd4RC+3i
7zCEwfCZt0/L+3tc4Ogj9AWHVbERhN9e5Fpk2iU/J7djHOccFtM85xjm7Pl14x1ws0OjVXsq7Br+
9qvkx+9/KEA4/qO6GLKUB25dQUdhUZ8IeVoO0ISzwwEsJsKQ1l35yR2zLdaMageBPiUzDmB7OhQ6
+4WqP+8wyFPKpCK3WgheCoHJRjeoo22jfh5UOFdc1T88i3KQ27nBlx4j+JZSESkedjEJMLOzjAa5
u6kOVk7ixK9h/P7hisew5rVuJUHCzxJt19JYWHTlixdb9Hejqq/d8EM1PpI2gopTX4Y5KKh15omK
0ZR6HbNoSJHhXMfMJbrP1n7CZ3jl5AD+LIr2JDHB0nJ9tQv2+7k+aarHtENoG44AQ7CUKnT/2zfP
IFYARDf5m1Qy7TDB79VY62UCn2XYQkpe7v1xPXMgVXcd3Rs/WfI6tOpmUrSiYYyM99o8zPcdG+M0
nyDcw4VYWUBfvz6JMsr/Ns18kUra5DqQXmEdYBgevP6nkzIIS1OtVSNfr1rQVE/LlEtWLliwp27j
EFYLeTDYGI/kfQ/dqzIwStlZyrjjk62xDQ92IN/jtFxF8F8JVWkSGxxSHT7XfZ68N/MzVxc0+h4E
Q7lkp8ZTCzosNdhsDYp8cQRgWneaFrEpaziuiHMQTBRYiRFRNuFXJqVFmDNQyPKJuwCu2UPvle6S
F7g8TJ0Ns2DZ6WvBXblX/ciqMmkNHntmMvH6WMIy/ArhZvAFrDnkXiG/268OS6aQ+meVJNZ+uBwl
Jo8rK662VQmZ4HdjVVfdBxNNODntqavmEqgMx250FJdLHorSqpm1Bs1ERnKv1pgDPjK6s8iHVFVO
E6BJL/0PUIZNZ/E+fYZ4QPQmUBTabpabWh/DCn9HWAHjSaIShpp2g/+yxdvrlN7pdobbskttqKxi
gixVlFzfKiYu91z6gsQAZsCZKhcJ4JNKGrM7l17Gb7Uz5wvXZrYfoCEjuqfFg6RtZQ6vwAEHfGHz
HdMepEC+zhQZfPnbetii7GdqEDtKIj1gaqqaLbgTgH+DqNeim5pOxLDZpZRWT7sAILcfE/YPnKtO
t/nwQSRD3hVifLsRMN0VRf4cSqRvkggHCeiZna+1qdFcYeU+0ZI7v/GbDUWRrLqd2yty1zj4+gbx
K6aJvqPzAiOKnVdcPL7t9B3DYsRqfWctK3pddzK8QTPrP7udmz+vhMzpLkE+EUR3rnrFIzVJ74UD
tHK3QcVgvdWPKbwtFKRrsZB3paq52AleeAVa6vSILufQ3VVXK6KDTqJvndyihYTP/ER6f1+vSrca
EtaXH3MIsqiFUq9smfo/9ClbSX3Vt8Vc+jheMNO2s5gPy4SwjzvtmdIWcU5VwvUkFXNaWm7wNTLK
BdKj3HSHj2jfVPgT4bSZYOrwqzo+lofVdKYLPkkorM7tvgTu8okDCEx8m/zZ/bKzWvbgoKkicAIj
mkIOnBrV4LyxH2As+72LNwSjlkcfV/c5oxSGwgOfqZVBAlam6In3XzXMrANxP2V4yW4ooahllqSd
WDiFZ/cWXz3XckojFqP9l5imeOHM3uyP3oC3dm5RS2h1L6U9LtGr6Mgbx+yzCbQusVAhlrYLJaH9
3ac1wDAn5fZQPPCj1qIXdaO61yh6IKQ1IIW45oPEg5/jz62hTNSo/KmSGnn4JvOEuf0KZymVnhax
T407S0upFGuEjIqZayZLlD4tIcS2N94UIqg/oWAGACxgtDGlob0w78sJnmCSgEygK373Qqy8dV6w
O3dbpxylLEHS9mWpyTjMGQhdNBBMnpJ5KOXjYXYX8rDWKdZmUwzEKHI8OdVARCYYxycXBUfj+LtV
hMiuu7bzYdrULxZatEWFYY2Us0uwKG1aHeWm3G3bGUp30YdR9nUvh0VklMnHid6gUUbsl6sGKC8o
CwNNz3QFHnSUYtUNdesBXOKBa8wvdkR4gGhCvwBizgLdyyJKwJ88tSdOyx/Nwe0WlV3/s1OFkcyf
KTCF8f/veW97wECSLpzFGtG+slQnSqMU2rXkToCpfX6VhPuzpYR/6XtjBtT3e9grWH5/SC7xEuPK
xXrIV80mzujXKvYY7E3pi6kjJ+ARKVb/xU9nVCeuW5sIYnqAJFGGvKN/jEC5bNq3l+dHqOAW5Tzn
woxKbninH61UdDEvj9wEaqkbBEwE3SPWG9COwQDQUiEvg8owR1cpYY9kDIUKcUQB/ZGonI1kObJ9
sXxDPR5iV29btYCDw4IpiaV/qN84EJhDhV4D7QvqLOE8kjpmaQCbThF5wSaigt+RwpPcfTtE3aRc
0LkN2jwLY4Gwu1jKH7A3RZkV1lonc+4B/NADhVxIKOtwB8v8DgVY8vkt5GtmfTFHldjP1UZWPxOu
IXtPxEY/sLCNwY+kU/kNVqQttYEY8vLSQvTkW5p1II9grb5l2Sfuu9kIWKz+5LHM2zhTNVT/p3Pi
FS7/GF87YFXwn7CO2O+Z0p0I2h8f5HxX1k/jubEJI5Ss/D11c7D9cJIJr1OHCvdqaw4Wkjss9GC/
Qv7YJ9M8n4tkUuktoJ6Gbk9poTiuNMyaBTj8j3rdFldRGi9Tu//JuaqNpyur7YJo1Uqu9bhym35b
3YkqJ7lVZ5sD43bBcQ5zN69kAkB2ZIu7O6p3qjXBXUE1iNgZzopUPChpkfy6GDkmDV6nCqqNZSti
H7AP81ymQtnXsQKCF7CUsxxL3QMBUZV2izUro+dm2bAPrL8NIWlzpRbz5RGR3NGgPda9fWfYTKS8
6u/xGp5ypDzuk/6/dK5BNBWrfHQt/3UrbT79vmrgqooOewadsQ3WFNy/esykXf2j3dDSq6WXI0dK
9ei0MWJXJsHK6nMGm61pz9a7p6th0vwBmnmbb2/5B53glRM598ScSFeE/DmOk2Sg/ftZgWdEZ+Xi
ljZ1sH46lIzTgiiN4c8Z78kEF6bNH45wf8l8wfQQqTQYpbHX7vxChorVI1D/1MDixu6e8eSrWKC3
vgAoQp17Zp9cdZStfS/bFs8EtZ152wFfkfrSnLW5IOCBioALzyYtCUQZ3DIUhcPwfFTEbC8xTdjH
SUVFMdy5ghhwUVPx/QeJYuVwwOsPCnQ2WAHhvBjc324TdstjgLVqFqXTEYAUiaryhKY+lCc1SvL1
LyR0bwngEHyFI4dc9y6yq0RlY/KDAndN9N4QoLAXmsSFqQzT26mKSBGB1GfvdXBU7nnPgHjsYach
V+Bs7LrLKGH2qE9NwIuuYBl5L06cT+VaZEUrP+tnlXqOB3i2Ws5lctdlJRvh/lkrvTAgzsQ0csv7
Jf0IHo2Sg5gi8s2v70mNnGEQSheI+mz48IVLGGw0KvvYr4ZFl8zIo0EwRvg3umln/J+0tmZI+amk
eSV225LSO81ZwVwLfXC0GeQkSgGqoZk2ivfJ5fJXb6hlzz4osugI12oZq1gwVmkVzVHyA1JCAt9F
DS8AywgszE0BK4LZmWsigBM7ijTzBbqofFeEO8hevtJeMVq6bg6R1K8ol97I2ht9Cl3GZTEvE6co
qvPinm10V29dwefabgUWLp2j1cAc8GkiP16VHqpwJrb4XYOJgaQ0b9oBR6K/t+USczxUHCgQVfoe
Na9zS5mykLYem1zKKccXNueSKL/spu1izHN5/B1lbYSi6r/o6205VS209vPazWjDLJxhUcJayyL3
qUd8wH4DOiCNBnfW82Rbceeii7PJ+uy6xkQPvgac4OUUyfHTN62MesiZg9DOu//+RKqgjcoZRYtZ
7frkc9XDSCuWshkoxv2GLt6myHmiNddNPZzTMyhL9uxtK3/o2FjQw1vcehjGsx+CABg8fktHQpcb
6EKU0j8PPj+NBpVYQ9KeRkUyfbEwO8ItVGrHatBW9GL5nS65Vlg9GHfXzw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal : entity is "gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal";
end PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal;

architecture STRUCTURE of PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_19
     port map (
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync
    );
gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_gte4_drp_arb
     port map (
      DADDR_O(6 downto 0) => DADDR_O(6 downto 0),
      DEN_O => DEN_O,
      DI_O(15 downto 0) => DI_O(15 downto 0),
      DO_I(15 downto 0) => DO_I(15 downto 0),
      DWE_O => DWE_O,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\
    );
gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i_n_24,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i_n_24
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_20
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_reset_synchronizer_21
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end PCS_PMA_gt_gtwizard_gthe4;

architecture STRUCTURE of PCS_PMA_gt_gtwizard_gthe4 is
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_4 <= \^lopt_4\;
  lopt_5 <= \^lopt_5\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.PCS_PMA_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_1\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_2\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst\: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal
     port map (
      DADDR_O(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DI_O(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      DO_I(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_3\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_1\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_2\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood
     port map (
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxpd_in(0) => rxpd_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_bit_synchronizer_0
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.PCS_PMA_gtwizard_ultrascale_v1_7_13_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_3\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of PCS_PMA_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "62.500000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of PCS_PMA_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of PCS_PMA_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of PCS_PMA_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of PCS_PMA_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of PCS_PMA_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of PCS_PMA_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of PCS_PMA_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of PCS_PMA_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of PCS_PMA_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of PCS_PMA_gt_gtwizard_top : entity is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of PCS_PMA_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of PCS_PMA_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of PCS_PMA_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of PCS_PMA_gt_gtwizard_top : entity is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of PCS_PMA_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of PCS_PMA_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of PCS_PMA_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of PCS_PMA_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of PCS_PMA_gt_gtwizard_top : entity is 109;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of PCS_PMA_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of PCS_PMA_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of PCS_PMA_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of PCS_PMA_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of PCS_PMA_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of PCS_PMA_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of PCS_PMA_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of PCS_PMA_gt_gtwizard_top : entity is 109;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of PCS_PMA_gt_gtwizard_top : entity is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of PCS_PMA_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of PCS_PMA_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of PCS_PMA_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of PCS_PMA_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of PCS_PMA_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of PCS_PMA_gt_gtwizard_top : entity is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of PCS_PMA_gt_gtwizard_top : entity is 1;
end PCS_PMA_gt_gtwizard_top;

architecture STRUCTURE of PCS_PMA_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cplllock_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst\: entity work.PCS_PMA_gt_gtwizard_gthe4
     port map (
      drpclk_in(0) => drpclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => \^rxbufstatus_out\(2),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpd_in(0) => rxpd_in(1),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => \^txbufstatus_out\(1),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of PCS_PMA_gt : entity is "PCS_PMA_gt,PCS_PMA_gt_gtwizard_top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of PCS_PMA_gt : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of PCS_PMA_gt : entity is "PCS_PMA_gt_gtwizard_top,Vivado 2022.1";
end PCS_PMA_gt;

architecture STRUCTURE of PCS_PMA_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "62.500000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 109;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 109;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  cplllock_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.PCS_PMA_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => NLW_inst_cplllock_out_UNCONNECTED(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => '0',
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => NLW_inst_drprdy_out_UNCONNECTED(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => '0',
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '1',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => \^rxbufstatus_out\(2),
      rxbufstatus_out(1 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 2) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => '0',
      rxheader_out(5 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 0),
      rxheadervalid_out(1 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '1',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpd_in(1),
      rxpd_in(0) => '0',
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_inst_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '1',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1) => \^txbufstatus_out\(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"11000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => txelecidle_in(0),
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"101",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_inst_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0',
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in : out STD_LOGIC;
    pma_reset_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    powerdown : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispmode_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end PCS_PMA_transceiver;

architecture STRUCTURE of PCS_PMA_transceiver is
  signal PCS_PMA_gt_i_n_117 : STD_LOGIC;
  signal PCS_PMA_gt_i_n_57 : STD_LOGIC;
  signal encommaalign_int : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_in : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_in : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rxchariscomma_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchariscomma_i_1_n_0 : STD_LOGIC;
  signal \rxchariscomma_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_i_1_n_0 : STD_LOGIC;
  signal \rxcharisk_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdisperr_i_1_n_0 : STD_LOGIC;
  signal \rxdisperr_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_i_1_n_0 : STD_LOGIC;
  signal \rxnotintable_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpowerdown : STD_LOGIC;
  signal rxpowerdown_double : STD_LOGIC;
  signal \rxpowerdown_reg__0\ : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal NLW_PCS_PMA_gt_i_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_PCS_PMA_gt_i_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_PCS_PMA_gt_i_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_PCS_PMA_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_PCS_PMA_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_PCS_PMA_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_PCS_PMA_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_PCS_PMA_gt_i_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_PCS_PMA_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of PCS_PMA_gt_i : label is "PCS_PMA_gt,PCS_PMA_gt_gtwizard_top,{}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of PCS_PMA_gt_i : label is "PCS_PMA_gt_gtwizard_top,Vivado 2022.1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of PCS_PMA_gt_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of PCS_PMA_gt_i_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of data_sync1_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of rxchariscomma_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rxcharisk_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rxdata[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rxdata[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rxdisperr_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rxnotintable_i_1 : label is "soft_lutpair113";
begin
PCS_PMA_gt_i: entity work.PCS_PMA_gt
     port map (
      cplllock_out(0) => NLW_PCS_PMA_gt_i_cplllock_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      dmonitorout_out(15 downto 0) => NLW_PCS_PMA_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_in(0) => independent_clock_bufg,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_PCS_PMA_gt_i_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in(0) => '0',
      drprdy_out(0) => NLW_PCS_PMA_gt_i_drprdy_out_UNCONNECTED(0),
      drpwe_in(0) => '0',
      eyescandataerror_out(0) => NLW_PCS_PMA_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gtpowergood,
      gtrefclk0_in(0) => gtrefclk_out,
      gtrefclk1_in(0) => '0',
      gtwiz_reset_all_in(0) => pma_reset_out,
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_PCS_PMA_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out_int,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out_int,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userdata_rx_out(15 downto 0) => rxdata_int(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => txdata_int(15 downto 0),
      loopback_in(2 downto 0) => B"000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rx8b10ben_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => PCS_PMA_gt_i_n_57,
      rxbufstatus_out(1 downto 0) => NLW_PCS_PMA_gt_i_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_PCS_PMA_gt_i_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_PCS_PMA_gt_i_rxbyterealign_out_UNCONNECTED(0),
      rxcdrhold_in(0) => '0',
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_int(1 downto 0),
      rxcommadet_out(0) => NLW_PCS_PMA_gt_i_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxctrl0_out(15 downto 2) => NLW_PCS_PMA_gt_i_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_PCS_PMA_gt_i_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_PCS_PMA_gt_i_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_PCS_PMA_gt_i_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxdfelpmreset_in(0) => '0',
      rxlpmen_in(0) => '1',
      rxmcommaalignen_in(0) => encommaalign_int,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpowerdown,
      rxpd_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_PCS_PMA_gt_i_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_PCS_PMA_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxrate_in(2 downto 0) => B"000",
      rxresetdone_out(0) => NLW_PCS_PMA_gt_i_rxresetdone_out_UNCONNECTED(0),
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => CLK,
      tx8b10ben_in(0) => '1',
      txbufstatus_out(1) => PCS_PMA_gt_i_n_117,
      txbufstatus_out(0) => NLW_PCS_PMA_gt_i_txbufstatus_out_UNCONNECTED(0),
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txchardispval_int(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txchardispmode_int(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txcharisk_int(1 downto 0),
      txdiffctrl_in(4 downto 0) => B"11000",
      txelecidle_in(0) => txpowerdown,
      txinhibit_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_PCS_PMA_gt_i_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprgdivresetdone_out(0) => NLW_PCS_PMA_gt_i_txprgdivresetdone_out_UNCONNECTED(0),
      txresetdone_out(0) => NLW_PCS_PMA_gt_i_txresetdone_out_UNCONNECTED(0),
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0'
    );
PCS_PMA_gt_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgt_tx_reset,
      I1 => gtwiz_reset_tx_done_out_int,
      O => gtwiz_reset_tx_datapath_in
    );
PCS_PMA_gt_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SR(0),
      I1 => gtwiz_reset_rx_done_out_int,
      O => gtwiz_reset_rx_datapath_in
    );
data_sync1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out_int,
      I1 => gtwiz_reset_rx_done_out_int,
      O => data_in
    );
reclock_encommaalign: entity work.PCS_PMA_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_int,
      userclk2 => userclk2
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => rxbufstatus(0),
      R => '0'
    );
\rxbufstatus_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => PCS_PMA_gt_i_n_57,
      Q => p_0_in,
      R => '0'
    );
\rxchariscomma_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(0),
      Q => rxchariscomma_double(0),
      R => SR(0)
    );
\rxchariscomma_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(1),
      Q => rxchariscomma_double(1),
      R => SR(0)
    );
rxchariscomma_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxchariscomma_double(1),
      I1 => toggle,
      I2 => rxchariscomma_double(0),
      O => rxchariscomma_i_1_n_0
    );
rxchariscomma_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_i_1_n_0,
      Q => rxchariscomma(0),
      R => SR(0)
    );
\rxchariscomma_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(0),
      Q => \rxchariscomma_reg__0\(0),
      R => '0'
    );
\rxchariscomma_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(1),
      Q => \rxchariscomma_reg__0\(1),
      R => '0'
    );
\rxcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(0),
      Q => rxcharisk_double(0),
      R => SR(0)
    );
\rxcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(1),
      Q => rxcharisk_double(1),
      R => SR(0)
    );
rxcharisk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxcharisk_double(1),
      I1 => toggle,
      I2 => rxcharisk_double(0),
      O => rxcharisk_i_1_n_0
    );
rxcharisk_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_i_1_n_0,
      Q => rxcharisk(0),
      R => SR(0)
    );
\rxcharisk_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \rxcharisk_reg__0\(0),
      R => '0'
    );
\rxcharisk_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \rxcharisk_reg__0\(1),
      R => '0'
    );
\rxclkcorcnt_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(0),
      Q => rxclkcorcnt_double(0),
      R => SR(0)
    );
\rxclkcorcnt_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(1),
      Q => rxclkcorcnt_double(1),
      R => SR(0)
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(0),
      Q => Q(0),
      R => SR(0)
    );
\rxclkcorcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(1),
      Q => Q(1),
      R => SR(0)
    );
\rxclkcorcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(0),
      Q => rxclkcorcnt_reg(0),
      R => '0'
    );
\rxclkcorcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(1),
      Q => rxclkcorcnt_reg(1),
      R => '0'
    );
\rxdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(8),
      I1 => toggle,
      I2 => rxdata_double(0),
      O => \rxdata[0]_i_1_n_0\
    );
\rxdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(9),
      I1 => toggle,
      I2 => rxdata_double(1),
      O => \rxdata[1]_i_1_n_0\
    );
\rxdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(10),
      I1 => toggle,
      I2 => rxdata_double(2),
      O => \rxdata[2]_i_1_n_0\
    );
\rxdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(11),
      I1 => toggle,
      I2 => rxdata_double(3),
      O => \rxdata[3]_i_1_n_0\
    );
\rxdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(12),
      I1 => toggle,
      I2 => rxdata_double(4),
      O => \rxdata[4]_i_1_n_0\
    );
\rxdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(13),
      I1 => toggle,
      I2 => rxdata_double(5),
      O => \rxdata[5]_i_1_n_0\
    );
\rxdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(14),
      I1 => toggle,
      I2 => rxdata_double(6),
      O => \rxdata[6]_i_1_n_0\
    );
\rxdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(15),
      I1 => toggle,
      I2 => rxdata_double(7),
      O => \rxdata[7]_i_1_n_0\
    );
\rxdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(0),
      Q => rxdata_double(0),
      R => SR(0)
    );
\rxdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(10),
      Q => rxdata_double(10),
      R => SR(0)
    );
\rxdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(11),
      Q => rxdata_double(11),
      R => SR(0)
    );
\rxdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(12),
      Q => rxdata_double(12),
      R => SR(0)
    );
\rxdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(13),
      Q => rxdata_double(13),
      R => SR(0)
    );
\rxdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(14),
      Q => rxdata_double(14),
      R => SR(0)
    );
\rxdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(15),
      Q => rxdata_double(15),
      R => SR(0)
    );
\rxdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(1),
      Q => rxdata_double(1),
      R => SR(0)
    );
\rxdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(2),
      Q => rxdata_double(2),
      R => SR(0)
    );
\rxdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(3),
      Q => rxdata_double(3),
      R => SR(0)
    );
\rxdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(4),
      Q => rxdata_double(4),
      R => SR(0)
    );
\rxdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(5),
      Q => rxdata_double(5),
      R => SR(0)
    );
\rxdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(6),
      Q => rxdata_double(6),
      R => SR(0)
    );
\rxdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(7),
      Q => rxdata_double(7),
      R => SR(0)
    );
\rxdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(8),
      Q => rxdata_double(8),
      R => SR(0)
    );
\rxdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(9),
      Q => rxdata_double(9),
      R => SR(0)
    );
\rxdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[0]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(0),
      R => SR(0)
    );
\rxdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[1]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(1),
      R => SR(0)
    );
\rxdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[2]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(2),
      R => SR(0)
    );
\rxdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[3]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(3),
      R => SR(0)
    );
\rxdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[4]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(4),
      R => SR(0)
    );
\rxdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[5]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(5),
      R => SR(0)
    );
\rxdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[6]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(6),
      R => SR(0)
    );
\rxdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[7]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(7),
      R => SR(0)
    );
\rxdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(0),
      Q => rxdata_reg(0),
      R => '0'
    );
\rxdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(10),
      Q => rxdata_reg(10),
      R => '0'
    );
\rxdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(11),
      Q => rxdata_reg(11),
      R => '0'
    );
\rxdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(12),
      Q => rxdata_reg(12),
      R => '0'
    );
\rxdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(13),
      Q => rxdata_reg(13),
      R => '0'
    );
\rxdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(14),
      Q => rxdata_reg(14),
      R => '0'
    );
\rxdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(15),
      Q => rxdata_reg(15),
      R => '0'
    );
\rxdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(1),
      Q => rxdata_reg(1),
      R => '0'
    );
\rxdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(2),
      Q => rxdata_reg(2),
      R => '0'
    );
\rxdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(3),
      Q => rxdata_reg(3),
      R => '0'
    );
\rxdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(4),
      Q => rxdata_reg(4),
      R => '0'
    );
\rxdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(5),
      Q => rxdata_reg(5),
      R => '0'
    );
\rxdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(6),
      Q => rxdata_reg(6),
      R => '0'
    );
\rxdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(7),
      Q => rxdata_reg(7),
      R => '0'
    );
\rxdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(8),
      Q => rxdata_reg(8),
      R => '0'
    );
\rxdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(9),
      Q => rxdata_reg(9),
      R => '0'
    );
\rxdisperr_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(0),
      Q => rxdisperr_double(0),
      R => SR(0)
    );
\rxdisperr_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(1),
      Q => rxdisperr_double(1),
      R => SR(0)
    );
rxdisperr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdisperr_double(1),
      I1 => toggle,
      I2 => rxdisperr_double(0),
      O => rxdisperr_i_1_n_0
    );
rxdisperr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_i_1_n_0,
      Q => rxdisperr(0),
      R => SR(0)
    );
\rxdisperr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(0),
      Q => \rxdisperr_reg__0\(0),
      R => '0'
    );
\rxdisperr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(1),
      Q => \rxdisperr_reg__0\(1),
      R => '0'
    );
\rxnotintable_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(0),
      Q => rxnotintable_double(0),
      R => SR(0)
    );
\rxnotintable_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(1),
      Q => rxnotintable_double(1),
      R => SR(0)
    );
rxnotintable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxnotintable_double(1),
      I1 => toggle,
      I2 => rxnotintable_double(0),
      O => rxnotintable_i_1_n_0
    );
rxnotintable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_i_1_n_0,
      Q => rxnotintable(0),
      R => SR(0)
    );
\rxnotintable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(0),
      Q => \rxnotintable_reg__0\(0),
      R => '0'
    );
\rxnotintable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(1),
      Q => \rxnotintable_reg__0\(1),
      R => '0'
    );
rxpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => toggle,
      D => \rxpowerdown_reg__0\,
      Q => rxpowerdown_double,
      R => SR(0)
    );
rxpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxpowerdown_double,
      Q => rxpowerdown,
      R => '0'
    );
rxpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \rxpowerdown_reg__0\,
      R => SR(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => '0'
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => PCS_PMA_gt_i_n_117,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => mgt_tx_reset
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_double(1),
      R => mgt_tx_reset
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_reg,
      R => mgt_tx_reset
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => mgt_tx_reset
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispval_double(1),
      R => mgt_tx_reset
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispval_reg,
      R => mgt_tx_reset
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => mgt_tx_reset
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => mgt_tx_reset
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => mgt_tx_reset
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => mgt_tx_reset
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => mgt_tx_reset
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => mgt_tx_reset
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => mgt_tx_reset
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => mgt_tx_reset
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => mgt_tx_reset
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => mgt_tx_reset
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => mgt_tx_reset
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => mgt_tx_reset
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => mgt_tx_reset
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => mgt_tx_reset
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => mgt_tx_reset
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => mgt_tx_reset
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => mgt_tx_reset
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => mgt_tx_reset
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => mgt_tx_reset
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => mgt_tx_reset
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => mgt_tx_reset
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => mgt_tx_reset
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => mgt_tx_reset
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => mgt_tx_reset
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => mgt_tx_reset
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => mgt_tx_reset
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => mgt_tx_reset
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => mgt_tx_reset
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => mgt_tx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_block is
  port (
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 6 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset_out : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end PCS_PMA_block;

architecture STRUCTURE of PCS_PMA_block is
  signal enablealign : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal resetdone_i : STD_LOGIC;
  signal rxbuferr : STD_LOGIC;
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_PCS_PMA_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_an_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_PCS_PMA_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_PCS_PMA_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_PCS_PMA_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_PCS_PMA_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_PCS_PMA_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_PCS_PMA_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_PCS_PMA_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_PCS_PMA_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_PCS_PMA_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_PCS_PMA_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal NLW_PCS_PMA_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of PCS_PMA_core : label is "10'b1001010000";
  attribute C_1588 : integer;
  attribute C_1588 of PCS_PMA_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of PCS_PMA_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of PCS_PMA_core : label is "PCS_PMA";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of PCS_PMA_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of PCS_PMA_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of PCS_PMA_core : label is "zynquplus";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of PCS_PMA_core : label is "FALSE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of PCS_PMA_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of PCS_PMA_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of PCS_PMA_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of PCS_PMA_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of PCS_PMA_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of PCS_PMA_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of PCS_PMA_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of PCS_PMA_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of PCS_PMA_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of PCS_PMA_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of PCS_PMA_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of PCS_PMA_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of PCS_PMA_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of PCS_PMA_core : label is "true";
begin
  resetdone <= \^resetdone\;
PCS_PMA_core: entity work.PCS_PMA_gig_ethernet_pcs_pma_v16_2_8
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_PCS_PMA_core_an_enable_UNCONNECTED,
      an_interrupt => NLW_PCS_PMA_core_an_interrupt_UNCONNECTED,
      an_restart_config => '0',
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(2 downto 0),
      configuration_vector(0) => '0',
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => '1',
      drp_daddr(9 downto 0) => NLW_PCS_PMA_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_PCS_PMA_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_PCS_PMA_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_PCS_PMA_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_PCS_PMA_core_drp_req_UNCONNECTED,
      en_cdet => NLW_PCS_PMA_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_PCS_PMA_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000000000",
      loc_ref => NLW_PCS_PMA_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_PCS_PMA_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_PCS_PMA_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => pma_reset_out,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000011011000",
      rxbufstatus(1) => rxbuferr,
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => '0',
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_PCS_PMA_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_PCS_PMA_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_PCS_PMA_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_PCS_PMA_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_PCS_PMA_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_PCS_PMA_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_PCS_PMA_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_PCS_PMA_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_PCS_PMA_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_PCS_PMA_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_PCS_PMA_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_PCS_PMA_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 7) => NLW_PCS_PMA_core_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => status_vector(6 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_PCS_PMA_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sync_block_reset_done: entity work.PCS_PMA_sync_block
     port map (
      data_in => resetdone_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
transceiver_inst: entity work.PCS_PMA_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispval,
      Q(1 downto 0) => rxclkcorcnt(1 downto 0),
      SR(0) => mgt_rx_reset,
      data_in => resetdone_i,
      enablealign => enablealign,
      gtpowergood => gtpowergood,
      gtrefclk_out => gtrefclk_out,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      mgt_tx_reset => mgt_tx_reset,
      pma_reset_out => pma_reset_out,
      powerdown => powerdown,
      rxbufstatus(0) => rxbuferr,
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      \rxdata_reg[7]_0\(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxp => rxp,
      txbuferr => txbuferr,
      txchardispmode_reg_reg_0(0) => txchardispmode,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk_out(0),
      txp => txp,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of PCS_PMA_support : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of PCS_PMA_support : entity is "yes";
end PCS_PMA_support;

architecture STRUCTURE of PCS_PMA_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk2_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \<const0>\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk2_out\;
  rxuserclk_out <= \^rxuserclk2_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.PCS_PMA_clocking
     port map (
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxoutclk => rxoutclk,
      rxuserclk2_out => \^rxuserclk2_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_resets_i: entity work.PCS_PMA_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      pma_reset_out => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.PCS_PMA_block
     port map (
      CLK => \^userclk_out\,
      configuration_vector(2 downto 0) => configuration_vector(3 downto 1),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk_out(0) => rxoutclk,
      rxp => rxp,
      signal_detect => signal_detect,
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk,
      txp => txp,
      userclk2 => \^userclk2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PCS_PMA is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of PCS_PMA : entity is true;
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of PCS_PMA : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of PCS_PMA : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of PCS_PMA : entity is "gig_ethernet_pcs_pma_v16_2_8,Vivado 2022.1";
end PCS_PMA;

architecture STRUCTURE of PCS_PMA is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_mmcm_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  attribute EXAMPLE_SIMULATION of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
  mmcm_locked_out <= \<const1>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.PCS_PMA_support
     port map (
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(3 downto 1),
      configuration_vector(0) => '0',
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked_out => NLW_U0_mmcm_locked_out_UNCONNECTED,
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      signal_detect => signal_detect,
      status_vector(15 downto 7) => NLW_U0_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
