clc;
clear;
folder = './result/';
fire_name = {
    
%%%%%%%%%%%%%%%% UAV数目
% random0:FFRA~FFRE
% random1:FFRA~FFRC
%     '2GHz_20fMHz_500snap_420UE_4UAV_FFRA0.2_0_20180307_101849';
%     '2GHz_20fMHz_500snap_420UE_5UAV_FFRA0.2_0_20180307_102225';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRA0.2_0_20180307_102619';
%     '2GHz_20fMHz_500snap_420UE_7UAV_FFRA0.2_0_20180307_103106';
%     '2GHz_20fMHz_500snap_420UE_8UAV_FFRA0.2_0_20180307_103554';
%     '2GHz_20fMHz_500snap_420UE_9UAV_FFRA0.2_0_20180307_104050';
%     '2GHz_20fMHz_500snap_420UE_10UAV_FFRA0.2_0_20180307_104554';
%     '2GHz_20fMHz_500snap_420UE_11UAV_FFRA0.2_0_20180307_105125';
%     '2GHz_20fMHz_500snap_420UE_12UAV_FFRA0.2_0_20180307_105714';
%     
%     '2GHz_20fMHz_500snap_420UE_4UAV_FFRB_0_20180307_101908';
%     '2GHz_20fMHz_500snap_420UE_5UAV_FFRB_0_20180307_102314';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRB_0_20180307_102744';
%     '2GHz_20fMHz_500snap_420UE_7UAV_FFRB_0_20180307_103315';
%     '2GHz_20fMHz_500snap_420UE_8UAV_FFRB_0_20180307_103838';
%     '2GHz_20fMHz_500snap_420UE_9UAV_FFRB_0_20180307_104407';
%     '2GHz_20fMHz_500snap_420UE_10UAV_FFRB_0_20180307_105000';
%     '2GHz_20fMHz_500snap_420UE_11UAV_FFRB_0_20180307_105621';
%     '2GHz_20fMHz_500snap_420UE_12UAV_FFRB_0_20180307_110314';
    
%     '2GHz_20fMHz_500snap_420UE_4UAV_FFRC_0_20180307_110241';
%     '2GHz_20fMHz_500snap_420UE_5UAV_FFRC_0_20180307_110641';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRC_0_20180307_111119';
%     '2GHz_20fMHz_500snap_420UE_7UAV_FFRC_0_20180307_111641';
%     '2GHz_20fMHz_500snap_420UE_8UAV_FFRC_0_20180307_112153';
%     '2GHz_20fMHz_500snap_420UE_9UAV_FFRC_0_20180307_112718';
%     '2GHz_20fMHz_500snap_420UE_10UAV_FFRC_0_20180307_113258';
%     '2GHz_20fMHz_500snap_420UE_11UAV_FFRC_0_20180307_113927';
%     '2GHz_20fMHz_500snap_420UE_12UAV_FFRC_0_20180307_114552';

%     '2GHz_20fMHz_500snap_420UE_4UAV_FFRC_0_20180408_171802';
%     '2GHz_20fMHz_500snap_420UE_5UAV_FFRC_0_20180408_172117';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRC_0_20180408_172446';
%     '2GHz_20fMHz_500snap_420UE_7UAV_FFRC_0_20180408_172834';
%     '2GHz_20fMHz_500snap_420UE_8UAV_FFRC_0_20180408_173235';
%     '2GHz_20fMHz_500snap_420UE_9UAV_FFRC_0_20180408_173649';
%     '2GHz_20fMHz_500snap_420UE_10UAV_FFRC_0_20180408_174117';
%     '2GHz_20fMHz_500snap_420UE_11UAV_FFRC_0_20180408_174556';
%     '2GHz_20fMHz_500snap_420UE_12UAV_FFRC_0_20180408_175044';
    
%     '2GHz_20fMHz_500snap_420UE_4UAV_FFRE_0_20180307_110810';
%     '2GHz_20fMHz_500snap_420UE_5UAV_FFRE_0_20180307_111253';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRE_0_20180307_111754';
%     '2GHz_20fMHz_500snap_420UE_7UAV_FFRE_0_20180307_112305';
%     '2GHz_20fMHz_500snap_420UE_8UAV_FFRE_0_20180307_112837';
%     '2GHz_20fMHz_500snap_420UE_9UAV_FFRE_0_20180307_113430';
%     '2GHz_20fMHz_500snap_420UE_10UAV_FFRE_0_20180307_114115';
%     '2GHz_20fMHz_500snap_420UE_11UAV_FFRE_0_20180307_114746';
%     '2GHz_20fMHz_500snap_420UE_12UAV_FFRE_0_20180307_115406';
    
%     '2GHz_20fMHz_500snap_420UE_4UAV_FFRA0.2_1_20180307_115755';
%     '2GHz_20fMHz_500snap_420UE_5UAV_FFRA0.2_1_20180307_120019';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRA0.2_1_20180307_120247';
%     '2GHz_20fMHz_500snap_420UE_7UAV_FFRA0.2_1_20180307_120518';
%     '2GHz_20fMHz_500snap_420UE_8UAV_FFRA0.2_1_20180307_120753';
%     '2GHz_20fMHz_500snap_420UE_9UAV_FFRA0.2_1_20180307_121033';
%     '2GHz_20fMHz_500snap_420UE_10UAV_FFRA0.2_1_20180307_121318';
%     '2GHz_20fMHz_500snap_420UE_11UAV_FFRA0.2_1_20180307_121610';
%     '2GHz_20fMHz_500snap_420UE_12UAV_FFRA0.2_1_20180307_121909';

%     '2GHz_20fMHz_500snap_420UE_4UAV_FFRB_1_20180307_115837';
%     '2GHz_20fMHz_500snap_420UE_5UAV_FFRB_1_20180307_120133';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRB_1_20180307_120436';
%     '2GHz_20fMHz_500snap_420UE_7UAV_FFRB_1_20180307_120746';
%     '2GHz_20fMHz_500snap_420UE_8UAV_FFRB_1_20180307_121103';
%     '2GHz_20fMHz_500snap_420UE_9UAV_FFRB_1_20180307_121427';
%     '2GHz_20fMHz_500snap_420UE_10UAV_FFRB_1_20180307_121759';
%     '2GHz_20fMHz_500snap_420UE_11UAV_FFRB_1_20180307_122114';
%     '2GHz_20fMHz_500snap_420UE_12UAV_FFRB_1_20180307_122425';
    
%     '2GHz_20fMHz_500snap_420UE_4UAV_FFRC_1_20180307_122841';
%     '2GHz_20fMHz_500snap_420UE_5UAV_FFRC_1_20180307_123107';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRC_1_20180307_123340';
%     '2GHz_20fMHz_500snap_420UE_7UAV_FFRC_1_20180307_123616';
%     '2GHz_20fMHz_500snap_420UE_8UAV_FFRC_1_20180307_123901';
%     '2GHz_20fMHz_500snap_420UE_9UAV_FFRC_1_20180307_124146';
%     '2GHz_20fMHz_500snap_420UE_10UAV_FFRC_1_20180307_124440';
%     '2GHz_20fMHz_500snap_420UE_11UAV_FFRC_1_20180307_124742';
%     '2GHz_20fMHz_500snap_420UE_12UAV_FFRC_1_20180307_125127';


    
%%%%%%%%%%%%%%%%% UE数目
% random0:FFRA~FFRE
%     '2GHz_20fMHz_500snap_210UE_6UAV_FFRA0.2_0_20180307_125051';
%     '2GHz_20fMHz_500snap_280UE_6UAV_FFRA0.2_0_20180307_125309';
%     '2GHz_20fMHz_500snap_350UE_6UAV_FFRA0.2_0_20180307_125600';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRA0.2_0_20180307_125925';
%     '2GHz_20fMHz_500snap_490UE_6UAV_FFRA0.2_0_20180307_130352';
%     '2GHz_20fMHz_500snap_560UE_6UAV_FFRA0.2_0_20180307_130940';
%     '2GHz_20fMHz_500snap_630UE_6UAV_FFRA0.2_0_20180307_131542';
%     '2GHz_20fMHz_500snap_700UE_6UAV_FFRA0.2_0_20180307_132230';
%     
%     '2GHz_20fMHz_500snap_210UE_6UAV_FFRB_0_20180307_130323';
%     '2GHz_20fMHz_500snap_280UE_6UAV_FFRB_0_20180307_130620';
%     '2GHz_20fMHz_500snap_350UE_6UAV_FFRB_0_20180307_131022';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRB_0_20180307_131444';
%     '2GHz_20fMHz_500snap_490UE_6UAV_FFRB_0_20180307_131954';
%     '2GHz_20fMHz_500snap_560UE_6UAV_FFRB_0_20180307_132537';
%     '2GHz_20fMHz_500snap_630UE_6UAV_FFRB_0_20180307_133137';
%     '2GHz_20fMHz_500snap_700UE_6UAV_FFRB_0_20180307_133935';
%     
%     '2GHz_20fMHz_500snap_210UE_6UAV_FFRC_0_20180307_133442';
%     '2GHz_20fMHz_500snap_280UE_6UAV_FFRC_0_20180307_133741';
%     '2GHz_20fMHz_500snap_350UE_6UAV_FFRC_0_20180307_134128';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRC_0_20180307_134601';
%     '2GHz_20fMHz_500snap_490UE_6UAV_FFRC_0_20180307_135122';
%     '2GHz_20fMHz_500snap_560UE_6UAV_FFRC_0_20180307_135736';
%     '2GHz_20fMHz_500snap_630UE_6UAV_FFRC_0_20180307_140459';
%     '2GHz_20fMHz_500snap_700UE_6UAV_FFRC_0_20180307_141320';

    '2GHz_20fMHz_500snap_210UE_6UAV_FFRC_0_20180408_175631';
    '2GHz_20fMHz_500snap_280UE_6UAV_FFRC_0_20180408_175849';
    '2GHz_20fMHz_500snap_350UE_6UAV_FFRC_0_20180408_180146';
    '2GHz_20fMHz_500snap_420UE_6UAV_FFRC_0_20180408_180520';
    '2GHz_20fMHz_500snap_490UE_6UAV_FFRC_0_20180408_180936';
    '2GHz_20fMHz_500snap_560UE_6UAV_FFRC_0_20180408_181433';
    '2GHz_20fMHz_500snap_630UE_6UAV_FFRC_0_20180408_182007';
    '2GHz_20fMHz_500snap_700UE_6UAV_FFRC_0_20180408_182625';

%     '2GHz_20fMHz_500snap_210UE_6UAV_FFRE_0_20180307_134212';
%     '2GHz_20fMHz_500snap_280UE_6UAV_FFRE_0_20180307_134519';
%     '2GHz_20fMHz_500snap_350UE_6UAV_FFRE_0_20180307_134917';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRE_0_20180307_135405';
%     '2GHz_20fMHz_500snap_490UE_6UAV_FFRE_0_20180307_135950';
%     '2GHz_20fMHz_500snap_560UE_6UAV_FFRE_0_20180307_140644';
%     '2GHz_20fMHz_500snap_630UE_6UAV_FFRE_0_20180307_141432';
%     '2GHz_20fMHz_500snap_700UE_6UAV_FFRE_0_20180307_142159';
    
%     '2GHz_20fMHz_500snap_210UE_6UAV_FFRA0.2_1_20180307_142636';
%     '2GHz_20fMHz_500snap_280UE_6UAV_FFRA0.2_1_20180307_142826';
%     '2GHz_20fMHz_500snap_350UE_6UAV_FFRA0.2_1_20180307_143034';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRA0.2_1_20180307_143303';
%     '2GHz_20fMHz_500snap_490UE_6UAV_FFRA0.2_1_20180307_143602';
%     '2GHz_20fMHz_500snap_560UE_6UAV_FFRA0.2_1_20180307_143930';
%     '2GHz_20fMHz_500snap_630UE_6UAV_FFRA0.2_1_20180307_144316';
%     '2GHz_20fMHz_500snap_700UE_6UAV_FFRA0.2_1_20180307_144741';
    
%     '2GHz_20fMHz_500snap_210UE_6UAV_FFRB_1_20180307_142714';
%     '2GHz_20fMHz_500snap_280UE_6UAV_FFRB_1_20180307_142925';
%     '2GHz_20fMHz_500snap_350UE_6UAV_FFRB_1_20180307_143157';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRB_1_20180307_143507';
%     '2GHz_20fMHz_500snap_490UE_6UAV_FFRB_1_20180307_143853';
%     '2GHz_20fMHz_500snap_560UE_6UAV_FFRB_1_20180307_144302';
%     '2GHz_20fMHz_500snap_630UE_6UAV_FFRB_1_20180307_144756';
%     '2GHz_20fMHz_500snap_700UE_6UAV_FFRB_1_20180307_145213';
    
%     '2GHz_20fMHz_500snap_210UE_6UAV_FFRC_1_20180307_150219';
%     '2GHz_20fMHz_500snap_280UE_6UAV_FFRC_1_20180307_150407';
%     '2GHz_20fMHz_500snap_350UE_6UAV_FFRC_1_20180307_150616';
%     '2GHz_20fMHz_500snap_420UE_6UAV_FFRC_1_20180307_150903';
%     '2GHz_20fMHz_500snap_490UE_6UAV_FFRC_1_20180307_151206';
%     '2GHz_20fMHz_500snap_560UE_6UAV_FFRC_1_20180307_151535';
%     '2GHz_20fMHz_500snap_630UE_6UAV_FFRC_1_20180307_151937';
%     '2GHz_20fMHz_500snap_700UE_6UAV_FFRC_1_20180307_152405';

    
    };

for i = 1:size(fire_name,1)
    load(fullfile(folder,[fire_name{i},'.mat']),'MBS_N_before_set','no_serving_before_set','outage_before_set','SE_before_set','MBS_N_after_set','no_serving_after_set','outage_after_set','SE_after_set','SE_all_before_set','SE_all_after_set');
    outageC = outage_before_set - outage_after_set;
    SEC = SE_before_set - SE_after_set;
    outageP = outageC;% 这个本来就是百分比
    SEP = SEC./SE_before_set;%
    
    i
    
    fprintf('outage before:%f\n',sum(outage_before_set)/length(outage_before_set));
    fprintf('outage after:%f\n',sum(outage_after_set)/length(outage_after_set));
    fprintf('SE before:%f\n',sum(SE_before_set)/length(SE_before_set));
    fprintf('SE after:%f\n',sum(SE_after_set)/length(SE_after_set));
    % 正的代表降低了，负的代表提高了
    fprintf('outage penctage:%f\n',sum(outageP)/length(outageP));
    fprintf('SE penctage:%f\n',sum(SEP)/length(SEP));
    
    SE_all_before = [];
    for xx = 1:length(SE_all_before_set)
        SE_all_before = [SE_all_before SE_all_before_set{xx}];
    end
    SE_all_before = sort(SE_all_before);
    SE5_before = SE_all_before(ceil(length(SE_all_before)*0.05));
    fprintf('SE5 before:%f\n',SE5_before);
    SE_all_after = [];
    for xx = 1:length(SE_all_after_set)
        SE_all_after = [SE_all_after SE_all_after_set{xx}];
    end
    SE_all_after = sort(SE_all_after);
    SE5_after = SE_all_after(ceil(length(SE_all_after)*0.05));
    fprintf('SE5 after:%f\n',SE5_after);
    fprintf('SE penctage:%f\n',(SE5_before-SE5_after)/SE5_before);
end