<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cache-test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="core_cfgCtrl_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="core_contextRegLogic_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="core_contextRegLogic_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="core_gpRegs_mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="core_gpRegs_mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="core_gpRegs_mem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="core_gpRegs_mem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="core_gpRegs_mem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="core_gpRegs_mem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="core_gpRegs_mem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="core_gpRegs_mem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="core_gpRegs_mem_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="core_gpRegs_mem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="core_gpRegs_mem_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="core_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="core_pipelane_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="core_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1452124490" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1452124489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477064229" xil_pn:in_ck="-4772434565225396913" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477064229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../lib/rvex/bus/bus_addrConv_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/bus/bus_arbiter.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/bus/bus_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_block.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_blockData.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_blockTag.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_blockValid.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_mainCtrl.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_block.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_blockData.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_blockTag.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_blockValid.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_missCtrl.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/common/common_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_alu.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_asDisas_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_br.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_brku.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_cfgCtrl.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_cfgCtrl_decode.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_cfgCtrl_tb.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_contextPipelaneIFace.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_contextRegLogic.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_ctrlRegs.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_ctrlRegs_busSwitch.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_ctrlRegs_contextLaneSwitch.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_ctrlRegs_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_dmemSwitch.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_forward.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_globalRegLogic.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_gpRegs.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_gpRegs_mem.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_gpRegs_sim.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_gpRegs_simple.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_instructionBuffer.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_intIface_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_limmRouting.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_memu.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_mulu.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeAlu_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeBranch_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeDatapath_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeMemory_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeMultiplier_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcode_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_pipelane.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_pipelanes.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_pipeline_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_stopBitRouting.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_trace.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_trapRouting.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_trap_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_version_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/system/rvsys_standalone_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/utils/simUtils_mem_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/utils/simUtils_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/utils/simUtils_scanner_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/utils/utils_pkg.vhd"/>
      <outfile xil_pn:name="../design/testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1453055168" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5794109925548319427" xil_pn:start_ts="1453055168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1453055168" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5973044619191480557" xil_pn:start_ts="1453055168">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1452864840" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-813892177006238172" xil_pn:start_ts="1452864840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1453058467" xil_pn:in_ck="8445579255201805939" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1453058467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../../lib/rvex/bus/bus_addrConv_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/bus/bus_arbiter.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/bus/bus_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_block.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_blockData.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_blockTag.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_blockValid.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_data_mainCtrl.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_block.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_blockData.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_blockTag.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_blockValid.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_instr_missCtrl.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/cache/cache_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/common/common_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_alu.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_asDisas_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_br.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_brku.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_cfgCtrl.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_cfgCtrl_decode.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_cfgCtrl_tb.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_contextPipelaneIFace.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_contextRegLogic.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_ctrlRegs.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_ctrlRegs_busSwitch.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_ctrlRegs_contextLaneSwitch.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_ctrlRegs_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_dmemSwitch.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_forward.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_globalRegLogic.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_gpRegs.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_gpRegs_mem.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_gpRegs_sim.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_instructionBuffer.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_intIface_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_limmRouting.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_memu.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_mulu.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeAlu_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeBranch_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeDatapath_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeMemory_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcodeMultiplier_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_opcode_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_pipelane.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_pipelanes.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_pipeline_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_stopBitRouting.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_trace.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_trapRouting.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_trap_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/core/core_version_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/system/rvsys_standalone_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/utils/simUtils_mem_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/utils/simUtils_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/utils/simUtils_scanner_pkg.vhd"/>
      <outfile xil_pn:name="../../../lib/rvex/utils/utils_pkg.vhd"/>
      <outfile xil_pn:name="../design/testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1453058477" xil_pn:in_ck="8445579255201805939" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="40841093518988322" xil_pn:start_ts="1453058467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1453058477" xil_pn:in_ck="6318349769002004096" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5829359531870327857" xil_pn:start_ts="1453058477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1477061957" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477061957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477061957" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5766802126736874689" xil_pn:start_ts="1477061957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477061957" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2132575746895198002" xil_pn:start_ts="1477061957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477061957" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1477061957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477061957" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3367318737847135119" xil_pn:start_ts="1477061957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477061957" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="15701343915878886" xil_pn:start_ts="1477061957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477061957" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7816476128163977560" xil_pn:start_ts="1477061957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477062839" xil_pn:in_ck="-8791162493912383990" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1325823058482758401" xil_pn:start_ts="1477062831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="core_gpRegs_mem.lso"/>
      <outfile xil_pn:name="core_gpRegs_mem.ngc"/>
      <outfile xil_pn:name="core_gpRegs_mem.ngr"/>
      <outfile xil_pn:name="core_gpRegs_mem.prj"/>
      <outfile xil_pn:name="core_gpRegs_mem.stx"/>
      <outfile xil_pn:name="core_gpRegs_mem.syr"/>
      <outfile xil_pn:name="core_gpRegs_mem.xst"/>
      <outfile xil_pn:name="core_gpRegs_mem_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
