============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:10:06 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                      launch                                  0 R 
(AddShift.sdc_line_11_19_1)      ext delay                    +100     100 R 
InputVector[0]                   in port         8 96.6    0    +0     100 R 
ADDER/A9[1] 
  g4655__3717/A                                                 +0     100   
  g4655__3717/Z                  XOR2_C          7 86.1  572  +317     417 R 
  g4590__6179/B                                                 +0     417   
  g4590__6179/Z                  XNOR2_C         4 60.4  346  +282     699 F 
  g4526__7557/B                                                 +0     699   
  g4526__7557/Z                  XOR2_C          4 56.4  335  +241     940 F 
  CPA_1_g1454__3717/A                                           +0     940   
  CPA_1_g1454__3717/Z            AND2_H          1 19.5   59  +151    1091 F 
  CPA_1_g1451__7654/CIN                                         +0    1091   
  CPA_1_g1451__7654/COUT         ADDF_E          1 20.9  145  +142    1233 F 
  CPA_1_g1450__7557/A                                           +0    1233   
  CPA_1_g1450__7557/COUT         ADDF_E          1 19.5  136  +249    1482 F 
  CPA_1_g1449__7837/CIN                                         +0    1482   
  CPA_1_g1449__7837/COUT         ADDF_E          1 19.5  140  +151    1633 F 
  CPA_1_g1448__6179/CIN                                         +0    1633   
  CPA_1_g1448__6179/COUT         ADDF_E          1 19.5  142  +152    1785 F 
  CPA_1_g1447__1279/CIN                                         +0    1785   
  CPA_1_g1447__1279/COUT         ADDF_E          1 19.5  142  +152    1937 F 
  CPA_1_g1446__3457/CIN                                         +0    1937   
  CPA_1_g1446__3457/COUT         ADDF_E          1 19.5  136  +152    2089 F 
  CPA_1_g1445__9771/CIN                                         +0    2089   
  CPA_1_g1445__9771/COUT         ADDF_E          1 19.5  139  +151    2241 F 
  CPA_1_g1444__2005/CIN                                         +0    2241   
  CPA_1_g1444__2005/COUT         ADDF_E          1 19.5  139  +152    2392 F 
  CPA_1_g1443__1122/CIN                                         +0    2392   
  CPA_1_g1443__1122/COUT         ADDF_E          1 19.5  139  +152    2544 F 
  CPA_1_g1442__2001/CIN                                         +0    2544   
  CPA_1_g1442__2001/COUT         ADDF_E          1 19.5  139  +152    2696 F 
  CPA_1_g1441__5927/CIN                                         +0    2696   
  CPA_1_g1441__5927/COUT         ADDF_E          1 19.5  139  +152    2847 F 
  CPA_1_g1440__6789/CIN                                         +0    2847   
  CPA_1_g1440__6789/COUT         ADDF_E          1 19.5  139  +152    2999 F 
  CPA_1_g1439__1591/CIN                                         +0    2999   
  CPA_1_g1439__1591/COUT         ADDF_E          1 19.5  139  +152    3151 F 
  CPA_1_g1438__9719/CIN                                         +0    3151   
  CPA_1_g1438__9719/COUT         ADDF_E          1 19.5  139  +152    3303 F 
  CPA_1_g1437__3377/CIN                                         +0    3303   
  CPA_1_g1437__3377/COUT         ADDF_E          1 19.5  139  +152    3454 F 
  CPA_1_g1436__9867/CIN                                         +0    3454   
  CPA_1_g1436__9867/COUT         ADDF_E          1 19.5  137  +152    3606 F 
  CPA_1_g1435__7765/CIN                                         +0    3606   
  CPA_1_g1435__7765/COUT         ADDF_E          1 19.5  137  +151    3758 F 
  CPA_1_g1434__7547/CIN                                         +0    3758   
  CPA_1_g1434__7547/COUT         ADDF_E          1 19.5  139  +151    3909 F 
  CPA_1_g1433__2833/CIN                                         +0    3909   
  CPA_1_g1433__2833/COUT         ADDF_E          1 19.5  139  +152    4061 F 
  CPA_1_g1432__2006/CIN                                         +0    4061   
  CPA_1_g1432__2006/COUT         ADDF_E          1 19.5  139  +152    4213 F 
  CPA_1_g1431__1297/CIN                                         +0    4213   
  CPA_1_g1431__1297/COUT         ADDF_E          1 19.5  139  +152    4364 F 
  CPA_1_g1430__1237/CIN                                         +0    4364   
  CPA_1_g1430__1237/COUT         ADDF_E          1 19.5  137  +152    4516 F 
  CPA_1_g1429__2007/CIN                                         +0    4516   
  CPA_1_g1429__2007/COUT         ADDF_E          1 19.5  139  +151    4668 F 
  CPA_1_g1428__3779/CIN                                         +0    4668   
  CPA_1_g1428__3779/COUT         ADDF_E          1 19.5  139  +152    4819 F 
  CPA_1_g1427__4599/CIN                                         +0    4819   
  CPA_1_g1427__4599/COUT         ADDF_E          1 19.5  139  +152    4971 F 
  CPA_1_g1426__3717/CIN                                         +0    4971   
  CPA_1_g1426__3717/COUT         ADDF_E          1 19.5  139  +152    5123 F 
  CPA_1_g1425__1377/CIN                                         +0    5123   
  CPA_1_g1425__1377/COUT         ADDF_E          1 19.5  139  +152    5275 F 
  CPA_1_g1424__8867/CIN                                         +0    5275   
  CPA_1_g1424__8867/COUT         ADDF_E          1 19.5  137  +152    5427 F 
  CPA_1_g1423__7654/CIN                                         +0    5427   
  CPA_1_g1423__7654/COUT         ADDF_E          1 19.5  140  +151    5578 F 
  CPA_1_g1422__7557/CIN                                         +0    5578   
  CPA_1_g1422__7557/COUT         ADDF_E          1 19.5  141  +152    5730 F 
  CPA_1_g1421__7837/CIN                                         +0    5730   
  CPA_1_g1421__7837/COUT         ADDF_E          1 19.5  141  +152    5882 F 
  CPA_1_g1420__6179/CIN                                         +0    5882   
  CPA_1_g1420__6179/COUT         ADDF_E          1 19.5  140  +152    6034 F 
  CPA_1_g1419__1279/CIN                                         +0    6034   
  CPA_1_g1419__1279/COUT         ADDF_E          1 18.2  138  +149    6183 F 
  CPA_1_g1418__3457/B                                           +0    6183   
  CPA_1_g1418__3457/Z            XOR2_C          1  8.8  144  +113    6297 R 
ADDER/OutputVector[39] 
OutputVector[39]            <<<  out port                       +0    6297 R 
(AddShift.sdc_line_12)           ext delay                    +200    6497 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                             20000 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   13503ps 
Start-point  : InputVector[0]
End-point    : OutputVector[39]
