abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 4030675644
maxLevel = 4
n449 is replaced by n446 with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk/wal8_1_0_1078_44.7.blif
time = 17717101 us
--------------- round 2 ---------------
seed = 697785068
maxLevel = 4
n365 is replaced by n363 with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk/wal8_2_0_1075_44.1.blif
time = 34850462 us
--------------- round 3 ---------------
seed = 1451552060
maxLevel = 4
n392 is replaced by n415 with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 489
output circuit appNtk/wal8_3_0_1073_44.1.blif
time = 52052095 us
--------------- round 4 ---------------
seed = 3898583794
maxLevel = 4
n207 is replaced by n275 with inverter with estimated error 0
error = 0
area = 1071
delay = 44.1
#gates = 488
output circuit appNtk/wal8_4_0_1071_44.1.blif
time = 68573830 us
--------------- round 5 ---------------
seed = 3409878825
maxLevel = 4
n521 is replaced by n508 with estimated error 0
error = 0
area = 1069
delay = 43.1
#gates = 487
output circuit appNtk/wal8_5_0_1069_43.1.blif
time = 85830866 us
--------------- round 6 ---------------
seed = 685919360
maxLevel = 4
n518 is replaced by n507 with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 486
output circuit appNtk/wal8_6_0_1067_43.1.blif
time = 102883258 us
--------------- round 7 ---------------
seed = 4160600209
maxLevel = 4
n342 is replaced by n341 with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 485
output circuit appNtk/wal8_7_0_1065_43.1.blif
time = 119820236 us
--------------- round 8 ---------------
seed = 4024112405
maxLevel = 4
n517 is replaced by n513 with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 484
output circuit appNtk/wal8_8_0_1063_43.1.blif
time = 136831894 us
--------------- round 9 ---------------
seed = 1453347843
maxLevel = 4
n106 is replaced by n185 with inverter with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 484
output circuit appNtk/wal8_9_0_1061_43.1.blif
time = 153611437 us
--------------- round 10 ---------------
seed = 917596971
maxLevel = 4
n156 is replaced by n211 with inverter with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 483
output circuit appNtk/wal8_10_0_1059_43.1.blif
time = 170817508 us
--------------- round 11 ---------------
seed = 3136517372
maxLevel = 4
n173 is replaced by n228 with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 482
output circuit appNtk/wal8_11_0_1057_43.1.blif
time = 188016754 us
--------------- round 12 ---------------
seed = 3426263098
maxLevel = 4
n501 is replaced by n497 with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 481
output circuit appNtk/wal8_12_0_1055_43.1.blif
time = 204693253 us
--------------- round 13 ---------------
seed = 4251882468
maxLevel = 4
n466 is replaced by n467 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk/wal8_13_0_1053_43.1.blif
time = 220566986 us
--------------- round 14 ---------------
seed = 1850243995
maxLevel = 4
n248 is replaced by n245 with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk/wal8_14_0_1052_43.1.blif
time = 236783395 us
--------------- round 15 ---------------
seed = 1945695545
maxLevel = 4
n515 is replaced by n510 with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk/wal8_15_0_1051_43.1.blif
time = 252679441 us
--------------- round 16 ---------------
seed = 3480442205
maxLevel = 4
n502 is replaced by n494 with estimated error 0.00015
error = 0.00015
area = 1049
delay = 43.1
#gates = 478
output circuit appNtk/wal8_16_0.00015_1049_43.1.blif
time = 266693092 us
--------------- round 17 ---------------
seed = 3723647783
maxLevel = 4
n366 is replaced by n357 with estimated error 0.0013
error = 0.0013
area = 1047
delay = 43.1
#gates = 477
output circuit appNtk/wal8_17_0.0013_1047_43.1.blif
time = 280781836 us
--------------- round 18 ---------------
seed = 3017426858
maxLevel = 4
n448 is replaced by n443 with estimated error 0.00333
error = 0.00333
area = 1045
delay = 43.1
#gates = 476
output circuit appNtk/wal8_18_0.00333_1045_43.1.blif
time = 293447461 us
--------------- round 19 ---------------
seed = 1687375192
maxLevel = 4
n251 is replaced by one with estimated error 0.00509
error = 0.00509
area = 1043
delay = 43.1
#gates = 475
output circuit appNtk/wal8_19_0.00509_1043_43.1.blif
time = 305804495 us
--------------- round 20 ---------------
seed = 2799938275
maxLevel = 4
n201 is replaced by n250 with estimated error 0.00555
error = 0.00555
area = 1042
delay = 43.1
#gates = 474
output circuit appNtk/wal8_20_0.00555_1042_43.1.blif
time = 317458582 us
--------------- round 21 ---------------
seed = 3683092579
maxLevel = 4
n499 is replaced by n494 with estimated error 0.00799
error = 0.00799
area = 1041
delay = 43.1
#gates = 473
output circuit appNtk/wal8_21_0.00799_1041_43.1.blif
time = 328101139 us
--------------- round 22 ---------------
seed = 3729376242
maxLevel = 4
exceed error bound
