intern confer electr comput engin icec decemb dhaka bangladesh isbn improv gef fast addit algorithm rahaman hossain hasan hashem depart comput scienc engin khulna univers engin technolog kuet khulna bangladesh mail hashem abstract paper improv gef fast addit algorithm propos propos algorithm reduc time memori space algorithm carri calcul basi arriv time bit overhead sort intermedi term generat bit carri generat bit function effici oper algorithm better perform fastest comput devic futur introduct addit fundament oper comput comput speed addit increas perform comput increas algorithm perform fast addit fast addit achiev logarithm time parallel adder carri lookahead cla condit sum adder csma base algorithm wide varieti algorithm carri propag addit cpa applic cla csma consid special case input arriv simultan general earliest gef fast addit algorithm perform best advanc carri propag techniqu faster exist algorithm gef fast addit algorithm consid input arriv simultan process bit block iter generat carri earliest arriv signal process bit gef sort search build carri extra memori paper propos improv gef fast addit algorithm base bit level oper reduc process step addit faster comparison algorithm improv algorithm good perform term area speed gef fast addit algorithm algorithm perform addit generat carri lsb direct combin bit form intermedi term algorithm save memori space calcul parallel natur faster exist algorithm previous work addit algorithm cla csma dual forward predict dfp algorithm gef fast addit algorithm popular algorithm equat comput sum carri iii cps iiiii gcrcc iiii cpgc iiii crgc defin iii bar note initi carri subscript denot bit posit start lsb sum carri csma generat carri cla cla_i cla_ii dfp algorithm improv adder perform delay profil guarante optim perform consid bit iter array consist element maximum arriv time correspond augend addend bit gef fast addit algorithm gef algorithm consid order comput bit posit iter basic idea gef addit algorithm base fact first bit arriv earlier combin generat intermedi term improv perform generat intermedi term treat primit term second combin start lsb violat associ commut properti bit adjac bit gef algorithm process element iter sort arriv time ascend order transfer array array sort respect bit posit final combin adjac bit generat carri previous carri fig fig generat carri signal gef base adder circl repres ternari oper number insid circl time normal respect oper gef algorithm step bit addit step setup initi array p_list element p_list entri p_list consist arriv time bit posit initi t_list element structur t_list p_list step generat t_list sort p_list ascend order arriv time move element equival p_list p_list t_list sort t_list ascend order bit posit retain bit posit step combin adjac bit t_list bit adjac combin ternari oper insert generat term bit posit time list step repeat repeat step element left list step generat sum signal finish propos gef fast addit algorithm basic idea propos gef fast addit algorithm base three fact first p_time array arriv time operand sort bit posit array memori save speedup task second bit arriv earlier calcul carri signal lsb calcul intermedi term third combin term time adjac comput will perform random prior arriv time combin adjac term ternari oper three ternari oper defin adjac calcul fig basic figur propos igef algorithm carri step propos gef addit algorithm step p_time singl dimension array initi array maximum arriv time correspond bit operand lsb msb lsb msb t_time array initi element fig generat carri signal propos igef base adder circl repres ternari oper number insid circl time normal respect oper detail basic figur carri step generat t_time search minimum p_time iter transfer equival minimum p_time t_time correspond bit posit null correspond posit p_time step find adjac t_time generat carri signal lsb combin generat intermedi term generat term transfer p_time step repeat step rest element p_time step final generat sum signal algorithm guarante optim step generat adder structur optim term speed memori note term consid adjac term inconsecut bit posit three adjac bit time cascad ternari oper comput bit block arriv time will transfer p_time initi array time initi null sort p_time step search p_time minimum second step generat array t_time transfer equival minimum t_time p_time gef algorithm sort respect arriv time transfer equival p_time p_time t_time time analysi equat sum path carri path independ analyz separ carri generat equat repeat conveni csma cca igirigirgrc elma cla_i ipigipigpgc cla_ii grgc assum input arriv simultan bit combin step ternari oper associ properti combin term equat order perform will determin latenc oper time setup term latenc generat longer consid setup time latenc oper conclud fastest generat carri consid generat sum signal equat sum generat cca igirigirgrc csma igirigirgrc igipirip cla_i igiripigpgc cla_ii irigrgc equat depict generat sum bit adder type cla_ii cca adder type merg step word length term combin term second level ineffici contrast csma lsb msb elma term combin csma will requir oper critic path cla_ii block factor number bit process logic gate denot greater number ternari oper will greater three critic path cla will faster csma cca cla_i algorithm gef algorithm faster propos igef algorithm faster reduc memori space gef algorithm tabl repres time perform gef igef algorithm tabl exampl gef algorithm bit posit tabl exampl propos igef algorithm bit posit conclus paper propos logic remov limit gef fast addit algorithm propos algorithm base parallel process hardwar level algorithm develop solv problem exist addit algorithm consid global time properti multipl bit iter gef fast algorithm sort complex time perform good memori requir maintain bit posit arriv time propos igef fast algorithm sort complex remov find minimum arriv time iter techniqu reduc time memori algorithm appropri oper reduc oper time propos algorithm optim respect time gef addit algorithm refer yeh jen studi logarithm time parallel adder proc ieee workshop signal process system nagendra irwin owen area time power tradeoff parallel adder ieee tran circuit system xii analog digit signal process oct hwang comput arithmet principl architectur design john wiley son cheng chiang cheng improv condit sum adder int applic specif integr circuit conf lindkvist anderson techniqu fast cmos base condit sum adder proc ieee int conf comput design vlsi comput processor oct ercegovac fast multipl carri propag addit ieee tran comput nov wen cheng yeh chein wei jen general earliest fast addit algorithm ieee tran comput 