// Seed: 1291447766
module module_0 (
    input logic id_0,
    input logic id_1,
    output supply0 id_2,
    input logic id_3,
    input id_4,
    input id_5
);
  logic id_6;
  assign id_2[1] = id_4;
  logic id_7;
  import id_8::*;
  assign id_8 = 1;
  defparam id_9.id_10 = id_5;
  logic id_11;
  logic id_12 = 1 != id_10, id_13;
  logic id_14;
endmodule
