$date
	Fri Mar 24 15:26:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_DMux $end
$var wire 1 ! b $end
$var wire 1 " a $end
$var reg 1 # in $end
$var reg 1 $ sel $end
$scope module mymodule $end
$var wire 1 " a $end
$var wire 1 ! b $end
$var wire 1 # in $end
$var wire 1 $ sel $end
$var wire 1 % w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#1
0%
1$
#2
1"
1%
0$
1#
#3
0"
1!
0%
1$
#4
