Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jan 19 19:03:42 2021
| Host         : LAPTOP-1O2DVROB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_control_sets_placed.rpt
| Design       : game
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      6 |            1 |
|      8 |            1 |
|     10 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------------+------------------------------+------------------+----------------+
|         Clock Signal        |                Enable Signal                |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------+---------------------------------------------+------------------------------+------------------+----------------+
|  My_Mode/My_Timer_Lost/gtOp |                                             | My_Mode/My_Timer_Lost/eqOp   |                1 |              1 |
|  clk25_IBUF_BUFG            | My_Mode/My_MAE/FSM_sequential_PRES_reg[2]_0 | My_Mode/My_Tempo_Pause/reset |                2 |              6 |
|  clk25_IBUF_BUFG            |                                             | My_Mode/My_Tempo_Pause/reset |                4 |              8 |
|  clk25_IBUF_BUFG            | My_Mode/My_Tempo_Pause/s_cpt_0              | My_Mode/My_Tempo_Pause/reset |                3 |             10 |
+-----------------------------+---------------------------------------------+------------------------------+------------------+----------------+


