Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/my_app/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f92284dda0cd40a09d2f308114c19bd0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ram_single_behav xil_defaultlib.tb_ram_single xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/my_file/my_project/fpga_prj/Vivado_prj/8-ram_single/rtl/ram_rw.v" Line 2. Module ram_rw doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_file/my_project/fpga_prj/Vivado_prj/8-ram_single/rtl/ram_rw.v" Line 2. Module ram_rw doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram_rw
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.ram_single
Compiling module xil_defaultlib.tb_ram_single
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ram_single_behav
