// Seed: 2734334481
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wand id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_1,
      id_7
  );
  wire _id_9;
  assign id_4#(
      .id_6(~1 < 1),
      .id_4(1),
      .id_4(1'b0 & -1 & !1),
      .id_4(-1),
      .id_6(-1'b0)
  ) [id_9] = -1;
endmodule
