set_global_assignment -name VHDL_FILE          [file join $::quartus(qip_path) c1541_via6522.vhd ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) c1541_gcr.sv      ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) c1541_track.sv    ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) c1541_logic.sv    ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) c1541_sd.sv       ]
set_global_assignment -name VHDL_FILE          [file join $::quartus(qip_path) c1541.vhd         ]
