

================================================================
== Vivado HLS Report for 'Systolic_Array_Conv'
================================================================
* Date:           Sun Feb 28 21:28:39 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.323 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      163|  3128462| 2.172 us | 41.680 ms |  163|  3128462|   none  |
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+--------------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) |   Iteration  |  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |    Latency   |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+--------------+-----------+-----------+--------+----------+
        |- Row         |      141|  3128350| 141 ~ 312835 |          -|          -| 1 ~ 10 |    no    |
        | + Load_Line  |       69|    10850|   69 ~ 1085  |          -|          -| 1 ~ 10 |    no    |
        | + Channel    |       67|   301180|  67 ~ 30118  |          -|          -| 1 ~ 10 |    no    |
        +--------------+---------+---------+--------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 11 
9 --> 10 
10 --> 8 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.57>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%K_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %K)"   --->   Operation 12 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%CHout_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %CHout)"   --->   Operation 13 'read' 'CHout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%CHin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %CHin)"   --->   Operation 14 'read' 'CHin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Cin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Cin)"   --->   Operation 15 'read' 'Cin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Rin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Rin)"   --->   Operation 16 'read' 'Rin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%padding_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %padding)"   --->   Operation 17 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %stride)"   --->   Operation 18 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%Out_ddr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Out_ddr)"   --->   Operation 19 'read' 'Out_ddr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%W_ddr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W_ddr)"   --->   Operation 20 'read' 'W_ddr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%In_ddr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %In_ddr)"   --->   Operation 21 'read' 'In_ddr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Out_ddr5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Out_ddr_read, i32 2, i32 31)"   --->   Operation 22 'partselect' 'Out_ddr5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%W_ddr3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %W_ddr_read, i32 2, i32 31)"   --->   Operation 23 'partselect' 'W_ddr3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%In_ddr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %In_ddr_read, i32 2, i32 31)"   --->   Operation 24 'partselect' 'In_ddr1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%In_buffer = alloca [500 x float], align 16" [conv_v1.cpp:327]   --->   Operation 25 'alloca' 'In_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%W_buffer = alloca [500 x float], align 16" [conv_v1.cpp:328]   --->   Operation 26 'alloca' 'W_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Out_buffer = alloca [500 x float], align 16" [conv_v1.cpp:329]   --->   Operation 27 'alloca' 'Out_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i32 %CHin_read, i32* @p_chin_s, align 4" [conv_v1.cpp:315]   --->   Operation 28 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i32 %CHout_read, i32* @p_chout_s, align 4" [conv_v1.cpp:316]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %Cin_read, i32* @p_cin_s, align 4" [conv_v1.cpp:320]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "store i32 %K_read, i32* @p_k_s, align 4" [conv_v1.cpp:321]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "store i32 %stride_read, i32* @p_s_s, align 4" [conv_v1.cpp:322]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %padding_read, i32* @p_p_s, align 4" [conv_v1.cpp:323]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln324 = add nsw i32 %Rin_read, %padding_read" [conv_v1.cpp:324]   --->   Operation 34 'add' 'add_ln324' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "store i32 %add_ln324, i32* @p_rinp_s, align 4" [conv_v1.cpp:324]   --->   Operation 35 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.01ns)   --->   "%add_ln325 = add nsw i32 %Cin_read, %padding_read" [conv_v1.cpp:325]   --->   Operation 36 'add' 'add_ln325' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "store i32 %add_ln325, i32* @p_cinp_s, align 4" [conv_v1.cpp:325]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln332 = shl i32 %stride_read, 2" [conv_v1.cpp:332]   --->   Operation 38 'shl' 'shl_ln332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln332 = sub i32 %shl_ln332, %stride_read" [conv_v1.cpp:332]   --->   Operation 39 'sub' 'sub_ln332' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln332 = add nsw i32 %sub_ln332, %K_read" [conv_v1.cpp:332]   --->   Operation 40 'add' 'add_ln332' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (3.42ns)   --->   "%mul_ln332 = mul i32 %add_ln332, %CHin_read" [conv_v1.cpp:332]   --->   Operation 41 'mul' 'mul_ln332' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (3.42ns)   --->   "%mul_ln332_1 = mul i32 %mul_ln332, %Cin_read" [conv_v1.cpp:332]   --->   Operation 42 'mul' 'mul_ln332_1' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i32 %mul_ln332_1, i32* @In_buffer_length, align 4" [conv_v1.cpp:332]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.65ns)   --->   "store i32 0, i32* @In_buffer_start, align 4" [conv_v1.cpp:333]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 45 [1/1] (0.65ns)   --->   "store i32 0, i32* @In_buffer_end, align 4" [conv_v1.cpp:334]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 46 [1/1] (3.42ns)   --->   "%mul_ln336 = mul i32 %CHout_read, %CHin_read" [conv_v1.cpp:336]   --->   Operation 46 'mul' 'mul_ln336' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (3.42ns)   --->   "%mul_ln336_1 = mul i32 %K_read, %K_read" [conv_v1.cpp:336]   --->   Operation 47 'mul' 'mul_ln336_1' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (3.42ns)   --->   "%mul_ln336_2 = mul i32 %mul_ln336, %mul_ln336_1" [conv_v1.cpp:336]   --->   Operation 48 'mul' 'mul_ln336_2' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 49 [2/2] (8.75ns)   --->   "call fastcc void @Read_W_buf([500 x float]* nocapture %W_buffer, float* %gmem, i30 %W_ddr3, i32 %mul_ln336_2)" [conv_v1.cpp:336]   --->   Operation 49 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%C_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %C)"   --->   Operation 50 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%R_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %R)"   --->   Operation 51 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !206"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %stride) nounwind, !map !216"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %padding) nounwind, !map !222"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Rin) nounwind, !map !226"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Cin) nounwind, !map !230"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %CHin) nounwind, !map !234"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %R) nounwind, !map !238"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %C) nounwind, !map !242"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %CHout) nounwind, !map !246"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %K) nounwind, !map !250"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @Systolic_Array_Conv_s) nounwind"   --->   Operation 62 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %Out_ddr, [10 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:308]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %W_ddr, [10 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:309]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %In_ddr, [10 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:310]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 144, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:313]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %R_read, i32* @p_r_s, align 4" [conv_v1.cpp:317]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %C_read, i32* @p_c_s, align 4" [conv_v1.cpp:318]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @Read_W_buf([500 x float]* nocapture %W_buffer, float* %gmem, i30 %W_ddr3, i32 %mul_ln336_2)" [conv_v1.cpp:336]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_s_load = load i32* @p_s_s, align 4" [conv_v1.cpp:337]   --->   Operation 70 'load' 'p_s_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%flush_row_count = shl i32 %p_s_load, 2" [conv_v1.cpp:337]   --->   Operation 71 'shl' 'flush_row_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln337 = sub i32 %flush_row_count, %p_s_load" [conv_v1.cpp:337]   --->   Operation 72 'sub' 'sub_ln337' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_k_load = load i32* @p_k_s, align 4" [conv_v1.cpp:337]   --->   Operation 73 'load' 'p_k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln337 = add nsw i32 %sub_ln337, %p_k_load" [conv_v1.cpp:337]   --->   Operation 74 'add' 'add_ln337' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (1.01ns)   --->   "%sub_ln364 = sub nsw i32 %add_ln337, %flush_row_count" [conv_v1.cpp:364]   --->   Operation 75 'sub' 'sub_ln364' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i32 %sub_ln364 to i31" [conv_v1.cpp:364]   --->   Operation 76 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.99ns)   --->   "%icmp_ln364 = icmp sgt i32 %sub_ln364, 0" [conv_v1.cpp:364]   --->   Operation 77 'icmp' 'icmp_ln364' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.41ns)   --->   "%reuse_row_count = select i1 %icmp_ln364, i31 %trunc_ln364, i31 0" [conv_v1.cpp:364]   --->   Operation 78 'select' 'reuse_row_count' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i31 %reuse_row_count to i32" [conv_v1.cpp:364]   --->   Operation 79 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:340]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.01>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_0_rec = phi i64 [ 0, %0 ], [ %add_ln360, %Row_end ]" [conv_v1.cpp:360]   --->   Operation 81 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%reuse_row_count_0 = phi i31 [ 0, %0 ], [ %reuse_row_count, %Row_end ]"   --->   Operation 82 'phi' 'reuse_row_count_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%Out_buf_row_load = load i32* @Out_buf_row, align 4" [conv_v1.cpp:340]   --->   Operation 83 'load' 'Out_buf_row_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_r_load = load i32* @p_r_s, align 4" [conv_v1.cpp:340]   --->   Operation 84 'load' 'p_r_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.99ns)   --->   "%icmp_ln340 = icmp slt i32 %Out_buf_row_load, %p_r_load" [conv_v1.cpp:340]   --->   Operation 85 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln340, label %Row_begin, label %5" [conv_v1.cpp:340]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i31 %reuse_row_count_0 to i32" [conv_v1.cpp:340]   --->   Operation 87 'zext' 'zext_ln340' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str18) nounwind" [conv_v1.cpp:340]   --->   Operation 88 'specloopname' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str18) nounwind" [conv_v1.cpp:340]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:341]   --->   Operation 90 'speclooptripcount' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.01ns)   --->   "%new_read_row_count = sub nsw i32 %add_ln337, %zext_ln340" [conv_v1.cpp:343]   --->   Operation 91 'sub' 'new_read_row_count' <Predicate = (icmp_ln340)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.65ns)   --->   "br label %2" [conv_v1.cpp:344]   --->   Operation 92 'br' <Predicate = (icmp_ln340)> <Delay = 0.65>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [conv_v1.cpp:368]   --->   Operation 93 'ret' <Predicate = (!icmp_ln340)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.43>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %Row_begin ], [ %i, %Load_Line ]"   --->   Operation 94 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i31 %i_0 to i32" [conv_v1.cpp:344]   --->   Operation 95 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.99ns)   --->   "%icmp_ln344 = icmp slt i32 %zext_ln344, %new_read_row_count" [conv_v1.cpp:344]   --->   Operation 96 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.00ns)   --->   "%i = add i31 %i_0, 1" [conv_v1.cpp:344]   --->   Operation 97 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln344, label %Load_Line, label %3" [conv_v1.cpp:344]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%In_buf_row_load = load i32* @In_buf_row, align 4" [conv_v1.cpp:346]   --->   Operation 99 'load' 'In_buf_row_load' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.01ns)   --->   "%add_ln346 = add nsw i32 %zext_ln344, %In_buf_row_load" [conv_v1.cpp:346]   --->   Operation 100 'add' 'add_ln346' <Predicate = (icmp_ln344)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [2/2] (3.42ns)   --->   "call fastcc void @Read_In_buf_line([500 x float]* nocapture %In_buffer, float* %gmem, i30 %In_ddr1, i32 %add_ln346)" [conv_v1.cpp:346]   --->   Operation 101 'call' <Predicate = (icmp_ln344)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 102 [1/1] (0.65ns)   --->   "store i32 0, i32* @Out_buf_cho, align 4" [conv_v1.cpp:350]   --->   Operation 102 'store' <Predicate = (!icmp_ln344)> <Delay = 0.65>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %4" [conv_v1.cpp:351]   --->   Operation 103 'br' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 104 [1/2] (0.00ns)   --->   "call fastcc void @Read_In_buf_line([500 x float]* nocapture %In_buffer, float* %gmem, i30 %In_ddr1, i32 %add_ln346)" [conv_v1.cpp:346]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.09>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str30) nounwind" [conv_v1.cpp:344]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str30) nounwind" [conv_v1.cpp:344]   --->   Operation 106 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:345]   --->   Operation 107 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%p_cinp_load = load i32* @p_cinp_s, align 4" [conv_v1.cpp:347]   --->   Operation 108 'load' 'p_cinp_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%p_chin_load = load i32* @p_chin_s, align 4" [conv_v1.cpp:347]   --->   Operation 109 'load' 'p_chin_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.42ns)   --->   "%mul_ln347 = mul nsw i32 %p_cinp_load, %p_chin_load" [conv_v1.cpp:347]   --->   Operation 110 'mul' 'mul_ln347' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%In_buffer_end_load = load i32* @In_buffer_end, align 4" [conv_v1.cpp:347]   --->   Operation 111 'load' 'In_buffer_end_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.01ns)   --->   "%add_ln347 = add nsw i32 %mul_ln347, %In_buffer_end_load" [conv_v1.cpp:347]   --->   Operation 112 'add' 'add_ln347' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.65ns)   --->   "store i32 %add_ln347, i32* @In_buffer_end, align 4" [conv_v1.cpp:347]   --->   Operation 113 'store' <Predicate = true> <Delay = 0.65>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str30, i32 %tmp_4) nounwind" [conv_v1.cpp:348]   --->   Operation 114 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %2" [conv_v1.cpp:344]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 8.51>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%Out_buf_cho_load = load i32* @Out_buf_cho, align 4" [conv_v1.cpp:351]   --->   Operation 116 'load' 'Out_buf_cho_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%p_chout_load = load i32* @p_chout_s, align 4" [conv_v1.cpp:351]   --->   Operation 117 'load' 'p_chout_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.99ns)   --->   "%icmp_ln351 = icmp slt i32 %Out_buf_cho_load, %p_chout_load" [conv_v1.cpp:351]   --->   Operation 118 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln351, label %Channel, label %Row_end" [conv_v1.cpp:351]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%Out_buf_row_load_1 = load i32* @Out_buf_row, align 4" [conv_v1.cpp:353]   --->   Operation 120 'load' 'Out_buf_row_load_1' <Predicate = (icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (0.00ns)   --->   "call fastcc void @PE_array([500 x float]* %In_buffer, [500 x float]* %W_buffer, [500 x float]* %Out_buffer, i32 %Out_buf_row_load_1, i32 %Out_buf_cho_load) nounwind" [conv_v1.cpp:353]   --->   Operation 121 'call' <Predicate = (icmp_ln351)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%p_r_load_1 = load i32* @p_r_s, align 4" [conv_v1.cpp:358]   --->   Operation 122 'load' 'p_r_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%Out_buf_row_load_2 = load i32* @Out_buf_row, align 4" [conv_v1.cpp:358]   --->   Operation 123 'load' 'Out_buf_row_load_2' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.01ns)   --->   "%sub_ln358 = sub nsw i32 %p_r_load_1, %Out_buf_row_load_2" [conv_v1.cpp:358]   --->   Operation 124 'sub' 'sub_ln358' <Predicate = (!icmp_ln351)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.99ns)   --->   "%icmp_ln358 = icmp sgt i32 %sub_ln358, 4" [conv_v1.cpp:358]   --->   Operation 125 'icmp' 'icmp_ln358' <Predicate = (!icmp_ln351)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.44ns)   --->   "%select_ln358 = select i1 %icmp_ln358, i32 4, i32 %sub_ln358" [conv_v1.cpp:358]   --->   Operation 126 'select' 'select_ln358' <Predicate = (!icmp_ln351)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "store i32 %select_ln358, i32* @Out_buf_row_count, align 4" [conv_v1.cpp:358]   --->   Operation 127 'store' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.42ns)   --->   "call fastcc void @Write_C_buf([500 x float]* nocapture %Out_buffer, float* %gmem, i30 %Out_ddr5, i64 %p_0_rec, i32 %select_ln358)" [conv_v1.cpp:359]   --->   Operation 128 'call' <Predicate = (!icmp_ln351)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%p_c_load = load i32* @p_c_s, align 4" [conv_v1.cpp:360]   --->   Operation 129 'load' 'p_c_load' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%p_chout_load_1 = load i32* @p_chout_s, align 4" [conv_v1.cpp:360]   --->   Operation 130 'load' 'p_chout_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (3.42ns)   --->   "%mul_ln360 = mul i32 %p_chout_load_1, %p_c_load" [conv_v1.cpp:360]   --->   Operation 131 'mul' 'mul_ln360' <Predicate = (!icmp_ln351)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln360)   --->   "%shl_ln360 = shl i32 %mul_ln360, 2" [conv_v1.cpp:360]   --->   Operation 132 'shl' 'shl_ln360' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln360)   --->   "%sext_ln360 = sext i32 %shl_ln360 to i64" [conv_v1.cpp:360]   --->   Operation 133 'sext' 'sext_ln360' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln360 = add i64 %sext_ln360, %p_0_rec" [conv_v1.cpp:360]   --->   Operation 134 'add' 'add_ln360' <Predicate = (!icmp_ln351)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%In_buf_row_load_1 = load i32* @In_buf_row, align 4" [conv_v1.cpp:362]   --->   Operation 135 'load' 'In_buf_row_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.01ns)   --->   "%add_ln362 = add nsw i32 %In_buf_row_load_1, %flush_row_count" [conv_v1.cpp:362]   --->   Operation 136 'add' 'add_ln362' <Predicate = (!icmp_ln351)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "store i32 %add_ln362, i32* @In_buf_row, align 4" [conv_v1.cpp:362]   --->   Operation 137 'store' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%In_buffer_end_load_1 = load i32* @In_buffer_end, align 4" [conv_v1.cpp:365]   --->   Operation 138 'load' 'In_buffer_end_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%p_cinp_load_1 = load i32* @p_cinp_s, align 4" [conv_v1.cpp:365]   --->   Operation 139 'load' 'p_cinp_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%p_chin_load_1 = load i32* @p_chin_s, align 4" [conv_v1.cpp:365]   --->   Operation 140 'load' 'p_chin_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (3.42ns)   --->   "%mul_ln365 = mul i32 %p_cinp_load_1, %zext_ln364" [conv_v1.cpp:365]   --->   Operation 141 'mul' 'mul_ln365' <Predicate = (!icmp_ln351)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (3.42ns)   --->   "%mul_ln365_1 = mul i32 %mul_ln365, %p_chin_load_1" [conv_v1.cpp:365]   --->   Operation 142 'mul' 'mul_ln365_1' <Predicate = (!icmp_ln351)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (1.01ns)   --->   "%sub_ln365 = sub nsw i32 %In_buffer_end_load_1, %mul_ln365_1" [conv_v1.cpp:365]   --->   Operation 143 'sub' 'sub_ln365' <Predicate = (!icmp_ln351)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.65ns)   --->   "store i32 %sub_ln365, i32* @In_buffer_start, align 4" [conv_v1.cpp:365]   --->   Operation 144 'store' <Predicate = (!icmp_ln351)> <Delay = 0.65>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @PE_array([500 x float]* %In_buffer, [500 x float]* %W_buffer, [500 x float]* %Out_buffer, i32 %Out_buf_row_load_1, i32 %Out_buf_cho_load) nounwind" [conv_v1.cpp:353]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.67>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str31) nounwind" [conv_v1.cpp:351]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str31) nounwind" [conv_v1.cpp:351]   --->   Operation 147 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:352]   --->   Operation 148 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%Out_buf_cho_load_1 = load i32* @Out_buf_cho, align 4" [conv_v1.cpp:354]   --->   Operation 149 'load' 'Out_buf_cho_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (1.01ns)   --->   "%add_ln354 = add nsw i32 %Out_buf_cho_load_1, 4" [conv_v1.cpp:354]   --->   Operation 150 'add' 'add_ln354' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.65ns)   --->   "store i32 %add_ln354, i32* @Out_buf_cho, align 4" [conv_v1.cpp:354]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.65>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str31, i32 %tmp_5) nounwind" [conv_v1.cpp:355]   --->   Operation 152 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "br label %4" [conv_v1.cpp:355]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.01>
ST_11 : Operation 154 [1/2] (0.00ns)   --->   "call fastcc void @Write_C_buf([500 x float]* nocapture %Out_buffer, float* %gmem, i30 %Out_ddr5, i64 %p_0_rec, i32 %select_ln358)" [conv_v1.cpp:359]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%Out_buf_row_count_lo = load i32* @Out_buf_row_count, align 4" [conv_v1.cpp:361]   --->   Operation 155 'load' 'Out_buf_row_count_lo' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%Out_buf_row_load_3 = load i32* @Out_buf_row, align 4" [conv_v1.cpp:361]   --->   Operation 156 'load' 'Out_buf_row_load_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (1.01ns)   --->   "%add_ln361 = add nsw i32 %Out_buf_row_load_3, %Out_buf_row_count_lo" [conv_v1.cpp:361]   --->   Operation 157 'add' 'add_ln361' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "store i32 %add_ln361, i32* @Out_buf_row, align 4" [conv_v1.cpp:361]   --->   Operation 158 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str18, i32 %tmp) nounwind" [conv_v1.cpp:366]   --->   Operation 159 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:366]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.57ns
The critical path consists of the following:
	wire read on port 'K' [32]  (0 ns)
	'add' operation ('add_ln332', conv_v1.cpp:332) [79]  (0.731 ns)
	'mul' operation ('mul_ln332', conv_v1.cpp:332) [80]  (3.42 ns)
	'mul' operation ('mul_ln332_1', conv_v1.cpp:332) [81]  (3.42 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ln336', conv_v1.cpp:336) to 'Read_W_buf' [88]  (8.75 ns)

 <State 3>: 3.16ns
The critical path consists of the following:
	'load' operation ('p_s_load', conv_v1.cpp:337) on static variable 'p_s_s' [89]  (0 ns)
	'sub' operation ('sub_ln337', conv_v1.cpp:337) [91]  (0 ns)
	'add' operation ('add_ln337', conv_v1.cpp:337) [93]  (0.731 ns)
	'sub' operation ('sub_ln364', conv_v1.cpp:364) [94]  (1.02 ns)
	'icmp' operation ('icmp_ln364', conv_v1.cpp:364) [96]  (0.991 ns)
	'select' operation ('reuse_row_count', conv_v1.cpp:364) [97]  (0.418 ns)

 <State 4>: 1.02ns
The critical path consists of the following:
	'phi' operation ('reuse_row_count') with incoming values : ('reuse_row_count', conv_v1.cpp:364) [102]  (0 ns)
	'sub' operation ('new_read_row_count', conv_v1.cpp:343) [112]  (1.02 ns)

 <State 5>: 4.44ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', conv_v1.cpp:344) [115]  (0 ns)
	'add' operation ('add_ln346', conv_v1.cpp:346) [125]  (1.02 ns)
	'call' operation ('call_ln346', conv_v1.cpp:346) to 'Read_In_buf_line' [126]  (3.42 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 5.09ns
The critical path consists of the following:
	'load' operation ('p_cinp_load', conv_v1.cpp:347) on static variable 'p_cinp_s' [127]  (0 ns)
	'mul' operation ('mul_ln347', conv_v1.cpp:347) [129]  (3.42 ns)
	'add' operation ('add_ln347', conv_v1.cpp:347) [131]  (1.02 ns)
	'store' operation ('store_ln347', conv_v1.cpp:347) of variable 'add_ln347', conv_v1.cpp:347 on static variable 'In_buffer_end' [132]  (0.656 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'load' operation ('p_cinp_load_1', conv_v1.cpp:365) on static variable 'p_cinp_s' [176]  (0 ns)
	'mul' operation ('mul_ln365', conv_v1.cpp:365) [178]  (3.42 ns)
	'mul' operation ('mul_ln365_1', conv_v1.cpp:365) [179]  (3.42 ns)
	'sub' operation ('sub_ln365', conv_v1.cpp:365) [180]  (1.02 ns)
	'store' operation ('store_ln365', conv_v1.cpp:365) of variable 'sub_ln365', conv_v1.cpp:365 on static variable 'In_buffer_start' [181]  (0.656 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.67ns
The critical path consists of the following:
	'load' operation ('Out_buf_cho_load_1', conv_v1.cpp:354) on global variable 'Out_buf_cho' [149]  (0 ns)
	'add' operation ('add_ln354', conv_v1.cpp:354) [150]  (1.02 ns)
	'store' operation ('store_ln354', conv_v1.cpp:354) of variable 'add_ln354', conv_v1.cpp:354 on global variable 'Out_buf_cho' [151]  (0.656 ns)

 <State 11>: 1.02ns
The critical path consists of the following:
	'load' operation ('Out_buf_row_count_lo', conv_v1.cpp:361) on static variable 'Out_buf_row_count' [168]  (0 ns)
	'add' operation ('add_ln361', conv_v1.cpp:361) [170]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
