# TCL File Generated by Component Editor 22.1
# Tue Nov 14 14:14:47 IST 2023
# DO NOT MODIFY


# 
# new_component "new_component" v1.0
#  2023.11.14.14:14:47
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module new_component
# 
set_module_property DESCRIPTION ""
set_module_property NAME new_component
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME new_component
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL counter
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file counter.v VERILOG PATH ../Desktop/iith/Module-2/NB-IOT/Assignments/Assignment-1/solution/codes/counter.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL counter
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file counter_tb.v VERILOG PATH ../Desktop/iith/Module-2/NB-IOT/Assignments/Assignment-1/solution/codes/counter_tb.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point div
# 
add_interface div conduit end
set_interface_property div associatedClock clock
set_interface_property div associatedReset ""
set_interface_property div ENABLED true
set_interface_property div EXPORT_OF ""
set_interface_property div PORT_NAME_MAP ""
set_interface_property div CMSIS_SVD_VARIABLES ""
set_interface_property div SVD_ADDRESS_GROUP ""

add_interface_port div div_read readdata Input 1


# 
# connection point dec
# 
add_interface dec conduit end
set_interface_property dec associatedClock clock
set_interface_property dec associatedReset ""
set_interface_property dec ENABLED true
set_interface_property dec EXPORT_OF ""
set_interface_property dec PORT_NAME_MAP ""
set_interface_property dec CMSIS_SVD_VARIABLES ""
set_interface_property dec SVD_ADDRESS_GROUP ""

add_interface_port dec dec readdata Input 1


# 
# connection point in
# 
add_interface in conduit end
set_interface_property in associatedClock clock
set_interface_property in associatedReset ""
set_interface_property in ENABLED true
set_interface_property in EXPORT_OF ""
set_interface_property in PORT_NAME_MAP ""
set_interface_property in CMSIS_SVD_VARIABLES ""
set_interface_property in SVD_ADDRESS_GROUP ""

add_interface_port in in readdata Input 8


# 
# connection point zero
# 
add_interface zero conduit end
set_interface_property zero associatedClock clock
set_interface_property zero associatedReset reset_sink
set_interface_property zero ENABLED true
set_interface_property zero EXPORT_OF ""
set_interface_property zero PORT_NAME_MAP ""
set_interface_property zero CMSIS_SVD_VARIABLES ""
set_interface_property zero SVD_ADDRESS_GROUP ""

add_interface_port zero zero writedata Output 1


# 
# connection point count
# 
add_interface count conduit end
set_interface_property count associatedClock ""
set_interface_property count associatedReset ""
set_interface_property count ENABLED true
set_interface_property count EXPORT_OF ""
set_interface_property count PORT_NAME_MAP ""
set_interface_property count CMSIS_SVD_VARIABLES ""
set_interface_property count SVD_ADDRESS_GROUP ""

add_interface_port count count writedata Output 8


# 
# connection point latch
# 
add_interface latch conduit end
set_interface_property latch associatedClock clock
set_interface_property latch associatedReset ""
set_interface_property latch ENABLED true
set_interface_property latch EXPORT_OF ""
set_interface_property latch PORT_NAME_MAP ""
set_interface_property latch CMSIS_SVD_VARIABLES ""
set_interface_property latch SVD_ADDRESS_GROUP ""

add_interface_port latch latch readdata Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_sink_reset reset Input 1

