Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr  9 22:58:42 2025
| Host         : Laptoptycles running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file milestone_1_timing_summary_routed.rpt -pb milestone_1_timing_summary_routed.pb -rpx milestone_1_timing_summary_routed.rpx -warn_on_violation
| Design       : milestone_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     72          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (397)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (157)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (397)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/L7/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ff10/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff4/ff6/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (157)
--------------------------------------------------
 There are 157 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.741        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.741        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.349ns (38.858%)  route 2.123ns (61.142%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.035     8.797    ff10/count0_carry__1_n_2
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.729    14.538    ff10/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.349ns (38.858%)  route 2.123ns (61.142%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.035     8.797    ff10/count0_carry__1_n_2
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.729    14.538    ff10/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.349ns (38.858%)  route 2.123ns (61.142%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.035     8.797    ff10/count0_carry__1_n_2
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.729    14.538    ff10/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.349ns (38.858%)  route 2.123ns (61.142%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.035     8.797    ff10/count0_carry__1_n_2
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605    15.028    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.729    14.538    ff10/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.349ns (38.957%)  route 2.114ns (61.043%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.027     8.788    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.729    14.534    ff10/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.349ns (38.957%)  route 2.114ns (61.043%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.027     8.788    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.729    14.534    ff10/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.349ns (38.957%)  route 2.114ns (61.043%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.027     8.788    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.729    14.534    ff10/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.349ns (38.957%)  route 2.114ns (61.043%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.027     8.788    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.729    14.534    ff10/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.349ns (40.489%)  route 1.983ns (59.511%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.896     8.657    ff10/count0_carry__1_n_2
    SLICE_X2Y92          FDRE                                         r  ff10/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604    15.027    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  ff10/count_reg[20]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.729    14.537    ff10/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.349ns (40.489%)  route 1.983ns (59.511%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.931    ff10/count_reg[15]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.124     7.055 r  ff10/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.055    ff10/count0_carry__0_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.605 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.762 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.896     8.657    ff10/count0_carry__1_n_2
    SLICE_X2Y92          FDRE                                         r  ff10/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604    15.027    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  ff10/count_reg[21]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.729    14.537    ff10/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  5.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff10/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ff10/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.811    ff10/count_reg[10]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  ff10/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.921    ff10/count_reg[8]_i_1__0_n_5
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    ff10/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ff10/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ff10/count_reg[14]/Q
                         net (fo=2, routed)           0.126     1.812    ff10/count_reg[14]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  ff10/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    ff10/count_reg[12]_i_1__0_n_5
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    ff10/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ff10/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.812    ff10/count_reg[6]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  ff10/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    ff10/count_reg[4]_i_1__0_n_5
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  ff10/count_reg[6]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    ff10/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ff10/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.813    ff10/count_reg[18]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  ff10/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    ff10/count_reg[16]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[18]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    ff10/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  ff10/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.811    ff10/count_reg[2]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  ff10/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    ff10/count_reg[0]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    ff10/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  ff10/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ff10/count_reg[22]/Q
                         net (fo=2, routed)           0.127     1.813    ff10/count_reg[22]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  ff10/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    ff10/count_reg[20]_i_1_n_5
    SLICE_X2Y92          FDRE                                         r  ff10/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  ff10/count_reg[22]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.656    ff10/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff10/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  ff10/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.814    ff10/S[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  ff10/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    ff10/count_reg[24]_i_1_n_5
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[26]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     1.657    ff10/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  ff1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff1/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.794    ff1/count_reg[2]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  ff1/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.905    ff1/count_reg[0]_i_2_n_5
    SLICE_X4Y89          FDRE                                         r  ff1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  ff1/count_reg[2]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    ff1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ff1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  ff1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff1/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.795    ff1/count_reg[6]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  ff1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    ff1/count_reg[4]_i_1_n_5
    SLICE_X4Y90          FDRE                                         r  ff1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  ff1/count_reg[6]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    ff1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.796    ff1/count_reg[10]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  ff1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    ff1/count_reg[8]_i_1_n_5
    SLICE_X4Y91          FDRE                                         r  ff1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff1/count_reg[10]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    ff1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     ff1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     ff1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           180 Endpoints
Min Delay           180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.320ns  (logic 4.098ns (43.966%)  route 5.222ns (56.034%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[0]/Q
                         net (fo=23, routed)          0.988     1.444    ff3/Q[0]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.124     1.568 r  ff3/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.235     5.802    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.320 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.320    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 4.390ns (52.247%)  route 4.013ns (47.753%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[2]/Q
                         net (fo=15, routed)          0.884     1.340    ff3/Q[2]
    SLICE_X3Y93          LUT3 (Prop_lut3_I0_O)        0.152     1.492 r  ff3/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.128     4.621    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.403 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.403    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 4.133ns (50.788%)  route 4.005ns (49.212%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[2]/Q
                         net (fo=15, routed)          0.879     1.335    ff3/Q[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.124     1.459 r  ff3/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.126     4.585    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.139 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.139    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 4.368ns (57.350%)  route 3.248ns (42.650%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[1]/Q
                         net (fo=23, routed)          0.870     1.326    ff3/Q[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.152     1.478 r  ff3/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.378     3.856    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     7.616 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.616    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 4.114ns (55.490%)  route 3.300ns (44.510%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X1Y94          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           3.300     3.859    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.415 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.415    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 4.136ns (55.792%)  route 3.277ns (44.208%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           3.277     3.836    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.413 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.413    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 4.344ns (59.120%)  route 3.003ns (40.880%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[0]/Q
                         net (fo=23, routed)          0.988     1.444    ff3/Q[0]
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.150     1.594 r  ff3/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.016     3.609    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.347 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.347    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.305ns  (logic 4.360ns (59.688%)  route 2.945ns (40.312%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[1]/Q
                         net (fo=23, routed)          0.867     1.323    ff3/Q[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.152     1.475 r  ff3/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.077     3.553    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.305 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.305    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.132ns (58.030%)  route 2.988ns (41.970%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[1]/Q
                         net (fo=23, routed)          0.870     1.326    ff3/Q[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.124     1.450 r  ff3/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.119     3.568    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.121 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.121    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 4.116ns (59.702%)  route 2.778ns (40.298%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[1]/Q
                         net (fo=23, routed)          0.867     1.323    ff3/Q[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.447 r  ff3/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.911     3.358    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.894 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.894    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.427%)  route 0.128ns (47.573%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[7]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[7]/Q
                         net (fo=2, routed)           0.128     0.269    ff9/Q[7]
    SLICE_X0Y88          FDRE                                         r  ff9/current_rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.572%)  route 0.138ns (49.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.138     0.279    ff9/Q[1]
    SLICE_X0Y89          FDRE                                         r  ff9/current_rand_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (61.026%)  route 0.119ns (38.974%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE                         0.000     0.000 r  ff4/ff3/count_reg[0]/C
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff3/count_reg[0]/Q
                         net (fo=6, routed)           0.119     0.260    ff4/ff3/mux_3[0]
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.305 r  ff4/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.305    ff4/ff3/tick_i_1__2_n_0
    SLICE_X5Y95          FDRE                                         r  ff4/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff2/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE                         0.000     0.000 r  ff4/ff2/count_reg[0]/C
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff2/count_reg[0]/Q
                         net (fo=6, routed)           0.121     0.262    ff4/ff2/Q[0]
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  ff4/ff2/tick_i_1__1/O
                         net (fo=1, routed)           0.000     0.307    ff4/ff2/tick_i_1__1_n_0
    SLICE_X6Y94          FDRE                                         r  ff4/ff2/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.558%)  route 0.175ns (55.442%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[2]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.175     0.316    ff9/Q[2]
    SLICE_X0Y91          FDRE                                         r  ff9/current_rand_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/G
                            (positive level-sensitive latch)
  Destination:            ff4/ff6/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.178ns (56.234%)  route 0.139ns (43.766%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=39, routed)          0.139     0.317    ff4/ff6/REACTION_TIME_COUNT_EN_OUT
    SLICE_X4Y97          FDCE                                         r  ff4/ff6/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/G
                            (positive level-sensitive latch)
  Destination:            ff4/ff6/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.178ns (56.234%)  route 0.139ns (43.766%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=39, routed)          0.139     0.317    ff4/ff6/REACTION_TIME_COUNT_EN_OUT
    SLICE_X4Y97          FDCE                                         r  ff4/ff6/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff6/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE                         0.000     0.000 r  ff4/ff6/count_reg[0]/C
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff6/count_reg[0]/Q
                         net (fo=6, routed)           0.132     0.273    ff4/ff6/Q[0]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  ff4/ff6/tick_i_1__5/O
                         net (fo=1, routed)           0.000     0.318    ff4/ff6/tick_i_1__5_n_0
    SLICE_X4Y96          FDRE                                         r  ff4/ff6/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff0/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.191ns (58.980%)  route 0.133ns (41.020%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  ff4/ff0/tick_reg__0/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff0/tick_reg__0/Q
                         net (fo=8, routed)           0.133     0.279    ff4/ff0/tick_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.324 r  ff4/ff0/tick_i_1/O
                         net (fo=1, routed)           0.000     0.324    ff4/ff0/tick_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  ff4/ff0/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE                         0.000     0.000 r  ff4/ff1/tick_reg/C
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff1/tick_reg/Q
                         net (fo=1, routed)           0.138     0.279    ff4/ff1/tick_reg_n_0
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.045     0.324 r  ff4/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.324    ff4/ff1/tick
    SLICE_X7Y96          FDRE                                         r  ff4/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.206ns  (logic 0.456ns (37.820%)  route 0.750ns (62.180%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.750     6.531    ff0/TIMER_FINISHED_reg
    SLICE_X0Y97          LDCE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.141ns (29.892%)  route 0.331ns (70.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.331     1.993    ff0/TIMER_FINISHED_reg
    SLICE_X0Y97          LDCE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 1.366ns (42.036%)  route 1.884ns (57.964%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.997     2.921    ff10/count0_carry__1_n_2
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.329     3.250 r  ff10/temp_i_1__0/O
                         net (fo=1, routed)           0.000     3.250    ff10/temp_i_1__0_n_0
    SLICE_X1Y89          FDRE                                         r  ff10/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ff10/temp_reg/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 1.037ns (35.051%)  route 1.922ns (64.949%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.035     2.959    ff10/count0_carry__1_n_2
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605     5.028    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[24]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 1.037ns (35.051%)  route 1.922ns (64.949%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.035     2.959    ff10/count0_carry__1_n_2
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605     5.028    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[25]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 1.037ns (35.051%)  route 1.922ns (64.949%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.035     2.959    ff10/count0_carry__1_n_2
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605     5.028    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[26]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 1.037ns (35.051%)  route 1.922ns (64.949%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.035     2.959    ff10/count0_carry__1_n_2
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.605     5.028    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  ff10/count_reg[27]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.950ns  (logic 1.037ns (35.156%)  route 1.913ns (64.844%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.027     2.950    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601     5.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[0]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.950ns  (logic 1.037ns (35.156%)  route 1.913ns (64.844%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.027     2.950    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601     5.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[1]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.950ns  (logic 1.037ns (35.156%)  route 1.913ns (64.844%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.027     2.950    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601     5.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[2]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.950ns  (logic 1.037ns (35.156%)  route 1.913ns (64.844%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.027     2.950    ff10/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601     5.024    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  ff10/count_reg[3]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.819ns  (logic 1.037ns (36.791%)  route 1.782ns (63.209%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[6]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[6]/Q
                         net (fo=4, routed)           0.886     1.342    ff9/Q[6]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124     1.466 r  ff9/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.466    ff10/count_reg[0]_0[0]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.923 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.896     2.819    ff10/count0_carry__1_n_2
    SLICE_X2Y92          FDRE                                         r  ff10/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604     5.027    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  ff10/count_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.346ns (47.292%)  route 0.386ns (52.708%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.732    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[16]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.346ns (47.292%)  route 0.386ns (52.708%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.732    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[17]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.346ns (47.292%)  route 0.386ns (52.708%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.732    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[18]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.346ns (47.292%)  route 0.386ns (52.708%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.732    ff10/count0_carry__1_n_2
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  ff10/count_reg[19]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.346ns (41.292%)  route 0.492ns (58.708%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.261     0.838    ff10/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[10]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.346ns (41.292%)  route 0.492ns (58.708%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.261     0.838    ff10/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[11]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.346ns (41.292%)  route 0.492ns (58.708%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.261     0.838    ff10/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[8]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.346ns (41.292%)  route 0.492ns (58.708%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.261     0.838    ff10/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ff10/count_reg[9]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.346ns (40.308%)  route 0.512ns (59.692%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.281     0.858    ff10/count0_carry__1_n_2
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[12]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.346ns (40.308%)  route 0.512ns (59.692%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.231     0.372    ff10/Q[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.417 r  ff10/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.417    ff10/count0_carry__0_i_1_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.532 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.532    ff10/count0_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.577 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.281     0.858    ff10/count0_carry__1_n_2
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  ff10/count_reg[13]/C





