# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \top 1
attribute \src "dut.sv:1.1-5.10"
module \wreduce_test0
  attribute \src "dut.sv:1.34-1.35"
  wire width 8 input 1 \a
  attribute \src "dut.sv:1.37-1.38"
  wire width 8 input 2 \b
  attribute \src "dut.sv:1.54-1.55"
  wire width 16 output 3 \x
  attribute \src "dut.sv:1.57-1.58"
  wire width 16 output 4 \y
  attribute \src "dut.sv:1.60-1.61"
  wire width 16 output 5 \z
  connect \x 16'0000000000000000
  connect \y 16'0000000000000000
  connect \z 16'0000000000000000
end
