

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_4096_64_Pipeline_VITIS_LOOP_88_2'
================================================================
* Date:           Tue Oct 28 22:02:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  13.243 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+------------------------------------------------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    |                    Pipeline                    |
    |   min   |    max   |    min    |    max    | min |    max   |                      Type                      |
    +---------+----------+-----------+-----------+-----+----------+------------------------------------------------+
    |        2|  33554433|  30.000 ns|  0.503 sec|    1|  33554432|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+----------+-----------+-----------+-----+----------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+----------+-----------+-----------+--------------+----------+
        |                   |  Latency (cycles)  | Iteration|  Initiation Interval  |     Trip     |          |
        |     Loop Name     |   min   |    max   |  Latency |  achieved |   target  |     Count    | Pipelined|
        +-------------------+---------+----------+----------+-----------+-----------+--------------+----------+
        |- VITIS_LOOP_88_2  |        0|  33554431|         4|          2|          2|  0 ~ 16777215|       yes|
        +-------------------+---------+----------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outValue = alloca i32 1"   --->   Operation 8 'alloca' 'outValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outValue_1 = alloca i32 1"   --->   Operation 9 'alloca' 'outValue_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outValue_2 = alloca i32 1"   --->   Operation 10 'alloca' 'outValue_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outValue_3 = alloca i32 1"   --->   Operation 11 'alloca' 'outValue_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outValue_4 = alloca i32 1"   --->   Operation 12 'alloca' 'outValue_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%boundary_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %boundary" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 17 'read' 'boundary_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 18 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_14" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 19 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_13" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 20 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_12" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 21 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_11" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 22 'read' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %tmp_7, i8 %outValue_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 23 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %tmp_6, i8 %outValue_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 24 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %tmp_4, i8 %outValue_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 25 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %tmp_2, i8 %outValue_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 26 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %tmp_1, i8 %outValue" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58]   --->   Operation 27 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln88 = store i24 5, i24 %i" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 28 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln88 = br void %VITIS_LOOP_93_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 29 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.24>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_2 = load i24 %i" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:91]   --->   Operation 30 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%outValue_1_load = load i8 %outValue_1"   --->   Operation 31 'load' 'outValue_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%outValue_2_load = load i8 %outValue_2"   --->   Operation 32 'load' 'outValue_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%outValue_3_load = load i8 %outValue_3"   --->   Operation 33 'load' 'outValue_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%outValue_4_load = load i8 %outValue_4"   --->   Operation 34 'load' 'outValue_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.31ns)   --->   "%icmp_ln88 = icmp_ult  i24 %i_2, i24 %boundary_read" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 35 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc198.loopexit.exitStub, void %VITIS_LOOP_93_3.split_ifconv" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 36 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%outValue_load_1 = load i8 %outValue" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 37 'load' 'outValue_load_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %outValue_load_1, i4 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%shl_ln105_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %outValue_1_load, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 39 'bitconcatenate' 'shl_ln105_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%shl_ln105_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %outValue_2_load, i2 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 40 'bitconcatenate' 'shl_ln105_2' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%zext_ln105 = zext i8 %outValue_3_load" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 41 'zext' 'zext_ln105' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%xor_ln105 = xor i10 %shl_ln105_2, i10 %zext_ln105" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 42 'xor' 'xor_ln105' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%zext_ln105_1 = zext i10 %xor_ln105" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 43 'zext' 'zext_ln105_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%xor_ln105_1 = xor i11 %shl_ln105_1, i11 %zext_ln105_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 44 'xor' 'xor_ln105_1' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%zext_ln105_2 = zext i11 %xor_ln105_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 45 'zext' 'zext_ln105_2' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%hash = xor i12 %shl_ln, i12 %zext_ln105_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105]   --->   Operation 46 'xor' 'hash' <Predicate = (icmp_ln88)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i12 %hash" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:109]   --->   Operation 47 'zext' 'zext_ln109' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%dict_addr = getelementptr i432 %dict, i64 0, i64 %zext_ln109" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:109]   --->   Operation 48 'getelementptr' 'dict_addr' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%dictReadValue = load i12 %dict_addr" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:109]   --->   Operation 49 'load' 'dictReadValue' <Predicate = (icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 4096> <RAM>
ST_2 : Operation 50 [1/1] (2.31ns)   --->   "%i_3 = add i24 %i_2, i24 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 50 'add' 'i_3' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %outValue_4_load, i8 %outValue_3"   --->   Operation 51 'store' 'store_ln0' <Predicate = (icmp_ln88)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %outValue_3_load, i8 %outValue_2"   --->   Operation 52 'store' 'store_ln0' <Predicate = (icmp_ln88)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %outValue_2_load, i8 %outValue_1"   --->   Operation 53 'store' 'store_ln0' <Predicate = (icmp_ln88)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %outValue_1_load, i8 %outValue"   --->   Operation 54 'store' 'store_ln0' <Predicate = (icmp_ln88)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln88 = store i24 %i_3, i24 %i" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 55 'store' 'store_ln88' <Predicate = (icmp_ln88)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 12.2>
ST_3 : Operation 56 [1/1] (2.31ns)   --->   "%currIdx = add i24 %i_2, i24 16777211" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:91]   --->   Operation 56 'add' 'currIdx' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:97]   --->   Operation 57 'read' 'inStream_read' <Predicate = (icmp_ln88)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 58 [1/2] ( I:3.25ns O:3.25ns )   --->   "%dictReadValue = load i12 %dict_addr" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:109]   --->   Operation 58 'load' 'dictReadValue' <Predicate = (icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i432 %dictReadValue" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:110]   --->   Operation 59 'trunc' 'trunc_ln110' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.31ns)   --->   "%sub_ln115 = sub i24 4, i24 %i_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:115]   --->   Operation 60 'sub' 'sub_ln115' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%dictWriteValue = bitconcatenate i432 @_ssdm_op_BitConcatenate.i432.i360.i24.i8.i8.i8.i8.i8.i8, i360 %trunc_ln110, i24 %sub_ln115, i8 %inStream_read, i8 %outValue_4_load, i8 %outValue_3_load, i8 %outValue_2_load, i8 %outValue_1_load, i8 %outValue_load_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:115]   --->   Operation 61 'bitconcatenate' 'dictWriteValue' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln117 = store i432 %dictWriteValue, i12 %dict_addr" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:117]   --->   Operation 62 'store' 'store_ln117' <Predicate = (icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 4096> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i24 %currIdx" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 63 'zext' 'zext_ln128' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 48, i32 71" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 64 'partselect' 'tmp' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.03ns)   --->   "%compareIdx = xor i24 %tmp, i24 16777215" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 65 'xor' 'compareIdx' <Predicate = (icmp_ln88)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%cand = trunc i432 %dictReadValue" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 66 'trunc' 'cand' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.91ns)   --->   "%icmp_ln142 = icmp_eq  i8 %outValue_load_1, i8 %cand" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 67 'icmp' 'icmp_ln142' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%cand_1 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 8, i32 15" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 68 'partselect' 'cand_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.91ns)   --->   "%icmp_ln142_1 = icmp_eq  i8 %outValue_1_load, i8 %cand_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 69 'icmp' 'icmp_ln142_1' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%cand_2 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 16, i32 23" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 70 'partselect' 'cand_2' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.91ns)   --->   "%icmp_ln142_2 = icmp_eq  i8 %outValue_2_load, i8 %cand_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 71 'icmp' 'icmp_ln142_2' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%cand_3 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 24, i32 31" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 72 'partselect' 'cand_3' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.91ns)   --->   "%icmp_ln142_3 = icmp_eq  i8 %outValue_3_load, i8 %cand_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 73 'icmp' 'icmp_ln142_3' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%cand_4 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 32, i32 39" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 74 'partselect' 'cand_4' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.91ns)   --->   "%icmp_ln142_4 = icmp_eq  i8 %outValue_4_load, i8 %cand_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 75 'icmp' 'icmp_ln142_4' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%cand_5 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 40, i32 47" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 76 'partselect' 'cand_5' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.91ns)   --->   "%icmp_ln142_5 = icmp_eq  i8 %inStream_read, i8 %cand_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 77 'icmp' 'icmp_ln142_5' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%eq = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_5, i1 %icmp_ln142_4, i1 %icmp_ln142_3, i1 %icmp_ln142_2, i1 %icmp_ln142_1, i1 %icmp_ln142" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 78 'bitconcatenate' 'eq' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node lowbit)   --->   "%mm = xor i6 %eq, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146]   --->   Operation 79 'xor' 'mm' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln147 = add i6 %eq, i6 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 80 'add' 'add_ln147' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%lowbit = and i6 %add_ln147, i6 %mm" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 81 'and' 'lowbit' <Predicate = (icmp_ln88)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node len_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit, i32 3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 82 'bitselect' 'tmp_8' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node len_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit, i32 4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 83 'bitselect' 'tmp_11' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node len_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit, i32 5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 84 'bitselect' 'tmp_12' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node len_1)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit, i32 1, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 85 'partselect' 'tmp_5' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node len_1)   --->   "%select_ln152 = select i1 %tmp_8, i2 3, i2 %tmp_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 86 'select' 'select_ln152' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node len_1)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_11, i2 %select_ln152" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 87 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node len_1)   --->   "%select_ln152_1 = select i1 %tmp_12, i3 5, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 88 'select' 'select_ln152_1' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node len_1)   --->   "%len = or i3 %select_ln152_1, i3 %or_ln" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 89 'or' 'len' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.82ns)   --->   "%icmp_ln154 = icmp_eq  i6 %eq, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 90 'icmp' 'icmp_ln154' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_1 = select i1 %icmp_ln154, i3 6, i3 %len" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 91 'select' 'len_1' <Predicate = (icmp_ln88)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node len_18)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_1, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 92 'bitselect' 'tmp_13' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.31ns)   --->   "%icmp_ln156 = icmp_ugt  i24 %currIdx, i24 %compareIdx" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 93 'icmp' 'icmp_ln156' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i24 %compareIdx" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:166]   --->   Operation 94 'zext' 'zext_ln166' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.31ns)   --->   "%sub_ln156 = sub i25 %zext_ln128, i25 %zext_ln166" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 95 'sub' 'sub_ln156' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156, i32 16, i32 24" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 96 'partselect' 'tmp_16' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.82ns)   --->   "%icmp_ln156_1 = icmp_slt  i9 %tmp_16, i9 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 97 'icmp' 'icmp_ln156_1' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node len_18)   --->   "%and_ln156 = and i1 %icmp_ln156, i1 %icmp_ln156_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 98 'and' 'and_ln156' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node len_18)   --->   "%and_ln156_1 = and i1 %and_ln156, i1 %tmp_13" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 99 'and' 'and_ln156_1' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.34ns)   --->   "%add_ln157 = add i25 %sub_ln156, i25 33554431" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 100 'add' 'add_ln157' <Predicate = (icmp_ln88)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (2.34ns)   --->   "%icmp_ln157 = icmp_sgt  i25 %add_ln157, i25 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 101 'icmp' 'icmp_ln157' <Predicate = (icmp_ln88)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node len_18)   --->   "%select_ln156 = select i1 %icmp_ln157, i3 %len_1, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 102 'select' 'select_ln156' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_18 = select i1 %and_ln156_1, i3 %select_ln156, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 103 'select' 'len_18' <Predicate = (icmp_ln88)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 120, i32 143" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 104 'partselect' 'tmp_3' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.03ns)   --->   "%compareIdx_1 = xor i24 %tmp_3, i24 16777215" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 105 'xor' 'compareIdx_1' <Predicate = (icmp_ln88)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%cand_6 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 72, i32 79" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 106 'partselect' 'cand_6' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.91ns)   --->   "%icmp_ln142_6 = icmp_eq  i8 %outValue_load_1, i8 %cand_6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 107 'icmp' 'icmp_ln142_6' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%cand_7 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 80, i32 87" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 108 'partselect' 'cand_7' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.91ns)   --->   "%icmp_ln142_7 = icmp_eq  i8 %outValue_1_load, i8 %cand_7" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 109 'icmp' 'icmp_ln142_7' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%cand_8 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 88, i32 95" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 110 'partselect' 'cand_8' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.91ns)   --->   "%icmp_ln142_8 = icmp_eq  i8 %outValue_2_load, i8 %cand_8" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 111 'icmp' 'icmp_ln142_8' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%cand_9 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 96, i32 103" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 112 'partselect' 'cand_9' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.91ns)   --->   "%icmp_ln142_9 = icmp_eq  i8 %outValue_3_load, i8 %cand_9" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 113 'icmp' 'icmp_ln142_9' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%cand_10 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 104, i32 111" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 114 'partselect' 'cand_10' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.91ns)   --->   "%icmp_ln142_10 = icmp_eq  i8 %outValue_4_load, i8 %cand_10" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 115 'icmp' 'icmp_ln142_10' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%cand_11 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 112, i32 119" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 116 'partselect' 'cand_11' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.91ns)   --->   "%icmp_ln142_11 = icmp_eq  i8 %inStream_read, i8 %cand_11" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 117 'icmp' 'icmp_ln142_11' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%eq_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_11, i1 %icmp_ln142_10, i1 %icmp_ln142_9, i1 %icmp_ln142_8, i1 %icmp_ln142_7, i1 %icmp_ln142_6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 118 'bitconcatenate' 'eq_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node lowbit_1)   --->   "%mm_1 = xor i6 %eq_1, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146]   --->   Operation 119 'xor' 'mm_1' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (1.82ns)   --->   "%add_ln147_1 = add i6 %eq_1, i6 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 120 'add' 'add_ln147_1' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%lowbit_1 = and i6 %add_ln147_1, i6 %mm_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 121 'and' 'lowbit_1' <Predicate = (icmp_ln88)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node len_4)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_1, i32 3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 122 'bitselect' 'tmp_17' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node len_4)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_1, i32 4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 123 'bitselect' 'tmp_18' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node len_4)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_1, i32 5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 124 'bitselect' 'tmp_21' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node len_4)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_1, i32 1, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 125 'partselect' 'tmp_9' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node len_4)   --->   "%select_ln152_2 = select i1 %tmp_17, i2 3, i2 %tmp_9" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 126 'select' 'select_ln152_2' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node len_4)   --->   "%or_ln152_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_18, i2 %select_ln152_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 127 'bitconcatenate' 'or_ln152_s' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node len_4)   --->   "%select_ln152_3 = select i1 %tmp_21, i3 5, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 128 'select' 'select_ln152_3' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node len_4)   --->   "%len_3 = or i3 %select_ln152_3, i3 %or_ln152_s" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 129 'or' 'len_3' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (1.82ns)   --->   "%icmp_ln154_1 = icmp_eq  i6 %eq_1, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 130 'icmp' 'icmp_ln154_1' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_4 = select i1 %icmp_ln154_1, i3 6, i3 %len_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 131 'select' 'len_4' <Predicate = (icmp_ln88)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node len_19)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_4, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 132 'bitselect' 'tmp_22' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (2.31ns)   --->   "%icmp_ln156_2 = icmp_ugt  i24 %currIdx, i24 %compareIdx_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 133 'icmp' 'icmp_ln156_2' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i24 %compareIdx_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:166]   --->   Operation 134 'zext' 'zext_ln166_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.31ns)   --->   "%sub_ln156_1 = sub i25 %zext_ln128, i25 %zext_ln166_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 135 'sub' 'sub_ln156_1' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_1, i32 16, i32 24" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 136 'partselect' 'tmp_23' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.82ns)   --->   "%icmp_ln156_3 = icmp_slt  i9 %tmp_23, i9 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 137 'icmp' 'icmp_ln156_3' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node len_19)   --->   "%and_ln156_2 = and i1 %icmp_ln156_2, i1 %icmp_ln156_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 138 'and' 'and_ln156_2' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node len_19)   --->   "%and_ln156_3 = and i1 %and_ln156_2, i1 %tmp_22" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 139 'and' 'and_ln156_3' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (2.34ns)   --->   "%add_ln157_1 = add i25 %sub_ln156_1, i25 33554431" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 140 'add' 'add_ln157_1' <Predicate = (icmp_ln88)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (2.34ns)   --->   "%icmp_ln157_1 = icmp_sgt  i25 %add_ln157_1, i25 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 141 'icmp' 'icmp_ln157_1' <Predicate = (icmp_ln88)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node len_19)   --->   "%select_ln156_1 = select i1 %icmp_ln157_1, i3 %len_4, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 142 'select' 'select_ln156_1' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_19 = select i1 %and_ln156_3, i3 %select_ln156_1, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 143 'select' 'len_19' <Predicate = (icmp_ln88)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_s = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 192, i32 215" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 144 'partselect' 'tmp_s' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.03ns)   --->   "%compareIdx_2 = xor i24 %tmp_s, i24 16777215" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 145 'xor' 'compareIdx_2' <Predicate = (icmp_ln88)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%cand_12 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 144, i32 151" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 146 'partselect' 'cand_12' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.91ns)   --->   "%icmp_ln142_12 = icmp_eq  i8 %outValue_load_1, i8 %cand_12" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 147 'icmp' 'icmp_ln142_12' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%cand_13 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 152, i32 159" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 148 'partselect' 'cand_13' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.91ns)   --->   "%icmp_ln142_13 = icmp_eq  i8 %outValue_1_load, i8 %cand_13" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 149 'icmp' 'icmp_ln142_13' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%cand_14 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 160, i32 167" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 150 'partselect' 'cand_14' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (1.91ns)   --->   "%icmp_ln142_14 = icmp_eq  i8 %outValue_2_load, i8 %cand_14" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 151 'icmp' 'icmp_ln142_14' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%cand_15 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 168, i32 175" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 152 'partselect' 'cand_15' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.91ns)   --->   "%icmp_ln142_15 = icmp_eq  i8 %outValue_3_load, i8 %cand_15" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 153 'icmp' 'icmp_ln142_15' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%cand_16 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 176, i32 183" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 154 'partselect' 'cand_16' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.91ns)   --->   "%icmp_ln142_16 = icmp_eq  i8 %outValue_4_load, i8 %cand_16" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 155 'icmp' 'icmp_ln142_16' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%cand_17 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 184, i32 191" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 156 'partselect' 'cand_17' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.91ns)   --->   "%icmp_ln142_17 = icmp_eq  i8 %inStream_read, i8 %cand_17" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 157 'icmp' 'icmp_ln142_17' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (2.31ns)   --->   "%icmp_ln156_4 = icmp_ugt  i24 %currIdx, i24 %compareIdx_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 158 'icmp' 'icmp_ln156_4' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 264, i32 287" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 159 'partselect' 'tmp_14' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.03ns)   --->   "%compareIdx_3 = xor i24 %tmp_14, i24 16777215" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 160 'xor' 'compareIdx_3' <Predicate = (icmp_ln88)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%cand_18 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 216, i32 223" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 161 'partselect' 'cand_18' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.91ns)   --->   "%icmp_ln142_18 = icmp_eq  i8 %outValue_load_1, i8 %cand_18" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 162 'icmp' 'icmp_ln142_18' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%cand_19 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 224, i32 231" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 163 'partselect' 'cand_19' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.91ns)   --->   "%icmp_ln142_19 = icmp_eq  i8 %outValue_1_load, i8 %cand_19" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 164 'icmp' 'icmp_ln142_19' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%cand_20 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 232, i32 239" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 165 'partselect' 'cand_20' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.91ns)   --->   "%icmp_ln142_20 = icmp_eq  i8 %outValue_2_load, i8 %cand_20" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 166 'icmp' 'icmp_ln142_20' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%cand_21 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 240, i32 247" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 167 'partselect' 'cand_21' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.91ns)   --->   "%icmp_ln142_21 = icmp_eq  i8 %outValue_3_load, i8 %cand_21" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 168 'icmp' 'icmp_ln142_21' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%cand_22 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 248, i32 255" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 169 'partselect' 'cand_22' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.91ns)   --->   "%icmp_ln142_22 = icmp_eq  i8 %outValue_4_load, i8 %cand_22" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 170 'icmp' 'icmp_ln142_22' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%cand_23 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 256, i32 263" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 171 'partselect' 'cand_23' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.91ns)   --->   "%icmp_ln142_23 = icmp_eq  i8 %inStream_read, i8 %cand_23" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 172 'icmp' 'icmp_ln142_23' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (2.31ns)   --->   "%icmp_ln156_6 = icmp_ugt  i24 %currIdx, i24 %compareIdx_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 173 'icmp' 'icmp_ln156_6' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 336, i32 359" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 174 'partselect' 'tmp_19' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.03ns)   --->   "%compareIdx_4 = xor i24 %tmp_19, i24 16777215" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 175 'xor' 'compareIdx_4' <Predicate = (icmp_ln88)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%cand_24 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 288, i32 295" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 176 'partselect' 'cand_24' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.91ns)   --->   "%icmp_ln142_24 = icmp_eq  i8 %outValue_load_1, i8 %cand_24" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 177 'icmp' 'icmp_ln142_24' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%cand_25 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 296, i32 303" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 178 'partselect' 'cand_25' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.91ns)   --->   "%icmp_ln142_25 = icmp_eq  i8 %outValue_1_load, i8 %cand_25" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 179 'icmp' 'icmp_ln142_25' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%cand_26 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 304, i32 311" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 180 'partselect' 'cand_26' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.91ns)   --->   "%icmp_ln142_26 = icmp_eq  i8 %outValue_2_load, i8 %cand_26" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 181 'icmp' 'icmp_ln142_26' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%cand_27 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 312, i32 319" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 182 'partselect' 'cand_27' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.91ns)   --->   "%icmp_ln142_27 = icmp_eq  i8 %outValue_3_load, i8 %cand_27" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 183 'icmp' 'icmp_ln142_27' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%cand_28 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 320, i32 327" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 184 'partselect' 'cand_28' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.91ns)   --->   "%icmp_ln142_28 = icmp_eq  i8 %outValue_4_load, i8 %cand_28" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 185 'icmp' 'icmp_ln142_28' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%cand_29 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 328, i32 335" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 186 'partselect' 'cand_29' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.91ns)   --->   "%icmp_ln142_29 = icmp_eq  i8 %inStream_read, i8 %cand_29" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 187 'icmp' 'icmp_ln142_29' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%eq_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_29, i1 %icmp_ln142_28, i1 %icmp_ln142_27, i1 %icmp_ln142_26, i1 %icmp_ln142_25, i1 %icmp_ln142_24" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 188 'bitconcatenate' 'eq_4' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node lowbit_4)   --->   "%mm_4 = xor i6 %eq_4, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146]   --->   Operation 189 'xor' 'mm_4' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (1.82ns)   --->   "%add_ln147_4 = add i6 %eq_4, i6 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 190 'add' 'add_ln147_4' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%lowbit_4 = and i6 %add_ln147_4, i6 %mm_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 191 'and' 'lowbit_4' <Predicate = (icmp_ln88)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_4, i32 3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 192 'bitselect' 'tmp_37' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_4, i32 4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 193 'bitselect' 'tmp_38' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_4, i32 5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 194 'bitselect' 'tmp_39' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%tmp_20 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_4, i32 1, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 195 'partselect' 'tmp_20' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%select_ln152_8 = select i1 %tmp_37, i2 3, i2 %tmp_20" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 196 'select' 'select_ln152_8' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%or_ln152_6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_38, i2 %select_ln152_8" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 197 'bitconcatenate' 'or_ln152_6' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%select_ln152_9 = select i1 %tmp_39, i3 5, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 198 'select' 'select_ln152_9' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%len_12 = or i3 %select_ln152_9, i3 %or_ln152_6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 199 'or' 'len_12' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (1.82ns)   --->   "%icmp_ln154_4 = icmp_eq  i6 %eq_4, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 200 'icmp' 'icmp_ln154_4' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_13 = select i1 %icmp_ln154_4, i3 6, i3 %len_12" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 201 'select' 'len_13' <Predicate = (icmp_ln88)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node len_22)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_13, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 202 'bitselect' 'tmp_40' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (2.31ns)   --->   "%icmp_ln156_8 = icmp_ugt  i24 %currIdx, i24 %compareIdx_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 203 'icmp' 'icmp_ln156_8' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln166_4 = zext i24 %compareIdx_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:166]   --->   Operation 204 'zext' 'zext_ln166_4' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (2.31ns)   --->   "%sub_ln156_4 = sub i25 %zext_ln128, i25 %zext_ln166_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 205 'sub' 'sub_ln156_4' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_4, i32 16, i32 24" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 206 'partselect' 'tmp_41' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.82ns)   --->   "%icmp_ln156_9 = icmp_slt  i9 %tmp_41, i9 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 207 'icmp' 'icmp_ln156_9' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node len_22)   --->   "%and_ln156_8 = and i1 %icmp_ln156_8, i1 %icmp_ln156_9" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 208 'and' 'and_ln156_8' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node len_22)   --->   "%and_ln156_9 = and i1 %and_ln156_8, i1 %tmp_40" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 209 'and' 'and_ln156_9' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (2.34ns)   --->   "%add_ln157_4 = add i25 %sub_ln156_4, i25 33554431" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 210 'add' 'add_ln157_4' <Predicate = (icmp_ln88)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (2.34ns)   --->   "%icmp_ln157_4 = icmp_sgt  i25 %add_ln157_4, i25 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 211 'icmp' 'icmp_ln157_4' <Predicate = (icmp_ln88)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node len_22)   --->   "%select_ln156_4 = select i1 %icmp_ln157_4, i3 %len_13, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 212 'select' 'select_ln156_4' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_22 = select i1 %and_ln156_9, i3 %select_ln156_4, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 213 'select' 'len_22' <Predicate = (icmp_ln88)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 408, i32 431" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 214 'partselect' 'tmp_24' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.03ns)   --->   "%compareIdx_5 = xor i24 %tmp_24, i24 16777215" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128]   --->   Operation 215 'xor' 'compareIdx_5' <Predicate = (icmp_ln88)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%cand_30 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 360, i32 367" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 216 'partselect' 'cand_30' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.91ns)   --->   "%icmp_ln142_30 = icmp_eq  i8 %outValue_load_1, i8 %cand_30" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 217 'icmp' 'icmp_ln142_30' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%cand_31 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 368, i32 375" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 218 'partselect' 'cand_31' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.91ns)   --->   "%icmp_ln142_31 = icmp_eq  i8 %outValue_1_load, i8 %cand_31" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 219 'icmp' 'icmp_ln142_31' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%cand_32 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 376, i32 383" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 220 'partselect' 'cand_32' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.91ns)   --->   "%icmp_ln142_32 = icmp_eq  i8 %outValue_2_load, i8 %cand_32" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 221 'icmp' 'icmp_ln142_32' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%cand_33 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 384, i32 391" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 222 'partselect' 'cand_33' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.91ns)   --->   "%icmp_ln142_33 = icmp_eq  i8 %outValue_3_load, i8 %cand_33" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 223 'icmp' 'icmp_ln142_33' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%cand_34 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 392, i32 399" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 224 'partselect' 'cand_34' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (1.91ns)   --->   "%icmp_ln142_34 = icmp_eq  i8 %outValue_4_load, i8 %cand_34" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 225 'icmp' 'icmp_ln142_34' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%cand_35 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 400, i32 407" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 226 'partselect' 'cand_35' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (1.91ns)   --->   "%icmp_ln142_35 = icmp_eq  i8 %inStream_read, i8 %cand_35" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 227 'icmp' 'icmp_ln142_35' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%eq_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_35, i1 %icmp_ln142_34, i1 %icmp_ln142_33, i1 %icmp_ln142_32, i1 %icmp_ln142_31, i1 %icmp_ln142_30" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 228 'bitconcatenate' 'eq_5' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node lowbit_5)   --->   "%mm_5 = xor i6 %eq_5, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146]   --->   Operation 229 'xor' 'mm_5' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (1.82ns)   --->   "%add_ln147_5 = add i6 %eq_5, i6 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 230 'add' 'add_ln147_5' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%lowbit_5 = and i6 %add_ln147_5, i6 %mm_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 231 'and' 'lowbit_5' <Predicate = (icmp_ln88)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node len_16)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_5, i32 3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 232 'bitselect' 'tmp_42' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node len_16)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_5, i32 4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 233 'bitselect' 'tmp_43' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node len_16)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_5, i32 5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 234 'bitselect' 'tmp_44' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node len_16)   --->   "%tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_5, i32 1, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 235 'partselect' 'tmp_25' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node len_16)   --->   "%select_ln152_10 = select i1 %tmp_42, i2 3, i2 %tmp_25" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 236 'select' 'select_ln152_10' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node len_16)   --->   "%or_ln152_8 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_43, i2 %select_ln152_10" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 237 'bitconcatenate' 'or_ln152_8' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node len_16)   --->   "%select_ln152_11 = select i1 %tmp_44, i3 5, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 238 'select' 'select_ln152_11' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node len_16)   --->   "%len_15 = or i3 %select_ln152_11, i3 %or_ln152_8" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 239 'or' 'len_15' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (1.82ns)   --->   "%icmp_ln154_5 = icmp_eq  i6 %eq_5, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 240 'icmp' 'icmp_ln154_5' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_16 = select i1 %icmp_ln154_5, i3 6, i3 %len_15" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 241 'select' 'len_16' <Predicate = (icmp_ln88)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node len_17)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_16, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 242 'bitselect' 'tmp_45' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (2.31ns)   --->   "%icmp_ln156_10 = icmp_ugt  i24 %currIdx, i24 %compareIdx_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 243 'icmp' 'icmp_ln156_10' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln166_5 = zext i24 %compareIdx_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:166]   --->   Operation 244 'zext' 'zext_ln166_5' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (2.31ns)   --->   "%sub_ln156_5 = sub i25 %zext_ln128, i25 %zext_ln166_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 245 'sub' 'sub_ln156_5' <Predicate = (icmp_ln88)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_5, i32 16, i32 24" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 246 'partselect' 'tmp_46' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (1.82ns)   --->   "%icmp_ln156_11 = icmp_slt  i9 %tmp_46, i9 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 247 'icmp' 'icmp_ln156_11' <Predicate = (icmp_ln88)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node len_17)   --->   "%and_ln156_10 = and i1 %icmp_ln156_10, i1 %icmp_ln156_11" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 248 'and' 'and_ln156_10' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node len_17)   --->   "%and_ln156_11 = and i1 %and_ln156_10, i1 %tmp_45" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 249 'and' 'and_ln156_11' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (2.34ns)   --->   "%add_ln157_5 = add i25 %sub_ln156_5, i25 33554431" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 250 'add' 'add_ln157_5' <Predicate = (icmp_ln88)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (2.34ns)   --->   "%icmp_ln157_5 = icmp_sgt  i25 %add_ln157_5, i25 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 251 'icmp' 'icmp_ln157_5' <Predicate = (icmp_ln88)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node len_17)   --->   "%select_ln156_5 = select i1 %icmp_ln157_5, i3 %len_16, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 252 'select' 'select_ln156_5' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_17 = select i1 %and_ln156_11, i3 %select_ln156_5, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 253 'select' 'len_17' <Predicate = (icmp_ln88)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (1.58ns)   --->   "%store_ln97 = store i8 %inStream_read, i8 %outValue_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:97]   --->   Operation 254 'store' 'store_ln97' <Predicate = (icmp_ln88)> <Delay = 1.58>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%outValue_load = load i8 %outValue"   --->   Operation 341 'load' 'outValue_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_4_out, i8 %outValue_4_load"   --->   Operation 342 'write' 'write_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_3_out, i8 %outValue_3_load"   --->   Operation 343 'write' 'write_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_2_out, i8 %outValue_2_load"   --->   Operation 344 'write' 'write_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_1_out, i8 %outValue_1_load"   --->   Operation 345 'write' 'write_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_out, i8 %outValue_load"   --->   Operation 346 'write' 'write_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 347 'ret' 'ret_ln0' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 13.2>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%eq_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_17, i1 %icmp_ln142_16, i1 %icmp_ln142_15, i1 %icmp_ln142_14, i1 %icmp_ln142_13, i1 %icmp_ln142_12" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 255 'bitconcatenate' 'eq_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node lowbit_2)   --->   "%mm_2 = xor i6 %eq_2, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146]   --->   Operation 256 'xor' 'mm_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (1.82ns)   --->   "%add_ln147_2 = add i6 %eq_2, i6 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 257 'add' 'add_ln147_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%lowbit_2 = and i6 %add_ln147_2, i6 %mm_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 258 'and' 'lowbit_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node len_7)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_2, i32 3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 259 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node len_7)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_2, i32 4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 260 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node len_7)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_2, i32 5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 261 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node len_7)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_2, i32 1, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 262 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node len_7)   --->   "%select_ln152_4 = select i1 %tmp_26, i2 3, i2 %tmp_10" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 263 'select' 'select_ln152_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node len_7)   --->   "%or_ln152_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_27, i2 %select_ln152_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 264 'bitconcatenate' 'or_ln152_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node len_7)   --->   "%select_ln152_5 = select i1 %tmp_28, i3 5, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 265 'select' 'select_ln152_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node len_7)   --->   "%len_6 = or i3 %select_ln152_5, i3 %or_ln152_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 266 'or' 'len_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (1.82ns)   --->   "%icmp_ln154_2 = icmp_eq  i6 %eq_2, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 267 'icmp' 'icmp_ln154_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_7 = select i1 %icmp_ln154_2, i3 6, i3 %len_6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 268 'select' 'len_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node len_20)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_7, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 269 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln166_2 = zext i24 %compareIdx_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:166]   --->   Operation 270 'zext' 'zext_ln166_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (2.31ns)   --->   "%sub_ln156_2 = sub i25 %zext_ln128, i25 %zext_ln166_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 271 'sub' 'sub_ln156_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_2, i32 16, i32 24" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 272 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (1.82ns)   --->   "%icmp_ln156_5 = icmp_slt  i9 %tmp_31, i9 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 273 'icmp' 'icmp_ln156_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node len_20)   --->   "%and_ln156_4 = and i1 %icmp_ln156_4, i1 %icmp_ln156_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 274 'and' 'and_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node len_20)   --->   "%and_ln156_5 = and i1 %and_ln156_4, i1 %tmp_30" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 275 'and' 'and_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (2.34ns)   --->   "%add_ln157_2 = add i25 %sub_ln156_2, i25 33554431" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 276 'add' 'add_ln157_2' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (2.34ns)   --->   "%icmp_ln157_2 = icmp_sgt  i25 %add_ln157_2, i25 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 277 'icmp' 'icmp_ln157_2' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node len_20)   --->   "%select_ln156_2 = select i1 %icmp_ln157_2, i3 %len_7, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 278 'select' 'select_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_20 = select i1 %and_ln156_5, i3 %select_ln156_2, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 279 'select' 'len_20' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%eq_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_23, i1 %icmp_ln142_22, i1 %icmp_ln142_21, i1 %icmp_ln142_20, i1 %icmp_ln142_19, i1 %icmp_ln142_18" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 280 'bitconcatenate' 'eq_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node lowbit_3)   --->   "%mm_3 = xor i6 %eq_3, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:146]   --->   Operation 281 'xor' 'mm_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (1.82ns)   --->   "%add_ln147_3 = add i6 %eq_3, i6 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 282 'add' 'add_ln147_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%lowbit_3 = and i6 %add_ln147_3, i6 %mm_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:147]   --->   Operation 283 'and' 'lowbit_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node len_10)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_3, i32 3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 284 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node len_10)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_3, i32 4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 285 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node len_10)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_3, i32 5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 286 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node len_10)   --->   "%tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_3, i32 1, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 287 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node len_10)   --->   "%select_ln152_6 = select i1 %tmp_32, i2 3, i2 %tmp_15" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 288 'select' 'select_ln152_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node len_10)   --->   "%or_ln152_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_33, i2 %select_ln152_6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 289 'bitconcatenate' 'or_ln152_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node len_10)   --->   "%select_ln152_7 = select i1 %tmp_34, i3 5, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 290 'select' 'select_ln152_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node len_10)   --->   "%len_9 = or i3 %select_ln152_7, i3 %or_ln152_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:152]   --->   Operation 291 'or' 'len_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (1.82ns)   --->   "%icmp_ln154_3 = icmp_eq  i6 %eq_3, i6 63" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 292 'icmp' 'icmp_ln154_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_10 = select i1 %icmp_ln154_3, i3 6, i3 %len_9" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:154]   --->   Operation 293 'select' 'len_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node len_21)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_10, i32 2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 294 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln166_3 = zext i24 %compareIdx_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:166]   --->   Operation 295 'zext' 'zext_ln166_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (2.31ns)   --->   "%sub_ln156_3 = sub i25 %zext_ln128, i25 %zext_ln166_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 296 'sub' 'sub_ln156_3' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_3, i32 16, i32 24" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 297 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (1.82ns)   --->   "%icmp_ln156_7 = icmp_slt  i9 %tmp_36, i9 1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 298 'icmp' 'icmp_ln156_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node len_21)   --->   "%and_ln156_6 = and i1 %icmp_ln156_6, i1 %icmp_ln156_7" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 299 'and' 'and_ln156_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node len_21)   --->   "%and_ln156_7 = and i1 %and_ln156_6, i1 %tmp_35" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 300 'and' 'and_ln156_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (2.34ns)   --->   "%add_ln157_3 = add i25 %sub_ln156_3, i25 33554431" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 301 'add' 'add_ln157_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (2.34ns)   --->   "%icmp_ln157_3 = icmp_sgt  i25 %add_ln157_3, i25 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 302 'icmp' 'icmp_ln157_3' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node len_21)   --->   "%select_ln156_3 = select i1 %icmp_ln157_3, i3 %len_10, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 303 'select' 'select_ln156_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_21 = select i1 %and_ln156_7, i3 %select_ln156_3, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156]   --->   Operation 304 'select' 'len_21' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (1.65ns)   --->   "%icmp_ln172 = icmp_ne  i3 %len_18, i3 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 305 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (1.65ns)   --->   "%icmp_ln172_1 = icmp_ugt  i3 %len_19, i3 %len_18" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 306 'icmp' 'icmp_ln172_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.98ns)   --->   "%match_len_1 = select i1 %icmp_ln172_1, i3 %len_19, i3 %len_18" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 307 'select' 'match_len_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (1.65ns)   --->   "%icmp_ln172_2 = icmp_ugt  i3 %len_20, i3 %match_len_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 308 'icmp' 'icmp_ln172_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.98ns)   --->   "%match_len_3 = select i1 %icmp_ln172_2, i3 %len_20, i3 %match_len_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 309 'select' 'match_len_3' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (1.65ns)   --->   "%icmp_ln172_3 = icmp_ugt  i3 %len_21, i3 %match_len_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 310 'icmp' 'icmp_ln172_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.98ns)   --->   "%match_len_4 = select i1 %icmp_ln172_3, i3 %len_21, i3 %match_len_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 311 'select' 'match_len_4' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln172)   --->   "%trunc_ln172 = trunc i25 %sub_ln156_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 312 'trunc' 'trunc_ln172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln172)   --->   "%trunc_ln172_1 = trunc i25 %sub_ln156" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 313 'trunc' 'trunc_ln172_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln172)   --->   "%select_ln172_1 = select i1 %icmp_ln172_1, i16 %trunc_ln172, i16 %trunc_ln172_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 314 'select' 'select_ln172_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln172 = add i16 %select_ln172_1, i16 65535" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 315 'add' 'add_ln172' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_5)   --->   "%or_ln172_2 = or i1 %icmp_ln172_1, i1 %icmp_ln172" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 316 'or' 'or_ln172_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_3)   --->   "%trunc_ln172_4 = trunc i25 %sub_ln156_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 317 'trunc' 'trunc_ln172_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_3)   --->   "%trunc_ln172_5 = trunc i25 %sub_ln156_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 318 'trunc' 'trunc_ln172_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln172_3 = select i1 %icmp_ln172_3, i16 %trunc_ln172_4, i16 %trunc_ln172_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 319 'select' 'select_ln172_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln172_5 = select i1 %or_ln172_2, i16 %add_ln172, i16 0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 320 'select' 'select_ln172_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:89]   --->   Operation 321 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16777215, i64 8388607" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 322 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 323 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (1.65ns)   --->   "%icmp_ln172_4 = icmp_ugt  i3 %len_22, i3 %match_len_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 324 'icmp' 'icmp_ln172_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.98ns)   --->   "%match_len_6 = select i1 %icmp_ln172_4, i3 %len_22, i3 %match_len_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 325 'select' 'match_len_6' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (1.65ns)   --->   "%icmp_ln172_5 = icmp_ugt  i3 %len_17, i3 %match_len_6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 326 'icmp' 'icmp_ln172_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.98ns)   --->   "%match_len_7 = select i1 %icmp_ln172_5, i3 %len_17, i3 %match_len_6" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 327 'select' 'match_len_7' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i3 %match_len_7" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 328 'zext' 'zext_ln172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.97ns)   --->   "%or_ln172 = or i1 %icmp_ln172_5, i1 %icmp_ln172_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 329 'or' 'or_ln172' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_6)   --->   "%or_ln172_1 = or i1 %icmp_ln172_3, i1 %icmp_ln172_2" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 330 'or' 'or_ln172_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln172_1)   --->   "%trunc_ln172_2 = trunc i25 %sub_ln156_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 331 'trunc' 'trunc_ln172_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln172_1)   --->   "%trunc_ln172_3 = trunc i25 %sub_ln156_4" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 332 'trunc' 'trunc_ln172_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln172_1)   --->   "%select_ln172_2 = select i1 %icmp_ln172_5, i16 %trunc_ln172_2, i16 %trunc_ln172_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 333 'select' 'select_ln172_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln172_1)   --->   "%select_ln172_4 = select i1 %or_ln172, i16 %select_ln172_2, i16 %select_ln172_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 334 'select' 'select_ln172_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln172_1 = add i16 %select_ln172_4, i16 65535" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 335 'add' 'add_ln172_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln172_6)   --->   "%or_ln172_3 = or i1 %or_ln172, i1 %or_ln172_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 336 'or' 'or_ln172_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln172_6 = select i1 %or_ln172_3, i16 %add_ln172_1, i16 %select_ln172_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172]   --->   Operation 337 'select' 'select_ln172_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%outValue_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 %select_ln172_6, i8 %zext_ln172, i8 %outValue_load_1" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:180]   --->   Operation 338 'bitconcatenate' 'outValue_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 339 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %outValue_5" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:181]   --->   Operation 339 'write' 'write_ln181' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln88 = br void %VITIS_LOOP_93_3" [/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:88]   --->   Operation 340 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 8 bit ('outValue_4') [20]  (0.000 ns)
	'store' operation 0 bit ('store_ln58', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58) of variable 'tmp_7', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:58 on local variable 'outValue_4' [31]  (1.588 ns)

 <State 2>: 4.244ns
The critical path consists of the following:
	'load' operation 8 bit ('outValue_1_load') on local variable 'outValue_1' [40]  (0.000 ns)
	'xor' operation 11 bit ('xor_ln105_1', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105) [59]  (0.000 ns)
	'xor' operation 12 bit ('hash', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:105) [61]  (0.990 ns)
	'getelementptr' operation 12 bit ('dict_addr', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:109) [63]  (0.000 ns)
	'load' operation 432 bit ('dictReadValue', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:109) on array 'dict' [64]  (3.254 ns)

 <State 3>: 12.271ns
The critical path consists of the following:
	'load' operation 432 bit ('dictReadValue', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:109) on array 'dict' [64]  (3.254 ns)
	'xor' operation 24 bit ('compareIdx', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:128) [71]  (1.034 ns)
	'sub' operation 25 bit ('sub_ln156', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156) [101]  (2.314 ns)
	'add' operation 25 bit ('add_ln157', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157) [106]  (2.344 ns)
	'icmp' operation 1 bit ('icmp_ln157', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157) [107]  (2.344 ns)
	'select' operation 3 bit ('select_ln156', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156) [108]  (0.000 ns)
	'select' operation 3 bit ('len', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156) [109]  (0.980 ns)

 <State 4>: 13.243ns
The critical path consists of the following:
	'sub' operation 25 bit ('sub_ln156_2', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156) [181]  (2.314 ns)
	'add' operation 25 bit ('add_ln157_2', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157) [186]  (2.344 ns)
	'icmp' operation 1 bit ('icmp_ln157_2', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:157) [187]  (2.344 ns)
	'select' operation 3 bit ('select_ln156_2', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156) [188]  (0.000 ns)
	'select' operation 3 bit ('len', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:156) [189]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln172_2', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [313]  (1.650 ns)
	'select' operation 3 bit ('match_len', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [314]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln172_3', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [315]  (1.650 ns)
	'select' operation 3 bit ('match_len', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [316]  (0.980 ns)

 <State 5>: 11.862ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln172_4', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [317]  (1.650 ns)
	'select' operation 3 bit ('match_len', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [318]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln172_5', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [319]  (1.650 ns)
	'or' operation 1 bit ('or_ln172', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [322]  (0.978 ns)
	'select' operation 16 bit ('select_ln172_4', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [335]  (0.000 ns)
	'add' operation 16 bit ('add_ln172_1', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [336]  (2.077 ns)
	'select' operation 16 bit ('select_ln172_6', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:172) [339]  (0.978 ns)
	fifo write operation ('write_ln181', /home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:181) on port 'compressdStream' (/home/yxh/fpga-amd2025/data_compression/L1/include/hw/lz_compress.hpp:181) [341]  (3.549 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
