set NETLIST_CACHE(Mux4Bit2to1,cells) {{schematic Mux} {icon inverter has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Mux4Bit2to1,version) MMI_SUE4.4.0
set NETLIST_CACHE(Mux4Bit2to1) {{module Mux4Bit2to1 (a, b, s, y);} {	input		s;} {	input	[3:0]	a;} {	input	[3:0]	b;} {	output	[3:0]	y;} { } {	wire		net_2;} {	wire		net_1;} { } {	Mux Mux(.s(net_2), .y(y[0]), .a(a[0]), .b(b[0]));} {	Mux Mux_1(.s(net_2), .y(y[1]), .a(a[1]), .b(b[1]));} {	Mux Mux_2(.s(net_2), .y(y[2]), .a(a[2]), .b(b[2]));} {	Mux Mux_3(.s(net_2), .y(y[3]), .a(a[3]), .b(b[3]));} {	not #0 inv(net_2, net_1);} {	not #0 inv_1(net_1, s);} {} {endmodule		// Mux4Bit2to1} {}}
set NETLIST_CACHE(Mux4Bit2to1,names) {{370 150 {0 Mux}} {370 350 {0 Mux_1}} {270 270 {0 a[1]} {2 a[1]}} {370 550 {0 Mux_2}} {270 290 {0 b[1]} {2 b[1]}} {470 270 {0 y[1]} {2 y[1]}} {270 470 {0 a[2]} {2 a[2]}} {60 780 {0 inv}} {470 470 {0 y[2]} {2 y[2]}} {270 490 {0 b[2]} {2 b[2]}} {270 700 {0 net_2}} {270 70 {0 a[0]} {2 a[0]}} {-50 780 {0 s}} {110 780 {0 net_2}} {30 780 {0 net_1} {1 net_1}} {270 90 {0 b[0]} {2 b[0]}} {470 70 {0 y[0]} {2 y[0]}} {270 110 {0 net_2}} {370 740 {0 Mux_3}} {-90 780 {1 s}} {270 660 {0 a[3]} {2 a[3]}} {270 310 {0 net_2}} {-20 780 {0 inv_1}} {470 660 {0 y[3]} {2 y[3]}} {270 680 {0 b[3]} {2 b[3]}} {270 510 {0 net_2}}}
set NETLIST_CACHE(Mux4Bit2to1,wires) {{-90 780 -50 780 s} {110 780 140 780 net_2} {140 110 270 110 net_2} {140 310 270 310 net_2} {140 110 140 310 net_2} {140 510 270 510 net_2} {140 310 140 510 net_2} {140 700 270 700 net_2} {140 700 140 780 net_2} {140 510 140 700 net_2}}
