============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 27 2025  06:40:15 pm
  Module:                 lock
  Technology library:     typical 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
   Gate    Instances   Area     Library  
-----------------------------------------
AOI21XL            1    4.541    typical 
AOI2BB1XL          1    6.055    typical 
DFFRX1             3   65.850    typical 
INVXL              3    6.812    typical 
MXI2XL             1    6.055    typical 
NAND2XL            5   15.138    typical 
NAND3XL            1    4.541    typical 
NOR2XL             2    6.055    typical 
NOR3XL             1    4.541    typical 
OAI211XL           1    5.298    typical 
OAI221XL           1    7.569    typical 
OAI2BB1XL          1    5.298    typical 
OAI33XL            1    8.326    typical 
-----------------------------------------
total             22  146.082            


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential             3  65.850   45.1 
inverter               3   6.812    4.7 
logic                 16  73.419   50.3 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 22 146.082  100.0 

