0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new/Test_Bench.v,1756376908,verilog,,,,Test_Bench,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Data.v,1756377671,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new/Test_Bench.v,,FS_Data,,,,,,,,
