// Seed: 2057098527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout tri0 id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10 = ("" || -1);
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_4,
      id_1,
      id_4,
      id_2,
      id_8,
      id_6,
      id_4,
      id_4,
      id_1
  );
  output reg id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  logic id_9;
  ;
  wire id_10;
  always @(posedge id_8, posedge -1)
    if (1) id_7 = -1'b0 - 1;
    else
      for (id_9 = -1; id_3[-1]; id_6 += id_4) begin : LABEL_0
        id_7 = -1;
      end
endmodule
