[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sat Jul 24 19:44:12 2021
[*]
[dumpfile] "/media/RAMDisk/cm_7c_tb.vcd"
[dumpfile_mtime] "Sat Jul 24 19:22:48 2021"
[dumpfile_size] 29557
[savefile] "/media/iposthuman/Nihongo/Hardware/verilog/Verilog-Projects/A09/Processor/Simulation/control_matrix/cm_7c_tb.gtkw"
[timestart] 0
[size] 1857 902
[pos] 1418 394
*-18.536171 999000 300000 700000 1100000 1900000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] cm_7c_tb.
[sst_width] 221
[signals_width] 297
[sst_expanded] 1
[sst_vpaned_height] 249
@28
[color] 2
cm_7c_tb.Clock_TB
@2024
[color] 3
^1 /media/iposthuman/Nihongo/Hardware/verilog/Verilog-Projects/A09/Processor/Simulation/control_matrix/gtkwave_state_filter.txt
cm_7c_tb.Matrix.state[3:0]
[color] 3
^1 /media/iposthuman/Nihongo/Hardware/verilog/Verilog-Projects/A09/Processor/Simulation/control_matrix/gtkwave_state_filter.txt
cm_7c_tb.Matrix.next_state[3:0]
@200
-
@2024
^2 /media/iposthuman/Nihongo/Hardware/verilog/Verilog-Projects/A09/Processor/Simulation/control_matrix/gtkwave_vector_state_filter.txt
cm_7c_tb.Matrix.vector_state[1:0]
^2 /media/iposthuman/Nihongo/Hardware/verilog/Verilog-Projects/A09/Processor/Simulation/control_matrix/gtkwave_vector_state_filter.txt
cm_7c_tb.Matrix.next_vector_state[1:0]
@200
-
@28
[color] 1
cm_7c_tb.Halt_TB
cm_7c_tb.Ready_TB
[color] 1
cm_7c_tb.Matrix_Reset_TB
@22
cm_7c_tb.MUX_PC_to_PC_TB[15:0]
@200
-
@22
cm_7c_tb.PC_to_MUX_ADDR_TB[15:0]
@28
cm_7c_tb.PC_SRC_TB[2:0]
cm_7c_tb.PC_Ld_TB
cm_7c_tb.PC_Inc_TB
@200
-
@22
cm_7c_tb.MUX_ADDR_to_MEM_TB[15:0]
@28
cm_7c_tb.MEM_Wr_TB
@23
cm_7c_tb.MEM_to_IR_TB[15:0]
@200
-
@28
cm_7c_tb.IR_Ld_TB
cm_7c_tb.IR_Rst_TB
@22
[color] 3
cm_7c_tb.IR_Out_TB[15:0]
@200
-
@22
[color] 7
cm_7c_tb.absoluteZeroExtL[15:0]
[pattern_trace] 1
[pattern_trace] 0
