#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Dec 31 01:59:09 2021
# Process ID: 138494
# Current directory: /home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1
# Command line: vivado -log design_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl
# Log file: /home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/design_2_wrapper.vds
# Journal file: /home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2577.918 ; gain = 136.066 ; free physical = 959 ; free virtual = 2816
Command: synth_design -top design_2_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 138690
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 407 ; free virtual = 2266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'design_2' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:14' bound to instance 'design_2_i' of component 'design_2' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'design_2' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:35]
INFO: [Synth 8-3491] module 'design_2_Addr_Counter_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Addr_Counter_0_0_stub.vhdl:5' bound to instance 'Addr_Counter_0' of component 'design_2_Addr_Counter_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:198]
INFO: [Synth 8-638] synthesizing module 'design_2_Addr_Counter_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Addr_Counter_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_2_Addr_ctrl_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Addr_ctrl_0_0_stub.vhdl:5' bound to instance 'Addr_ctrl_0' of component 'design_2_Addr_ctrl_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:205]
INFO: [Synth 8-638] synthesizing module 'design_2_Addr_ctrl_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Addr_ctrl_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_2_CTRL_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_CTRL_0_0_stub.vhdl:5' bound to instance 'CTRL_0' of component 'design_2_CTRL_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:211]
INFO: [Synth 8-638] synthesizing module 'design_2_CTRL_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_CTRL_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_Comp_27_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Comp_27_0_0_stub.vhdl:5' bound to instance 'Comp_27_0' of component 'design_2_Comp_27_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:224]
INFO: [Synth 8-638] synthesizing module 'design_2_Comp_27_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Comp_27_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_2_Counter_27_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Counter_27_0_0_stub.vhdl:5' bound to instance 'Counter_27_0' of component 'design_2_Counter_27_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:230]
INFO: [Synth 8-638] synthesizing module 'design_2_Counter_27_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Counter_27_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_2_Gripper_ctrl_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Gripper_ctrl_0_0_stub.vhdl:5' bound to instance 'Gripper_ctrl_0' of component 'design_2_Gripper_ctrl_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:237]
INFO: [Synth 8-638] synthesizing module 'design_2_Gripper_ctrl_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_Gripper_ctrl_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_2_LUT_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_LUT_0_0_stub.vhdl:5' bound to instance 'LUT_0' of component 'design_2_LUT_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'design_2_LUT_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_LUT_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_2_clk_divider_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_clk_divider_0_0_stub.vhdl:5' bound to instance 'clk_divider_0' of component 'design_2_clk_divider_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:253]
INFO: [Synth 8-638] synthesizing module 'design_2_clk_divider_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_clk_divider_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_2_clk_divider_UART_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_clk_divider_UART_0_0_stub.vhdl:5' bound to instance 'clk_divider_UART_0' of component 'design_2_clk_divider_UART_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:259]
INFO: [Synth 8-638] synthesizing module 'design_2_clk_divider_UART_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_clk_divider_UART_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_2_fsm_intr_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_fsm_intr_0_0_stub.vhdl:5' bound to instance 'fsm_intr_0' of component 'design_2_fsm_intr_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:265]
INFO: [Synth 8-638] synthesizing module 'design_2_fsm_intr_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_fsm_intr_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_2_print_data_reg_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_print_data_reg_0_0_stub.vhdl:5' bound to instance 'print_data_reg_0' of component 'design_2_print_data_reg_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:272]
INFO: [Synth 8-638] synthesizing module 'design_2_print_data_reg_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_print_data_reg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_2_print_reg_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_print_reg_0_0_stub.vhdl:5' bound to instance 'print_reg_0' of component 'design_2_print_reg_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:282]
INFO: [Synth 8-638] synthesizing module 'design_2_print_reg_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_print_reg_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_2_tx_mod_0_0' declared at '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_tx_mod_0_0_stub.vhdl:5' bound to instance 'tx_mod_0' of component 'design_2_tx_mod_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:291]
INFO: [Synth 8-638] synthesizing module 'design_2_tx_mod_0_0' [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/.Xil/Vivado-138494-Daniel-laptop/realtime/design_2_tx_mod_0_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'design_2' (1#1) [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/synth/design_2.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (2#1) [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 195 ; free virtual = 1398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 189 ; free virtual = 1394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 189 ; free virtual = 1394
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 180 ; free virtual = 1386
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_print_reg_0_0_1/design_2_print_reg_0_0/design_2_print_reg_0_0_in_context.xdc] for cell 'design_2_i/print_reg_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_print_reg_0_0_1/design_2_print_reg_0_0/design_2_print_reg_0_0_in_context.xdc] for cell 'design_2_i/print_reg_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_print_data_reg_0_0_1/design_2_print_data_reg_0_0/design_2_print_data_reg_0_0_in_context.xdc] for cell 'design_2_i/print_data_reg_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_print_data_reg_0_0_1/design_2_print_data_reg_0_0/design_2_print_data_reg_0_0_in_context.xdc] for cell 'design_2_i/print_data_reg_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_fsm_intr_0_0_1/design_2_fsm_intr_0_0/design_2_fsm_intr_0_0_in_context.xdc] for cell 'design_2_i/fsm_intr_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_fsm_intr_0_0_1/design_2_fsm_intr_0_0/design_2_fsm_intr_0_0_in_context.xdc] for cell 'design_2_i/fsm_intr_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_clk_divider_UART_0_0_1/design_2_clk_divider_UART_0_0/design_2_clk_divider_UART_0_0_in_context.xdc] for cell 'design_2_i/clk_divider_UART_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_clk_divider_UART_0_0_1/design_2_clk_divider_UART_0_0/design_2_clk_divider_UART_0_0_in_context.xdc] for cell 'design_2_i/clk_divider_UART_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_clk_divider_0_0_1/design_2_clk_divider_0_0/design_2_clk_divider_0_0_in_context.xdc] for cell 'design_2_i/clk_divider_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_clk_divider_0_0_1/design_2_clk_divider_0_0/design_2_clk_divider_0_0_in_context.xdc] for cell 'design_2_i/clk_divider_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_LUT_0_0_1/design_2_LUT_0_0/design_2_LUT_0_0_in_context.xdc] for cell 'design_2_i/LUT_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_LUT_0_0_1/design_2_LUT_0_0/design_2_LUT_0_0_in_context.xdc] for cell 'design_2_i/LUT_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Counter_27_0_0_1/design_2_Counter_27_0_0/design_2_Counter_27_0_0_in_context.xdc] for cell 'design_2_i/Counter_27_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Counter_27_0_0_1/design_2_Counter_27_0_0/design_2_Counter_27_0_0_in_context.xdc] for cell 'design_2_i/Counter_27_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Comp_27_0_0_1/design_2_Comp_27_0_0/design_2_Comp_27_0_0_in_context.xdc] for cell 'design_2_i/Comp_27_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Comp_27_0_0_1/design_2_Comp_27_0_0/design_2_Comp_27_0_0_in_context.xdc] for cell 'design_2_i/Comp_27_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_CTRL_0_0_1/design_2_CTRL_0_0/design_2_CTRL_0_0_in_context.xdc] for cell 'design_2_i/CTRL_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_CTRL_0_0_1/design_2_CTRL_0_0/design_2_CTRL_0_0_in_context.xdc] for cell 'design_2_i/CTRL_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Addr_Counter_0_0_1/design_2_Addr_Counter_0_0/design_2_Addr_Counter_0_0_in_context.xdc] for cell 'design_2_i/Addr_Counter_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Addr_Counter_0_0_1/design_2_Addr_Counter_0_0/design_2_Addr_Counter_0_0_in_context.xdc] for cell 'design_2_i/Addr_Counter_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_tx_mod_0_0_1/design_2_tx_mod_0_0/design_top_tx_mod_0_0_in_context.xdc] for cell 'design_2_i/tx_mod_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_tx_mod_0_0_1/design_2_tx_mod_0_0/design_top_tx_mod_0_0_in_context.xdc] for cell 'design_2_i/tx_mod_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Gripper_ctrl_0_0_1/design_2_Gripper_ctrl_0_0/design_2_Gripper_ctrl_0_0_in_context.xdc] for cell 'design_2_i/Gripper_ctrl_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Gripper_ctrl_0_0_1/design_2_Gripper_ctrl_0_0/design_2_Gripper_ctrl_0_0_in_context.xdc] for cell 'design_2_i/Gripper_ctrl_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Addr_ctrl_0_0_1/design_2_Addr_ctrl_0_0/design_2_Addr_ctrl_0_0_in_context.xdc] for cell 'design_2_i/Addr_ctrl_0'
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Addr_ctrl_0_0_1/design_2_Addr_ctrl_0_0/design_2_Addr_ctrl_0_0_in_context.xdc] for cell 'design_2_i/Addr_ctrl_0'
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc]
WARNING: [Vivado 12-584] No ports matched 'next_reg_switch'. [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc:35]
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_2_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 878 ; free virtual = 2141
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 878 ; free virtual = 2142
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 2208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 2208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/print_reg_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/print_data_reg_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/fsm_intr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/clk_divider_UART_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/clk_divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/LUT_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Counter_27_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Comp_27_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/CTRL_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Addr_Counter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/tx_mod_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Gripper_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Addr_ctrl_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 2208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 940 ; free virtual = 2207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 934 ; free virtual = 2209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 799 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 799 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 796 ; free virtual = 2083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 786 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 786 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 786 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 786 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 786 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 786 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_2_Addr_Counter_0_0     |         1|
|2     |design_2_Addr_ctrl_0_0        |         1|
|3     |design_2_CTRL_0_0             |         1|
|4     |design_2_Comp_27_0_0          |         1|
|5     |design_2_Counter_27_0_0       |         1|
|6     |design_2_Gripper_ctrl_0_0     |         1|
|7     |design_2_LUT_0_0              |         1|
|8     |design_2_clk_divider_0_0      |         1|
|9     |design_2_clk_divider_UART_0_0 |         1|
|10    |design_2_fsm_intr_0_0         |         1|
|11    |design_2_print_data_reg_0_0   |         1|
|12    |design_2_print_reg_0_0        |         1|
|13    |design_2_tx_mod_0_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_2_Addr_Counter_0_0_bbox     |     1|
|2     |design_2_Addr_ctrl_0_0_bbox        |     1|
|3     |design_2_CTRL_0_0_bbox             |     1|
|4     |design_2_Comp_27_0_0_bbox          |     1|
|5     |design_2_Counter_27_0_0_bbox       |     1|
|6     |design_2_Gripper_ctrl_0_0_bbox     |     1|
|7     |design_2_LUT_0_0_bbox              |     1|
|8     |design_2_clk_divider_0_0_bbox      |     1|
|9     |design_2_clk_divider_UART_0_0_bbox |     1|
|10    |design_2_fsm_intr_0_0_bbox         |     1|
|11    |design_2_print_data_reg_0_0_bbox   |     1|
|12    |design_2_print_reg_0_0_bbox        |     1|
|13    |design_2_tx_mod_0_0_bbox           |     1|
|14    |IBUF                               |     6|
|15    |OBUF                               |     9|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 786 ; free virtual = 2084
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 843 ; free virtual = 2141
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 843 ; free virtual = 2141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 835 ; free virtual = 2133
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 863 ; free virtual = 2163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8ca80c1a
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2577.918 ; gain = 0.000 ; free physical = 1004 ; free virtual = 2304
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/synth_1/design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 02:00:11 2021...
