Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ChannelTB_func_synth xil_defaultlib.ChannelTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'adresswidth' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:19]
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'wordwidth' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:20]
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'clock' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:21]
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'spi_clock' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:22]
ERROR: [VRFC 10-3146] binding entity 'channel' does not have generic 'nwave' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:23]
ERROR: [VRFC 10-3290] entity port 'waveaddr' does not match with type integer of component port [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:28]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit channeltb in library work failed.
