`timescale 1ns / 1ps  // Defines the simulation timescale as 1 nanosecond (ns) for the time unit and 1 picosecond (ps) for the time precision
module counter(input clk, input rst, output reg [7:0] count);  // Creates a module named 'counter' with the inputs 'clk' and 'rst', and the output 'count' which is a register of 8 bits

	always @(posedge clk or rst) begin  // Defines a sequential always block for the clock and reset inputs
		if (rst) begin  // Checks if the reset input is high
			count <= 0;  // Resets the count register to 0
		end
		else begin
			count <= count + 1;  // If the reset input is low, increments the count register by 1 on every positive edge of the clock
		end
	end
	
endmodule  // End of the counter module