
luz_temp_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006064  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08006170  08006170  00016170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800630c  0800630c  000200f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800630c  0800630c  000200f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800630c  0800630c  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800630c  0800630c  0001630c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006310  08006310  00016310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  08006314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  200000f4  08006408  000200f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  08006408  0002032c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001385f  00000000  00000000  0002011d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037a2  00000000  00000000  0003397c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  00037120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001218  00000000  00000000  000384f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017182  00000000  00000000  00039708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016fa6  00000000  00000000  0005088a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b666  00000000  00000000  00067830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2e96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054fc  00000000  00000000  000e2ee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000f4 	.word	0x200000f4
 8000128:	00000000 	.word	0x00000000
 800012c:	08006158 	.word	0x08006158

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000f8 	.word	0x200000f8
 8000148:	08006158 	.word	0x08006158

0800014c <__aeabi_fmul>:
 800014c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000154:	bf1e      	ittt	ne
 8000156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015a:	ea92 0f0c 	teqne	r2, ip
 800015e:	ea93 0f0c 	teqne	r3, ip
 8000162:	d06f      	beq.n	8000244 <__aeabi_fmul+0xf8>
 8000164:	441a      	add	r2, r3
 8000166:	ea80 0c01 	eor.w	ip, r0, r1
 800016a:	0240      	lsls	r0, r0, #9
 800016c:	bf18      	it	ne
 800016e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000172:	d01e      	beq.n	80001b2 <__aeabi_fmul+0x66>
 8000174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800017c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000180:	fba0 3101 	umull	r3, r1, r0, r1
 8000184:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000188:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800018c:	bf3e      	ittt	cc
 800018e:	0049      	lslcc	r1, r1, #1
 8000190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000194:	005b      	lslcc	r3, r3, #1
 8000196:	ea40 0001 	orr.w	r0, r0, r1
 800019a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800019e:	2afd      	cmp	r2, #253	; 0xfd
 80001a0:	d81d      	bhi.n	80001de <__aeabi_fmul+0x92>
 80001a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001aa:	bf08      	it	eq
 80001ac:	f020 0001 	biceq.w	r0, r0, #1
 80001b0:	4770      	bx	lr
 80001b2:	f090 0f00 	teq	r0, #0
 80001b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ba:	bf08      	it	eq
 80001bc:	0249      	lsleq	r1, r1, #9
 80001be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001c6:	3a7f      	subs	r2, #127	; 0x7f
 80001c8:	bfc2      	ittt	gt
 80001ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d2:	4770      	bxgt	lr
 80001d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001d8:	f04f 0300 	mov.w	r3, #0
 80001dc:	3a01      	subs	r2, #1
 80001de:	dc5d      	bgt.n	800029c <__aeabi_fmul+0x150>
 80001e0:	f112 0f19 	cmn.w	r2, #25
 80001e4:	bfdc      	itt	le
 80001e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ea:	4770      	bxle	lr
 80001ec:	f1c2 0200 	rsb	r2, r2, #0
 80001f0:	0041      	lsls	r1, r0, #1
 80001f2:	fa21 f102 	lsr.w	r1, r1, r2
 80001f6:	f1c2 0220 	rsb	r2, r2, #32
 80001fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80001fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000202:	f140 0000 	adc.w	r0, r0, #0
 8000206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020a:	bf08      	it	eq
 800020c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000210:	4770      	bx	lr
 8000212:	f092 0f00 	teq	r2, #0
 8000216:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021a:	bf02      	ittt	eq
 800021c:	0040      	lsleq	r0, r0, #1
 800021e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000222:	3a01      	subeq	r2, #1
 8000224:	d0f9      	beq.n	800021a <__aeabi_fmul+0xce>
 8000226:	ea40 000c 	orr.w	r0, r0, ip
 800022a:	f093 0f00 	teq	r3, #0
 800022e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000232:	bf02      	ittt	eq
 8000234:	0049      	lsleq	r1, r1, #1
 8000236:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023a:	3b01      	subeq	r3, #1
 800023c:	d0f9      	beq.n	8000232 <__aeabi_fmul+0xe6>
 800023e:	ea41 010c 	orr.w	r1, r1, ip
 8000242:	e78f      	b.n	8000164 <__aeabi_fmul+0x18>
 8000244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000248:	ea92 0f0c 	teq	r2, ip
 800024c:	bf18      	it	ne
 800024e:	ea93 0f0c 	teqne	r3, ip
 8000252:	d00a      	beq.n	800026a <__aeabi_fmul+0x11e>
 8000254:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000258:	bf18      	it	ne
 800025a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800025e:	d1d8      	bne.n	8000212 <__aeabi_fmul+0xc6>
 8000260:	ea80 0001 	eor.w	r0, r0, r1
 8000264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000268:	4770      	bx	lr
 800026a:	f090 0f00 	teq	r0, #0
 800026e:	bf17      	itett	ne
 8000270:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000274:	4608      	moveq	r0, r1
 8000276:	f091 0f00 	teqne	r1, #0
 800027a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800027e:	d014      	beq.n	80002aa <__aeabi_fmul+0x15e>
 8000280:	ea92 0f0c 	teq	r2, ip
 8000284:	d101      	bne.n	800028a <__aeabi_fmul+0x13e>
 8000286:	0242      	lsls	r2, r0, #9
 8000288:	d10f      	bne.n	80002aa <__aeabi_fmul+0x15e>
 800028a:	ea93 0f0c 	teq	r3, ip
 800028e:	d103      	bne.n	8000298 <__aeabi_fmul+0x14c>
 8000290:	024b      	lsls	r3, r1, #9
 8000292:	bf18      	it	ne
 8000294:	4608      	movne	r0, r1
 8000296:	d108      	bne.n	80002aa <__aeabi_fmul+0x15e>
 8000298:	ea80 0001 	eor.w	r0, r0, r1
 800029c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a8:	4770      	bx	lr
 80002aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_frsub>:
 80002b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002b8:	e002      	b.n	80002c0 <__addsf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_fsub>:
 80002bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002c0 <__addsf3>:
 80002c0:	0042      	lsls	r2, r0, #1
 80002c2:	bf1f      	itttt	ne
 80002c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002c8:	ea92 0f03 	teqne	r2, r3
 80002cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d4:	d06a      	beq.n	80003ac <__addsf3+0xec>
 80002d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002de:	bfc1      	itttt	gt
 80002e0:	18d2      	addgt	r2, r2, r3
 80002e2:	4041      	eorgt	r1, r0
 80002e4:	4048      	eorgt	r0, r1
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	bfb8      	it	lt
 80002ea:	425b      	neglt	r3, r3
 80002ec:	2b19      	cmp	r3, #25
 80002ee:	bf88      	it	hi
 80002f0:	4770      	bxhi	lr
 80002f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002fe:	bf18      	it	ne
 8000300:	4240      	negne	r0, r0
 8000302:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000306:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800030a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800030e:	bf18      	it	ne
 8000310:	4249      	negne	r1, r1
 8000312:	ea92 0f03 	teq	r2, r3
 8000316:	d03f      	beq.n	8000398 <__addsf3+0xd8>
 8000318:	f1a2 0201 	sub.w	r2, r2, #1
 800031c:	fa41 fc03 	asr.w	ip, r1, r3
 8000320:	eb10 000c 	adds.w	r0, r0, ip
 8000324:	f1c3 0320 	rsb	r3, r3, #32
 8000328:	fa01 f103 	lsl.w	r1, r1, r3
 800032c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000330:	d502      	bpl.n	8000338 <__addsf3+0x78>
 8000332:	4249      	negs	r1, r1
 8000334:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000338:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800033c:	d313      	bcc.n	8000366 <__addsf3+0xa6>
 800033e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000342:	d306      	bcc.n	8000352 <__addsf3+0x92>
 8000344:	0840      	lsrs	r0, r0, #1
 8000346:	ea4f 0131 	mov.w	r1, r1, rrx
 800034a:	f102 0201 	add.w	r2, r2, #1
 800034e:	2afe      	cmp	r2, #254	; 0xfe
 8000350:	d251      	bcs.n	80003f6 <__addsf3+0x136>
 8000352:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000356:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035a:	bf08      	it	eq
 800035c:	f020 0001 	biceq.w	r0, r0, #1
 8000360:	ea40 0003 	orr.w	r0, r0, r3
 8000364:	4770      	bx	lr
 8000366:	0049      	lsls	r1, r1, #1
 8000368:	eb40 0000 	adc.w	r0, r0, r0
 800036c:	3a01      	subs	r2, #1
 800036e:	bf28      	it	cs
 8000370:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000374:	d2ed      	bcs.n	8000352 <__addsf3+0x92>
 8000376:	fab0 fc80 	clz	ip, r0
 800037a:	f1ac 0c08 	sub.w	ip, ip, #8
 800037e:	ebb2 020c 	subs.w	r2, r2, ip
 8000382:	fa00 f00c 	lsl.w	r0, r0, ip
 8000386:	bfaa      	itet	ge
 8000388:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800038c:	4252      	neglt	r2, r2
 800038e:	4318      	orrge	r0, r3
 8000390:	bfbc      	itt	lt
 8000392:	40d0      	lsrlt	r0, r2
 8000394:	4318      	orrlt	r0, r3
 8000396:	4770      	bx	lr
 8000398:	f092 0f00 	teq	r2, #0
 800039c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003a0:	bf06      	itte	eq
 80003a2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003a6:	3201      	addeq	r2, #1
 80003a8:	3b01      	subne	r3, #1
 80003aa:	e7b5      	b.n	8000318 <__addsf3+0x58>
 80003ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b4:	bf18      	it	ne
 80003b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ba:	d021      	beq.n	8000400 <__addsf3+0x140>
 80003bc:	ea92 0f03 	teq	r2, r3
 80003c0:	d004      	beq.n	80003cc <__addsf3+0x10c>
 80003c2:	f092 0f00 	teq	r2, #0
 80003c6:	bf08      	it	eq
 80003c8:	4608      	moveq	r0, r1
 80003ca:	4770      	bx	lr
 80003cc:	ea90 0f01 	teq	r0, r1
 80003d0:	bf1c      	itt	ne
 80003d2:	2000      	movne	r0, #0
 80003d4:	4770      	bxne	lr
 80003d6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80003da:	d104      	bne.n	80003e6 <__addsf3+0x126>
 80003dc:	0040      	lsls	r0, r0, #1
 80003de:	bf28      	it	cs
 80003e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003e4:	4770      	bx	lr
 80003e6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003ea:	bf3c      	itt	cc
 80003ec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003f0:	4770      	bxcc	lr
 80003f2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003f6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003fe:	4770      	bx	lr
 8000400:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000404:	bf16      	itet	ne
 8000406:	4608      	movne	r0, r1
 8000408:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800040c:	4601      	movne	r1, r0
 800040e:	0242      	lsls	r2, r0, #9
 8000410:	bf06      	itte	eq
 8000412:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000416:	ea90 0f01 	teqeq	r0, r1
 800041a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800041e:	4770      	bx	lr

08000420 <__aeabi_ui2f>:
 8000420:	f04f 0300 	mov.w	r3, #0
 8000424:	e004      	b.n	8000430 <__aeabi_i2f+0x8>
 8000426:	bf00      	nop

08000428 <__aeabi_i2f>:
 8000428:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	ea5f 0c00 	movs.w	ip, r0
 8000434:	bf08      	it	eq
 8000436:	4770      	bxeq	lr
 8000438:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800043c:	4601      	mov	r1, r0
 800043e:	f04f 0000 	mov.w	r0, #0
 8000442:	e01c      	b.n	800047e <__aeabi_l2f+0x2a>

08000444 <__aeabi_ul2f>:
 8000444:	ea50 0201 	orrs.w	r2, r0, r1
 8000448:	bf08      	it	eq
 800044a:	4770      	bxeq	lr
 800044c:	f04f 0300 	mov.w	r3, #0
 8000450:	e00a      	b.n	8000468 <__aeabi_l2f+0x14>
 8000452:	bf00      	nop

08000454 <__aeabi_l2f>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000460:	d502      	bpl.n	8000468 <__aeabi_l2f+0x14>
 8000462:	4240      	negs	r0, r0
 8000464:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000468:	ea5f 0c01 	movs.w	ip, r1
 800046c:	bf02      	ittt	eq
 800046e:	4684      	moveq	ip, r0
 8000470:	4601      	moveq	r1, r0
 8000472:	2000      	moveq	r0, #0
 8000474:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000478:	bf08      	it	eq
 800047a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800047e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000482:	fabc f28c 	clz	r2, ip
 8000486:	3a08      	subs	r2, #8
 8000488:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800048c:	db10      	blt.n	80004b0 <__aeabi_l2f+0x5c>
 800048e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000492:	4463      	add	r3, ip
 8000494:	fa00 fc02 	lsl.w	ip, r0, r2
 8000498:	f1c2 0220 	rsb	r2, r2, #32
 800049c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	eb43 0002 	adc.w	r0, r3, r2
 80004a8:	bf08      	it	eq
 80004aa:	f020 0001 	biceq.w	r0, r0, #1
 80004ae:	4770      	bx	lr
 80004b0:	f102 0220 	add.w	r2, r2, #32
 80004b4:	fa01 fc02 	lsl.w	ip, r1, r2
 80004b8:	f1c2 0220 	rsb	r2, r2, #32
 80004bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c0:	fa21 f202 	lsr.w	r2, r1, r2
 80004c4:	eb43 0002 	adc.w	r0, r3, r2
 80004c8:	bf08      	it	eq
 80004ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_f2iz>:
 80004d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80004d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80004d8:	d30f      	bcc.n	80004fa <__aeabi_f2iz+0x2a>
 80004da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80004de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80004e2:	d90d      	bls.n	8000500 <__aeabi_f2iz+0x30>
 80004e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80004e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004ec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80004f0:	fa23 f002 	lsr.w	r0, r3, r2
 80004f4:	bf18      	it	ne
 80004f6:	4240      	negne	r0, r0
 80004f8:	4770      	bx	lr
 80004fa:	f04f 0000 	mov.w	r0, #0
 80004fe:	4770      	bx	lr
 8000500:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000504:	d101      	bne.n	800050a <__aeabi_f2iz+0x3a>
 8000506:	0242      	lsls	r2, r0, #9
 8000508:	d105      	bne.n	8000516 <__aeabi_f2iz+0x46>
 800050a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800050e:	bf08      	it	eq
 8000510:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000514:	4770      	bx	lr
 8000516:	f04f 0000 	mov.w	r0, #0
 800051a:	4770      	bx	lr

0800051c <goToOutput>:
#define lineDown() 		HAL_GPIO_WritePin(sensor->DHT_Port, sensor->DHT_Pin, GPIO_PIN_RESET)
#define lineUp()		HAL_GPIO_WritePin(sensor->DHT_Port, sensor->DHT_Pin, GPIO_PIN_SET)
#define getLine()		(HAL_GPIO_ReadPin(sensor->DHT_Port, sensor->DHT_Pin) == GPIO_PIN_SET)
#define Delay(d)		HAL_Delay(d)

static void goToOutput(DHT_sensor *sensor) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000524:	f107 0308 	add.w	r3, r7, #8
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]

  //По умолчанию на линии высокий уровень
  lineUp();
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	6818      	ldr	r0, [r3, #0]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	889b      	ldrh	r3, [r3, #4]
 800053a:	2201      	movs	r2, #1
 800053c:	4619      	mov	r1, r3
 800053e:	f002 fc9c 	bl	8002e7a <HAL_GPIO_WritePin>

  //Настройка порта на выход 
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	889b      	ldrh	r3, [r3, #4]
 8000546:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; 	//Открытый сток
 8000548:	2311      	movs	r3, #17
 800054a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = sensor->pullUp;		//Подтяжка к питанию
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	79db      	ldrb	r3, [r3, #7]
 8000550:	613b      	str	r3, [r7, #16]

  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; //Высокая скорость работы порта
 8000552:	2303      	movs	r3, #3
 8000554:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	f107 0208 	add.w	r2, r7, #8
 800055e:	4611      	mov	r1, r2
 8000560:	4618      	mov	r0, r3
 8000562:	f002 faef 	bl	8002b44 <HAL_GPIO_Init>
}
 8000566:	bf00      	nop
 8000568:	3718      	adds	r7, #24
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}

0800056e <goToInput>:

static void goToInput(DHT_sensor *sensor) {
 800056e:	b580      	push	{r7, lr}
 8000570:	b086      	sub	sp, #24
 8000572:	af00      	add	r7, sp, #0
 8000574:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 0308 	add.w	r3, r7, #8
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]

  //Настройка порта на вход 
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	889b      	ldrh	r3, [r3, #4]
 8000588:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = sensor->pullUp;		//Подтяжка к питанию
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	79db      	ldrb	r3, [r3, #7]
 8000592:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	f107 0208 	add.w	r2, r7, #8
 800059c:	4611      	mov	r1, r2
 800059e:	4618      	mov	r0, r3
 80005a0:	f002 fad0 	bl	8002b44 <HAL_GPIO_Init>
}
 80005a4:	bf00      	nop
 80005a6:	3718      	adds	r7, #24
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}

080005ac <DHT_getData>:

DHT_data DHT_getData(DHT_sensor *sensor) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	; 0x28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	DHT_data data = {-128.0f, -128.0f};
 80005b6:	4a76      	ldr	r2, [pc, #472]	; (8000790 <DHT_getData+0x1e4>)
 80005b8:	f107 0314 	add.w	r3, r7, #20
 80005bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005c0:	e883 0003 	stmia.w	r3, {r0, r1}
	
	#if DHT_POLLING_CONTROL == 1
	/* Ограничение по частоте опроса датчика */
	//Определение интервала опроса в зависимости от датчика
	uint16_t pollingInterval;
	if (sensor->type == DHT11) {
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	799b      	ldrb	r3, [r3, #6]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d103      	bne.n	80005d4 <DHT_getData+0x28>
		pollingInterval = DHT_POLLING_INTERVAL_DHT11;
 80005cc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80005d0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80005d2:	e002      	b.n	80005da <DHT_getData+0x2e>
	} else {
		pollingInterval = DHT_POLLING_INTERVAL_DHT22;
 80005d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d8:	84fb      	strh	r3, [r7, #38]	; 0x26
	}

	//Если интервал маленький, то возврат последнего удачного значения
	if ((HAL_GetTick() - sensor->lastPollingTime < pollingInterval) && sensor->lastPollingTime != 0) {
 80005da:	f001 feeb 	bl	80023b4 <HAL_GetTick>
 80005de:	4602      	mov	r2, r0
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	1ad2      	subs	r2, r2, r3
 80005e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d212      	bcs.n	8000612 <DHT_getData+0x66>
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	689b      	ldr	r3, [r3, #8]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d00e      	beq.n	8000612 <DHT_getData+0x66>
		data.hum = sensor->lastHum;
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	691b      	ldr	r3, [r3, #16]
 80005f8:	617b      	str	r3, [r7, #20]
		data.temp = sensor->lastTemp;
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	61bb      	str	r3, [r7, #24]
		return data;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	461a      	mov	r2, r3
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	e893 0003 	ldmia.w	r3, {r0, r1}
 800060c:	e882 0003 	stmia.w	r2, {r0, r1}
 8000610:	e166      	b.n	80008e0 <DHT_getData+0x334>
	}
	sensor->lastPollingTime = HAL_GetTick()+1;
 8000612:	f001 fecf 	bl	80023b4 <HAL_GetTick>
 8000616:	4603      	mov	r3, r0
 8000618:	1c5a      	adds	r2, r3, #1
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	609a      	str	r2, [r3, #8]
	#endif

	/* Запрос данных у датчика */
	//Перевод пина "на выход"
	goToOutput(sensor);
 800061e:	6838      	ldr	r0, [r7, #0]
 8000620:	f7ff ff7c 	bl	800051c <goToOutput>
	//Опускание линии данных на 18 мс
	lineDown();
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	6818      	ldr	r0, [r3, #0]
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	889b      	ldrh	r3, [r3, #4]
 800062c:	2200      	movs	r2, #0
 800062e:	4619      	mov	r1, r3
 8000630:	f002 fc23 	bl	8002e7a <HAL_GPIO_WritePin>
	Delay(18);
 8000634:	2012      	movs	r0, #18
 8000636:	f001 fec7 	bl	80023c8 <HAL_Delay>
	//Подъём линии, перевод порта "на вход"
	lineUp();
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	6818      	ldr	r0, [r3, #0]
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	889b      	ldrh	r3, [r3, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	4619      	mov	r1, r3
 8000646:	f002 fc18 	bl	8002e7a <HAL_GPIO_WritePin>
	goToInput(sensor);
 800064a:	6838      	ldr	r0, [r7, #0]
 800064c:	f7ff ff8f 	bl	800056e <goToInput>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000650:	b672      	cpsid	i
}
 8000652:	bf00      	nop
	#ifdef DHT_IRQ_CONTROL
	//Выключение прерываний, чтобы ничто не мешало обработке данных
	__disable_irq();
	#endif
	/* Ожидание ответа от датчика */
	uint16_t timeout = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	84bb      	strh	r3, [r7, #36]	; 0x24
	//Ожидание спада
	while(getLine()) {
 8000658:	e01a      	b.n	8000690 <DHT_getData+0xe4>
		timeout++;
 800065a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800065c:	3301      	adds	r3, #1
 800065e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (timeout > DHT_TIMEOUT) {
 8000660:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000662:	f242 7210 	movw	r2, #10000	; 0x2710
 8000666:	4293      	cmp	r3, r2
 8000668:	d912      	bls.n	8000690 <DHT_getData+0xe4>
  __ASM volatile ("cpsie i" : : : "memory");
 800066a:	b662      	cpsie	i
}
 800066c:	bf00      	nop
			__enable_irq();
			#endif
			//Если датчик не отозвался, значит его точно нет
			//Обнуление последнего удачного значения, чтобы
			//не получать фантомные значения
			sensor->lastHum = -128.0f;
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 8000674:	611a      	str	r2, [r3, #16]
			sensor->lastTemp = -128.0f;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 800067c:	60da      	str	r2, [r3, #12]

			return data;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	461a      	mov	r2, r3
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	e893 0003 	ldmia.w	r3, {r0, r1}
 800068a:	e882 0003 	stmia.w	r2, {r0, r1}
 800068e:	e127      	b.n	80008e0 <DHT_getData+0x334>
	while(getLine()) {
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	4619      	mov	r1, r3
 800069a:	4610      	mov	r0, r2
 800069c:	f002 fbd6 	bl	8002e4c <HAL_GPIO_ReadPin>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d0d9      	beq.n	800065a <DHT_getData+0xae>
		}
	}
	timeout = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	84bb      	strh	r3, [r7, #36]	; 0x24
	//Ожидание подъёма
	while(!getLine()) {
 80006aa:	e01a      	b.n	80006e2 <DHT_getData+0x136>
		timeout++;
 80006ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006ae:	3301      	adds	r3, #1
 80006b0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (timeout > DHT_TIMEOUT) {
 80006b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006b4:	f242 7210 	movw	r2, #10000	; 0x2710
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d912      	bls.n	80006e2 <DHT_getData+0x136>
  __ASM volatile ("cpsie i" : : : "memory");
 80006bc:	b662      	cpsie	i
}
 80006be:	bf00      	nop
			__enable_irq();
			#endif
			//Если датчик не отозвался, значит его точно нет
			//Обнуление последнего удачного значения, чтобы
			//не получать фантомные значения
			sensor->lastHum = -128.0f;
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 80006c6:	611a      	str	r2, [r3, #16]
			sensor->lastTemp = -128.0f;
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 80006ce:	60da      	str	r2, [r3, #12]

			return data;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	461a      	mov	r2, r3
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006dc:	e882 0003 	stmia.w	r2, {r0, r1}
 80006e0:	e0fe      	b.n	80008e0 <DHT_getData+0x334>
	while(!getLine()) {
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	889b      	ldrh	r3, [r3, #4]
 80006ea:	4619      	mov	r1, r3
 80006ec:	4610      	mov	r0, r2
 80006ee:	f002 fbad 	bl	8002e4c <HAL_GPIO_ReadPin>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d1d9      	bne.n	80006ac <DHT_getData+0x100>
		}
	}
	timeout = 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	84bb      	strh	r3, [r7, #36]	; 0x24
	//Ожидание спада
	while(getLine()) {
 80006fc:	e012      	b.n	8000724 <DHT_getData+0x178>
		timeout++;
 80006fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000700:	3301      	adds	r3, #1
 8000702:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (timeout > DHT_TIMEOUT) {
 8000704:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000706:	f242 7210 	movw	r2, #10000	; 0x2710
 800070a:	4293      	cmp	r3, r2
 800070c:	d90a      	bls.n	8000724 <DHT_getData+0x178>
  __ASM volatile ("cpsie i" : : : "memory");
 800070e:	b662      	cpsie	i
}
 8000710:	bf00      	nop
			#ifdef DHT_IRQ_CONTROL
			__enable_irq();
			#endif
			return data;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	461a      	mov	r2, r3
 8000716:	f107 0314 	add.w	r3, r7, #20
 800071a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800071e:	e882 0003 	stmia.w	r2, {r0, r1}
 8000722:	e0dd      	b.n	80008e0 <DHT_getData+0x334>
	while(getLine()) {
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	889b      	ldrh	r3, [r3, #4]
 800072c:	4619      	mov	r1, r3
 800072e:	4610      	mov	r0, r2
 8000730:	f002 fb8c 	bl	8002e4c <HAL_GPIO_ReadPin>
 8000734:	4603      	mov	r3, r0
 8000736:	2b01      	cmp	r3, #1
 8000738:	d0e1      	beq.n	80006fe <DHT_getData+0x152>
		}
	}
	
	/* Чтение ответа от датчика */
	uint8_t rawData[5] = {0,0,0,0,0};
 800073a:	4a16      	ldr	r2, [pc, #88]	; (8000794 <DHT_getData+0x1e8>)
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000744:	6018      	str	r0, [r3, #0]
 8000746:	3304      	adds	r3, #4
 8000748:	7019      	strb	r1, [r3, #0]
	for(uint8_t a = 0; a < 5; a++) {
 800074a:	2300      	movs	r3, #0
 800074c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8000750:	e05d      	b.n	800080e <DHT_getData+0x262>
		for(uint8_t b = 7; b != 255; b--) {
 8000752:	2307      	movs	r3, #7
 8000754:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8000758:	e050      	b.n	80007fc <DHT_getData+0x250>
			uint16_t hT = 0, lT = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	843b      	strh	r3, [r7, #32]
 800075e:	2300      	movs	r3, #0
 8000760:	83fb      	strh	r3, [r7, #30]
			//Пока линия в низком уровне, инкремент переменной lT
			while(!getLine() && lT != 65535) lT++;
 8000762:	e002      	b.n	800076a <DHT_getData+0x1be>
 8000764:	8bfb      	ldrh	r3, [r7, #30]
 8000766:	3301      	adds	r3, #1
 8000768:	83fb      	strh	r3, [r7, #30]
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	889b      	ldrh	r3, [r3, #4]
 8000772:	4619      	mov	r1, r3
 8000774:	4610      	mov	r0, r2
 8000776:	f002 fb69 	bl	8002e4c <HAL_GPIO_ReadPin>
 800077a:	4603      	mov	r3, r0
 800077c:	2b01      	cmp	r3, #1
 800077e:	d004      	beq.n	800078a <DHT_getData+0x1de>
 8000780:	8bfb      	ldrh	r3, [r7, #30]
 8000782:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000786:	4293      	cmp	r3, r2
 8000788:	d1ec      	bne.n	8000764 <DHT_getData+0x1b8>
			//Пока линия в высоком уровне, инкремент переменной hT
			timeout = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	84bb      	strh	r3, [r7, #36]	; 0x24
			while(getLine()&& hT != 65535) hT++;
 800078e:	e006      	b.n	800079e <DHT_getData+0x1f2>
 8000790:	08006170 	.word	0x08006170
 8000794:	08006178 	.word	0x08006178
 8000798:	8c3b      	ldrh	r3, [r7, #32]
 800079a:	3301      	adds	r3, #1
 800079c:	843b      	strh	r3, [r7, #32]
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	681a      	ldr	r2, [r3, #0]
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	889b      	ldrh	r3, [r3, #4]
 80007a6:	4619      	mov	r1, r3
 80007a8:	4610      	mov	r0, r2
 80007aa:	f002 fb4f 	bl	8002e4c <HAL_GPIO_ReadPin>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d104      	bne.n	80007be <DHT_getData+0x212>
 80007b4:	8c3b      	ldrh	r3, [r7, #32]
 80007b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d1ec      	bne.n	8000798 <DHT_getData+0x1ec>
			//Если hT больше lT, то пришла единица
			if(hT > lT) rawData[a] |= (1<<b);
 80007be:	8c3a      	ldrh	r2, [r7, #32]
 80007c0:	8bfb      	ldrh	r3, [r7, #30]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d915      	bls.n	80007f2 <DHT_getData+0x246>
 80007c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80007ca:	3328      	adds	r3, #40	; 0x28
 80007cc:	443b      	add	r3, r7
 80007ce:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80007d2:	b25a      	sxtb	r2, r3
 80007d4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80007d8:	2101      	movs	r1, #1
 80007da:	fa01 f303 	lsl.w	r3, r1, r3
 80007de:	b25b      	sxtb	r3, r3
 80007e0:	4313      	orrs	r3, r2
 80007e2:	b25a      	sxtb	r2, r3
 80007e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	3328      	adds	r3, #40	; 0x28
 80007ec:	443b      	add	r3, r7
 80007ee:	f803 2c1c 	strb.w	r2, [r3, #-28]
		for(uint8_t b = 7; b != 255; b--) {
 80007f2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80007f6:	3b01      	subs	r3, #1
 80007f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80007fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000800:	2bff      	cmp	r3, #255	; 0xff
 8000802:	d1aa      	bne.n	800075a <DHT_getData+0x1ae>
	for(uint8_t a = 0; a < 5; a++) {
 8000804:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000808:	3301      	adds	r3, #1
 800080a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800080e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000812:	2b04      	cmp	r3, #4
 8000814:	d99d      	bls.n	8000752 <DHT_getData+0x1a6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000816:	b662      	cpsie	i
}
 8000818:	bf00      	nop
	//Включение прерываний после приёма данных
	__enable_irq();
    #endif

	/* Проверка целостности данных */
	if((uint8_t)(rawData[0] + rawData[1] + rawData[2] + rawData[3]) == rawData[4]) {
 800081a:	7b3a      	ldrb	r2, [r7, #12]
 800081c:	7b7b      	ldrb	r3, [r7, #13]
 800081e:	4413      	add	r3, r2
 8000820:	b2da      	uxtb	r2, r3
 8000822:	7bbb      	ldrb	r3, [r7, #14]
 8000824:	4413      	add	r3, r2
 8000826:	b2da      	uxtb	r2, r3
 8000828:	7bfb      	ldrb	r3, [r7, #15]
 800082a:	4413      	add	r3, r2
 800082c:	b2da      	uxtb	r2, r3
 800082e:	7c3b      	ldrb	r3, [r7, #16]
 8000830:	429a      	cmp	r2, r3
 8000832:	d147      	bne.n	80008c4 <DHT_getData+0x318>
		//Если контрольная сумма совпадает, то конвертация и возврат полученных значений
		if (sensor->type == DHT22) {
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	799b      	ldrb	r3, [r3, #6]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d133      	bne.n	80008a4 <DHT_getData+0x2f8>
			data.hum = (float)(((uint16_t)rawData[0]<<8) | rawData[1])*0.1f;
 800083c:	7b3b      	ldrb	r3, [r7, #12]
 800083e:	021b      	lsls	r3, r3, #8
 8000840:	7b7a      	ldrb	r2, [r7, #13]
 8000842:	4313      	orrs	r3, r2
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff fdef 	bl	8000428 <__aeabi_i2f>
 800084a:	4603      	mov	r3, r0
 800084c:	4926      	ldr	r1, [pc, #152]	; (80008e8 <DHT_getData+0x33c>)
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff fc7c 	bl	800014c <__aeabi_fmul>
 8000854:	4603      	mov	r3, r0
 8000856:	617b      	str	r3, [r7, #20]
			//Проверка на отрицательность температуры
			if(!(rawData[2] & (1<<7))) {
 8000858:	7bbb      	ldrb	r3, [r7, #14]
 800085a:	b25b      	sxtb	r3, r3
 800085c:	2b00      	cmp	r3, #0
 800085e:	db0e      	blt.n	800087e <DHT_getData+0x2d2>
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*0.1f;
 8000860:	7bbb      	ldrb	r3, [r7, #14]
 8000862:	021b      	lsls	r3, r3, #8
 8000864:	7bfa      	ldrb	r2, [r7, #15]
 8000866:	4313      	orrs	r3, r2
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff fddd 	bl	8000428 <__aeabi_i2f>
 800086e:	4603      	mov	r3, r0
 8000870:	491d      	ldr	r1, [pc, #116]	; (80008e8 <DHT_getData+0x33c>)
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff fc6a 	bl	800014c <__aeabi_fmul>
 8000878:	4603      	mov	r3, r0
 800087a:	61bb      	str	r3, [r7, #24]
 800087c:	e012      	b.n	80008a4 <DHT_getData+0x2f8>
			}	else {
				rawData[2] &= ~(1<<7);
 800087e:	7bbb      	ldrb	r3, [r7, #14]
 8000880:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000884:	b2db      	uxtb	r3, r3
 8000886:	73bb      	strb	r3, [r7, #14]
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*-0.1f;
 8000888:	7bbb      	ldrb	r3, [r7, #14]
 800088a:	021b      	lsls	r3, r3, #8
 800088c:	7bfa      	ldrb	r2, [r7, #15]
 800088e:	4313      	orrs	r3, r2
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff fdc9 	bl	8000428 <__aeabi_i2f>
 8000896:	4603      	mov	r3, r0
 8000898:	4914      	ldr	r1, [pc, #80]	; (80008ec <DHT_getData+0x340>)
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fc56 	bl	800014c <__aeabi_fmul>
 80008a0:	4603      	mov	r3, r0
 80008a2:	61bb      	str	r3, [r7, #24]
			}
		}
		if (sensor->type == DHT11) {
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	799b      	ldrb	r3, [r3, #6]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d10b      	bne.n	80008c4 <DHT_getData+0x318>
			data.hum = (float)rawData[0];
 80008ac:	7b3b      	ldrb	r3, [r7, #12]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fdb6 	bl	8000420 <__aeabi_ui2f>
 80008b4:	4603      	mov	r3, r0
 80008b6:	617b      	str	r3, [r7, #20]
			data.temp = (float)rawData[2];
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff fdb0 	bl	8000420 <__aeabi_ui2f>
 80008c0:	4603      	mov	r3, r0
 80008c2:	61bb      	str	r3, [r7, #24]
		}
	}
	
	#if DHT_POLLING_CONTROL == 1
	sensor->lastHum = data.hum;
 80008c4:	697a      	ldr	r2, [r7, #20]
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	611a      	str	r2, [r3, #16]
	sensor->lastTemp = data.temp;
 80008ca:	69ba      	ldr	r2, [r7, #24]
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	60da      	str	r2, [r3, #12]
	#endif

	return data;	
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	461a      	mov	r2, r3
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80008dc:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80008e0:	6878      	ldr	r0, [r7, #4]
 80008e2:	3728      	adds	r7, #40	; 0x28
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	3dcccccd 	.word	0x3dcccccd
 80008ec:	bdcccccd 	.word	0xbdcccccd

080008f0 <init_botonera>:

static uint8_t read_input, last_input, fall_input, rise_input;
static uint8_t write_output = 0xFF;


void init_botonera (I2C_HandleTypeDef* i2c_handler, uint8_t i2c_address){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af02      	add	r7, sp, #8
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	70fb      	strb	r3, [r7, #3]

	pcf8574_init(i2c_handler, i2c_address);
 80008fc:	78fb      	ldrb	r3, [r7, #3]
 80008fe:	4619      	mov	r1, r3
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f000 f8d9 	bl	8000ab8 <pcf8574_init>

	//lectura inicial
	flag_sinBotones = HAL_I2C_Master_Receive(i2c_handler, i2c_address << 1, &read_input, 1, 100);
 8000906:	78fb      	ldrb	r3, [r7, #3]
 8000908:	b29b      	uxth	r3, r3
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	b299      	uxth	r1, r3
 800090e:	2364      	movs	r3, #100	; 0x64
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	2301      	movs	r3, #1
 8000914:	4a09      	ldr	r2, [pc, #36]	; (800093c <init_botonera+0x4c>)
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f002 fcfa 	bl	8003310 <HAL_I2C_Master_Receive>
 800091c:	4603      	mov	r3, r0
 800091e:	461a      	mov	r2, r3
 8000920:	4b07      	ldr	r3, [pc, #28]	; (8000940 <init_botonera+0x50>)
 8000922:	701a      	strb	r2, [r3, #0]
	last_input = read_input;
 8000924:	4b05      	ldr	r3, [pc, #20]	; (800093c <init_botonera+0x4c>)
 8000926:	781a      	ldrb	r2, [r3, #0]
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <init_botonera+0x54>)
 800092a:	701a      	strb	r2, [r3, #0]

	pcf8574_writePort(0xFF); //weak pullup para todos los pines
 800092c:	20ff      	movs	r0, #255	; 0xff
 800092e:	f000 f8f3 	bl	8000b18 <pcf8574_writePort>
} //fin init_botonera()
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000110 	.word	0x20000110
 8000940:	20000000 	.word	0x20000000
 8000944:	20000111 	.word	0x20000111

08000948 <lecturaTeclas>:


void lecturaTeclas(void){
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
	if (flag_sinBotones != HAL_OK) return;
 800094c:	4b06      	ldr	r3, [pc, #24]	; (8000968 <lecturaTeclas+0x20>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d106      	bne.n	8000962 <lecturaTeclas+0x1a>
	read_input = pcf8574_readPort();
 8000954:	f000 f8c8 	bl	8000ae8 <pcf8574_readPort>
 8000958:	4603      	mov	r3, r0
 800095a:	461a      	mov	r2, r3
 800095c:	4b03      	ldr	r3, [pc, #12]	; (800096c <lecturaTeclas+0x24>)
 800095e:	701a      	strb	r2, [r3, #0]
 8000960:	e000      	b.n	8000964 <lecturaTeclas+0x1c>
	if (flag_sinBotones != HAL_OK) return;
 8000962:	bf00      	nop
} //fin lecturaTeclas()
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000000 	.word	0x20000000
 800096c:	20000110 	.word	0x20000110

08000970 <update_teclas>:

void update_teclas (void){
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0

	fall_input = last_input & ~read_input;
 8000974:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <update_teclas+0x48>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b25b      	sxtb	r3, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	b25a      	sxtb	r2, r3
 800097e:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <update_teclas+0x4c>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	b25b      	sxtb	r3, r3
 8000984:	4013      	ands	r3, r2
 8000986:	b25b      	sxtb	r3, r3
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <update_teclas+0x50>)
 800098c:	701a      	strb	r2, [r3, #0]
	rise_input = ~last_input & read_input;
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <update_teclas+0x4c>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	b25b      	sxtb	r3, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	b25a      	sxtb	r2, r3
 8000998:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <update_teclas+0x48>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	b25b      	sxtb	r3, r3
 800099e:	4013      	ands	r3, r2
 80009a0:	b25b      	sxtb	r3, r3
 80009a2:	b2da      	uxtb	r2, r3
 80009a4:	4b07      	ldr	r3, [pc, #28]	; (80009c4 <update_teclas+0x54>)
 80009a6:	701a      	strb	r2, [r3, #0]

	last_input = read_input;
 80009a8:	4b03      	ldr	r3, [pc, #12]	; (80009b8 <update_teclas+0x48>)
 80009aa:	781a      	ldrb	r2, [r3, #0]
 80009ac:	4b03      	ldr	r3, [pc, #12]	; (80009bc <update_teclas+0x4c>)
 80009ae:	701a      	strb	r2, [r3, #0]

} //fin update_teclas()
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr
 80009b8:	20000110 	.word	0x20000110
 80009bc:	20000111 	.word	0x20000111
 80009c0:	20000112 	.word	0x20000112
 80009c4:	20000113 	.word	0x20000113

080009c8 <getStatBoton>:


T_INPUT getStatBoton (T_POS_INPUT b){
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]

	if (flag_sinBotones != 0) return HIGH_L;
 80009d2:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <getStatBoton+0x6c>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <getStatBoton+0x16>
 80009da:	2301      	movs	r3, #1
 80009dc:	e024      	b.n	8000a28 <getStatBoton+0x60>

	if ( (fall_input & (1 << b)) != 0)
 80009de:	4b16      	ldr	r3, [pc, #88]	; (8000a38 <getStatBoton+0x70>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	461a      	mov	r2, r3
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	fa42 f303 	asr.w	r3, r2, r3
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <getStatBoton+0x2e>
		return FALL;
 80009f2:	2302      	movs	r3, #2
 80009f4:	e018      	b.n	8000a28 <getStatBoton+0x60>

	if ( (rise_input & (1 << b)) != 0)
 80009f6:	4b11      	ldr	r3, [pc, #68]	; (8000a3c <getStatBoton+0x74>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	461a      	mov	r2, r3
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	fa42 f303 	asr.w	r3, r2, r3
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <getStatBoton+0x46>
		return RISE;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	e00c      	b.n	8000a28 <getStatBoton+0x60>

	if ( (read_input & (1 << b)) != 0)
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <getStatBoton+0x78>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	fa42 f303 	asr.w	r3, r2, r3
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <getStatBoton+0x5e>
		return HIGH_L;
 8000a22:	2301      	movs	r3, #1
 8000a24:	e000      	b.n	8000a28 <getStatBoton+0x60>

	return LOW_L;
 8000a26:	2300      	movs	r3, #0
} //fin getStatBoton()
 8000a28:	4618      	mov	r0, r3
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	20000000 	.word	0x20000000
 8000a38:	20000112 	.word	0x20000112
 8000a3c:	20000113 	.word	0x20000113
 8000a40:	20000110 	.word	0x20000110

08000a44 <setOutput>:
uint8_t detectaAlgunBoton (void){
	return 0;
} //fin detectaAgunBoton()


void setOutput (T_POS_OUTPUT s, uint8_t val){
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	460a      	mov	r2, r1
 8000a4e:	71fb      	strb	r3, [r7, #7]
 8000a50:	4613      	mov	r3, r2
 8000a52:	71bb      	strb	r3, [r7, #6]

	if (val != 0){
 8000a54:	79bb      	ldrb	r3, [r7, #6]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d00c      	beq.n	8000a74 <setOutput+0x30>
		write_output |= (uint8_t)(1 << (s + 6));
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	3306      	adds	r3, #6
 8000a5e:	2201      	movs	r2, #1
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	b2da      	uxtb	r2, r3
 8000a66:	4b0d      	ldr	r3, [pc, #52]	; (8000a9c <setOutput+0x58>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	b2da      	uxtb	r2, r3
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <setOutput+0x58>)
 8000a70:	701a      	strb	r2, [r3, #0]
		return;
 8000a72:	e00f      	b.n	8000a94 <setOutput+0x50>
	}else{
		write_output &= ~( (uint8_t)(1 << (s + 6)) );
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	3306      	adds	r3, #6
 8000a78:	2201      	movs	r2, #1
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	43db      	mvns	r3, r3
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <setOutput+0x58>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b25b      	sxtb	r3, r3
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	b25b      	sxtb	r3, r3
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	4b02      	ldr	r3, [pc, #8]	; (8000a9c <setOutput+0x58>)
 8000a92:	701a      	strb	r2, [r3, #0]
	} //fin if val

} //fin setOutput()
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr
 8000a9c:	20000001 	.word	0x20000001

08000aa0 <update_outputs>:

void update_outputs (void){
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0

	pcf8574_writePort(write_output);
 8000aa4:	4b03      	ldr	r3, [pc, #12]	; (8000ab4 <update_outputs+0x14>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f000 f835 	bl	8000b18 <pcf8574_writePort>

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000001 	.word	0x20000001

08000ab8 <pcf8574_init>:
#include "PCF8574_lfs.h"

static I2C_HandleTypeDef* i2c_handler;  // change your handler here accordingly
uint8_t addressPCF8574; //(0x20)<<1 // change this according to ur setup

void pcf8574_init (I2C_HandleTypeDef* hi2c, uint8_t i2c_address){
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	70fb      	strb	r3, [r7, #3]
	i2c_handler = hi2c; //set the i2c handler struct.
 8000ac4:	4a06      	ldr	r2, [pc, #24]	; (8000ae0 <pcf8574_init+0x28>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6013      	str	r3, [r2, #0]
	addressPCF8574 = (i2c_address << 1); //set the lcd i2c address (left alignment).
 8000aca:	78fb      	ldrb	r3, [r7, #3]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <pcf8574_init+0x2c>)
 8000ad2:	701a      	strb	r2, [r3, #0]
} //fin pcf8574_init()
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	20000114 	.word	0x20000114
 8000ae4:	20000118 	.word	0x20000118

08000ae8 <pcf8574_readPort>:

uint8_t pcf8574_readPort (void){
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af02      	add	r7, sp, #8
	uint8_t reg;
	HAL_I2C_Master_Receive(i2c_handler, addressPCF8574, &reg, 1, 100);
 8000aee:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <pcf8574_readPort+0x28>)
 8000af0:	6818      	ldr	r0, [r3, #0]
 8000af2:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <pcf8574_readPort+0x2c>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	b299      	uxth	r1, r3
 8000af8:	1dfa      	adds	r2, r7, #7
 8000afa:	2364      	movs	r3, #100	; 0x64
 8000afc:	9300      	str	r3, [sp, #0]
 8000afe:	2301      	movs	r3, #1
 8000b00:	f002 fc06 	bl	8003310 <HAL_I2C_Master_Receive>
	return reg;
 8000b04:	79fb      	ldrb	r3, [r7, #7]
} //fin pcf8574_readInputs()
 8000b06:	4618      	mov	r0, r3
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000114 	.word	0x20000114
 8000b14:	20000118 	.word	0x20000118

08000b18 <pcf8574_writePort>:

void pcf8574_writePort (uint8_t reg){
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af02      	add	r7, sp, #8
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(i2c_handler, addressPCF8574, &reg, 1, 100);
 8000b22:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <pcf8574_writePort+0x28>)
 8000b24:	6818      	ldr	r0, [r3, #0]
 8000b26:	4b07      	ldr	r3, [pc, #28]	; (8000b44 <pcf8574_writePort+0x2c>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	b299      	uxth	r1, r3
 8000b2c:	1dfa      	adds	r2, r7, #7
 8000b2e:	2364      	movs	r3, #100	; 0x64
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	2301      	movs	r3, #1
 8000b34:	f002 faee 	bl	8003114 <HAL_I2C_Master_Transmit>
} //fin pcf8574_writeOutputs
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20000114 	.word	0x20000114
 8000b44:	20000118 	.word	0x20000118

08000b48 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b58:	4b18      	ldr	r3, [pc, #96]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b5a:	4a19      	ldr	r2, [pc, #100]	; (8000bc0 <MX_ADC1_Init+0x78>)
 8000b5c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b64:	4b15      	ldr	r3, [pc, #84]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b6a:	4b14      	ldr	r3, [pc, #80]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b70:	4b12      	ldr	r3, [pc, #72]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b72:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b78:	4b10      	ldr	r3, [pc, #64]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b7e:	4b0f      	ldr	r3, [pc, #60]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b84:	480d      	ldr	r0, [pc, #52]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b86:	f001 fc43 	bl	8002410 <HAL_ADC_Init>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000b90:	f000 fd06 	bl	80015a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ba0:	1d3b      	adds	r3, r7, #4
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000ba6:	f001 fd17 	bl	80025d8 <HAL_ADC_ConfigChannel>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000bb0:	f000 fcf6 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	2000011c 	.word	0x2000011c
 8000bc0:	40012400 	.word	0x40012400

08000bc4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000bd4:	4b18      	ldr	r3, [pc, #96]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bd6:	4a19      	ldr	r2, [pc, #100]	; (8000c3c <MX_ADC2_Init+0x78>)
 8000bd8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bda:	4b17      	ldr	r3, [pc, #92]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000be0:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000be6:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bec:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bee:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000bf2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bf4:	4b10      	ldr	r3, [pc, #64]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c00:	480d      	ldr	r0, [pc, #52]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000c02:	f001 fc05 	bl	8002410 <HAL_ADC_Init>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000c0c:	f000 fcc8 	bl	80015a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c10:	2301      	movs	r3, #1
 8000c12:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4805      	ldr	r0, [pc, #20]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000c22:	f001 fcd9 	bl	80025d8 <HAL_ADC_ConfigChannel>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000c2c:	f000 fcb8 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c30:	bf00      	nop
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	2000014c 	.word	0x2000014c
 8000c3c:	40012800 	.word	0x40012800

08000c40 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	; 0x28
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 0318 	add.w	r3, r7, #24
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a28      	ldr	r2, [pc, #160]	; (8000cfc <HAL_ADC_MspInit+0xbc>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d122      	bne.n	8000ca6 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c60:	4b27      	ldr	r3, [pc, #156]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	4a26      	ldr	r2, [pc, #152]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6a:	6193      	str	r3, [r2, #24]
 8000c6c:	4b24      	ldr	r3, [pc, #144]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c74:	617b      	str	r3, [r7, #20]
 8000c76:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c78:	4b21      	ldr	r3, [pc, #132]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a20      	ldr	r2, [pc, #128]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c7e:	f043 0304 	orr.w	r3, r3, #4
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b1e      	ldr	r3, [pc, #120]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c90:	2301      	movs	r3, #1
 8000c92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c94:	2303      	movs	r3, #3
 8000c96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c98:	f107 0318 	add.w	r3, r7, #24
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4819      	ldr	r0, [pc, #100]	; (8000d04 <HAL_ADC_MspInit+0xc4>)
 8000ca0:	f001 ff50 	bl	8002b44 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000ca4:	e026      	b.n	8000cf4 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a17      	ldr	r2, [pc, #92]	; (8000d08 <HAL_ADC_MspInit+0xc8>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d121      	bne.n	8000cf4 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000cb0:	4b13      	ldr	r3, [pc, #76]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	4a12      	ldr	r2, [pc, #72]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cba:	6193      	str	r3, [r2, #24]
 8000cbc:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc8:	4b0d      	ldr	r3, [pc, #52]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	4a0c      	ldr	r2, [pc, #48]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	6193      	str	r3, [r2, #24]
 8000cd4:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f003 0304 	and.w	r3, r3, #4
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce8:	f107 0318 	add.w	r3, r7, #24
 8000cec:	4619      	mov	r1, r3
 8000cee:	4805      	ldr	r0, [pc, #20]	; (8000d04 <HAL_ADC_MspInit+0xc4>)
 8000cf0:	f001 ff28 	bl	8002b44 <HAL_GPIO_Init>
}
 8000cf4:	bf00      	nop
 8000cf6:	3728      	adds	r7, #40	; 0x28
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40012400 	.word	0x40012400
 8000d00:	40021000 	.word	0x40021000
 8000d04:	40010800 	.word	0x40010800
 8000d08:	40012800 	.word	0x40012800

08000d0c <init_sensores>:
uint8_t modoAuto = 0; //0 -> manual; 1 -> automatico.
static DHT_sensor sensorDHT = {GPIOB, GPIO_PIN_13, DHT11, GPIO_NOPULL};
uint8_t estadoRele;
DHT_data datosDHT;

void init_sensores (ADC_HandleTypeDef* handler_adc){
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
	hadc = handler_adc;
 8000d14:	4a03      	ldr	r2, [pc, #12]	; (8000d24 <init_sensores+0x18>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6013      	str	r3, [r2, #0]

}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	20000180 	.word	0x20000180

08000d28 <update_DHT>:


void update_DHT (void){
 8000d28:	b590      	push	{r4, r7, lr}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
	datosDHT = DHT_getData(&sensorDHT);
 8000d2e:	4c08      	ldr	r4, [pc, #32]	; (8000d50 <update_DHT+0x28>)
 8000d30:	463b      	mov	r3, r7
 8000d32:	4908      	ldr	r1, [pc, #32]	; (8000d54 <update_DHT+0x2c>)
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fc39 	bl	80005ac <DHT_getData>
 8000d3a:	4622      	mov	r2, r4
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000d42:	e882 0003 	stmia.w	r2, {r0, r1}
} //fin update_temp()
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd90      	pop	{r4, r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000190 	.word	0x20000190
 8000d54:	20000004 	.word	0x20000004

08000d58 <get_datosDHT>:


DHT_data get_datosDHT (void){
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	return datosDHT;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <get_datosDHT+0x20>)
 8000d64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d68:	e883 0003 	stmia.w	r3, {r0, r1}
} //fin get_datosDHT()
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	20000190 	.word	0x20000190

08000d7c <update_ldr>:


void update_ldr (void){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	lecturaLDR = HAL_ADC_GetValue(hadc);
 8000d80:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <update_ldr+0x18>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f001 fc1b 	bl	80025c0 <HAL_ADC_GetValue>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	4a02      	ldr	r2, [pc, #8]	; (8000d98 <update_ldr+0x1c>)
 8000d8e:	6013      	str	r3, [r2, #0]
} //fin if update_ldr()
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000180 	.word	0x20000180
 8000d98:	2000017c 	.word	0x2000017c

08000d9c <get_ldr>:


uint32_t get_ldr (void){
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
	return lecturaLDR;
 8000da0:	4b02      	ldr	r3, [pc, #8]	; (8000dac <get_ldr+0x10>)
 8000da2:	681b      	ldr	r3, [r3, #0]
} //fin get_ldr()
 8000da4:	4618      	mov	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr
 8000dac:	2000017c 	.word	0x2000017c

08000db0 <get_umbralLDR>:


uint32_t get_umbralLDR (uint8_t u){
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
	if (u != 0) return umbralMaxLDR;
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d002      	beq.n	8000dc6 <get_umbralLDR+0x16>
 8000dc0:	4b04      	ldr	r3, [pc, #16]	; (8000dd4 <get_umbralLDR+0x24>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	e001      	b.n	8000dca <get_umbralLDR+0x1a>
	return umbralMinLDR;
 8000dc6:	4b04      	ldr	r3, [pc, #16]	; (8000dd8 <get_umbralLDR+0x28>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
} //fin get_umbralLDR
 8000dca:	4618      	mov	r0, r3
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc80      	pop	{r7}
 8000dd2:	4770      	bx	lr
 8000dd4:	20000184 	.word	0x20000184
 8000dd8:	20000188 	.word	0x20000188

08000ddc <set_umbralLDR>:


void set_umbralLDR (uint8_t u){
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	71fb      	strb	r3, [r7, #7]
	if (u != 0){
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d004      	beq.n	8000df6 <set_umbralLDR+0x1a>
		umbralMaxLDR = lecturaLDR;
 8000dec:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <set_umbralLDR+0x2c>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a06      	ldr	r2, [pc, #24]	; (8000e0c <set_umbralLDR+0x30>)
 8000df2:	6013      	str	r3, [r2, #0]
		return;
 8000df4:	e003      	b.n	8000dfe <set_umbralLDR+0x22>
	}

	umbralMinLDR = lecturaLDR;
 8000df6:	4b04      	ldr	r3, [pc, #16]	; (8000e08 <set_umbralLDR+0x2c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a05      	ldr	r2, [pc, #20]	; (8000e10 <set_umbralLDR+0x34>)
 8000dfc:	6013      	str	r3, [r2, #0]
} //fin set_umbralLDR
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bc80      	pop	{r7}
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	2000017c 	.word	0x2000017c
 8000e0c:	20000184 	.word	0x20000184
 8000e10:	20000188 	.word	0x20000188

08000e14 <set_modoLuz>:


void set_modoLuz (uint8_t val){
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]
	modoAuto = val;
 8000e1e:	4a09      	ldr	r2, [pc, #36]	; (8000e44 <set_modoLuz+0x30>)
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	7013      	strb	r3, [r2, #0]
	setOutput(OUT_MODO, !modoAuto); //LOGICA NEGATIVA
 8000e24:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <set_modoLuz+0x30>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	bf0c      	ite	eq
 8000e2c:	2301      	moveq	r3, #1
 8000e2e:	2300      	movne	r3, #0
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	4619      	mov	r1, r3
 8000e34:	2001      	movs	r0, #1
 8000e36:	f7ff fe05 	bl	8000a44 <setOutput>
} //fin set_modoLuz()
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	2000018c 	.word	0x2000018c

08000e48 <check_luzAuto>:

uint8_t get_modoLuz (void){
	return modoAuto;
} //fin get_modoLuz()

void check_luzAuto (void){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
	switch (modoAuto) {
 8000e4c:	4b43      	ldr	r3, [pc, #268]	; (8000f5c <check_luzAuto+0x114>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d002      	beq.n	8000e5a <check_luzAuto+0x12>
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d02e      	beq.n	8000eb6 <check_luzAuto+0x6e>
				default:
				break;
			} //fin switch estadoRele
		break;
		default:
		break;
 8000e58:	e07d      	b.n	8000f56 <check_luzAuto+0x10e>
			if (getStatBoton(IN_MODO) == FALL){
 8000e5a:	2005      	movs	r0, #5
 8000e5c:	f7ff fdb4 	bl	80009c8 <getStatBoton>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d103      	bne.n	8000e6e <check_luzAuto+0x26>
				set_modoLuz(1);
 8000e66:	2001      	movs	r0, #1
 8000e68:	f7ff ffd4 	bl	8000e14 <set_modoLuz>
				break;
 8000e6c:	e073      	b.n	8000f56 <check_luzAuto+0x10e>
			if (getStatBoton(IN_LUZ) == FALL){
 8000e6e:	2004      	movs	r0, #4
 8000e70:	f7ff fdaa 	bl	80009c8 <getStatBoton>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d16c      	bne.n	8000f54 <check_luzAuto+0x10c>
				estadoRele = !estadoRele;
 8000e7a:	4b39      	ldr	r3, [pc, #228]	; (8000f60 <check_luzAuto+0x118>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	bf0c      	ite	eq
 8000e82:	2301      	moveq	r3, #1
 8000e84:	2300      	movne	r3, #0
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	461a      	mov	r2, r3
 8000e8a:	4b35      	ldr	r3, [pc, #212]	; (8000f60 <check_luzAuto+0x118>)
 8000e8c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, estadoRele);
 8000e8e:	4b34      	ldr	r3, [pc, #208]	; (8000f60 <check_luzAuto+0x118>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	461a      	mov	r2, r3
 8000e94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e98:	4832      	ldr	r0, [pc, #200]	; (8000f64 <check_luzAuto+0x11c>)
 8000e9a:	f001 ffee 	bl	8002e7a <HAL_GPIO_WritePin>
				setOutput(OUT_LUZ, !estadoRele); //LOGICA NEGATIVA
 8000e9e:	4b30      	ldr	r3, [pc, #192]	; (8000f60 <check_luzAuto+0x118>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	bf0c      	ite	eq
 8000ea6:	2301      	moveq	r3, #1
 8000ea8:	2300      	movne	r3, #0
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	4619      	mov	r1, r3
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f7ff fdc8 	bl	8000a44 <setOutput>
		break;
 8000eb4:	e04e      	b.n	8000f54 <check_luzAuto+0x10c>
			if (getStatBoton(IN_MODO) == FALL){
 8000eb6:	2005      	movs	r0, #5
 8000eb8:	f7ff fd86 	bl	80009c8 <getStatBoton>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d103      	bne.n	8000eca <check_luzAuto+0x82>
				set_modoLuz(0);
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	f7ff ffa6 	bl	8000e14 <set_modoLuz>
				break;
 8000ec8:	e045      	b.n	8000f56 <check_luzAuto+0x10e>
			switch (estadoRele){
 8000eca:	4b25      	ldr	r3, [pc, #148]	; (8000f60 <check_luzAuto+0x118>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d002      	beq.n	8000ed8 <check_luzAuto+0x90>
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d01d      	beq.n	8000f12 <check_luzAuto+0xca>
				break;
 8000ed6:	e03c      	b.n	8000f52 <check_luzAuto+0x10a>
					if (lecturaLDR < umbralMinLDR){
 8000ed8:	4b23      	ldr	r3, [pc, #140]	; (8000f68 <check_luzAuto+0x120>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b23      	ldr	r3, [pc, #140]	; (8000f6c <check_luzAuto+0x124>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d233      	bcs.n	8000f4c <check_luzAuto+0x104>
						estadoRele = 1;
 8000ee4:	4b1e      	ldr	r3, [pc, #120]	; (8000f60 <check_luzAuto+0x118>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, estadoRele);
 8000eea:	4b1d      	ldr	r3, [pc, #116]	; (8000f60 <check_luzAuto+0x118>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ef4:	481b      	ldr	r0, [pc, #108]	; (8000f64 <check_luzAuto+0x11c>)
 8000ef6:	f001 ffc0 	bl	8002e7a <HAL_GPIO_WritePin>
						setOutput(OUT_LUZ, !estadoRele); //LOGICA NEGATIVA
 8000efa:	4b19      	ldr	r3, [pc, #100]	; (8000f60 <check_luzAuto+0x118>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	bf0c      	ite	eq
 8000f02:	2301      	moveq	r3, #1
 8000f04:	2300      	movne	r3, #0
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	4619      	mov	r1, r3
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f7ff fd9a 	bl	8000a44 <setOutput>
						break;
 8000f10:	e01f      	b.n	8000f52 <check_luzAuto+0x10a>
					if (lecturaLDR > umbralMaxLDR){
 8000f12:	4b15      	ldr	r3, [pc, #84]	; (8000f68 <check_luzAuto+0x120>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	4b16      	ldr	r3, [pc, #88]	; (8000f70 <check_luzAuto+0x128>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d918      	bls.n	8000f50 <check_luzAuto+0x108>
						estadoRele = 0;
 8000f1e:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <check_luzAuto+0x118>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, estadoRele);
 8000f24:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <check_luzAuto+0x118>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	461a      	mov	r2, r3
 8000f2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f2e:	480d      	ldr	r0, [pc, #52]	; (8000f64 <check_luzAuto+0x11c>)
 8000f30:	f001 ffa3 	bl	8002e7a <HAL_GPIO_WritePin>
						setOutput(OUT_LUZ, !estadoRele); //LOGICA NEGATIVA
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <check_luzAuto+0x118>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	bf0c      	ite	eq
 8000f3c:	2301      	moveq	r3, #1
 8000f3e:	2300      	movne	r3, #0
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	4619      	mov	r1, r3
 8000f44:	2000      	movs	r0, #0
 8000f46:	f7ff fd7d 	bl	8000a44 <setOutput>
						break;
 8000f4a:	e002      	b.n	8000f52 <check_luzAuto+0x10a>
				break;
 8000f4c:	bf00      	nop
 8000f4e:	e002      	b.n	8000f56 <check_luzAuto+0x10e>
				break;
 8000f50:	bf00      	nop
		break;
 8000f52:	e000      	b.n	8000f56 <check_luzAuto+0x10e>
		break;
 8000f54:	bf00      	nop
	} //fin switch modoAuto
} //fin check_luzAuto
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	2000018c 	.word	0x2000018c
 8000f60:	2000018d 	.word	0x2000018d
 8000f64:	40010c00 	.word	0x40010c00
 8000f68:	2000017c 	.word	0x2000017c
 8000f6c:	20000188 	.word	0x20000188
 8000f70:	20000184 	.word	0x20000184

08000f74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	f107 0310 	add.w	r3, r7, #16
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f88:	4b2e      	ldr	r3, [pc, #184]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	4a2d      	ldr	r2, [pc, #180]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000f8e:	f043 0310 	orr.w	r3, r3, #16
 8000f92:	6193      	str	r3, [r2, #24]
 8000f94:	4b2b      	ldr	r3, [pc, #172]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	f003 0310 	and.w	r3, r3, #16
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa0:	4b28      	ldr	r3, [pc, #160]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	4a27      	ldr	r2, [pc, #156]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000fa6:	f043 0320 	orr.w	r3, r3, #32
 8000faa:	6193      	str	r3, [r2, #24]
 8000fac:	4b25      	ldr	r3, [pc, #148]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	f003 0320 	and.w	r3, r3, #32
 8000fb4:	60bb      	str	r3, [r7, #8]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb8:	4b22      	ldr	r3, [pc, #136]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	4a21      	ldr	r2, [pc, #132]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000fbe:	f043 0304 	orr.w	r3, r3, #4
 8000fc2:	6193      	str	r3, [r2, #24]
 8000fc4:	4b1f      	ldr	r3, [pc, #124]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	f003 0304 	and.w	r3, r3, #4
 8000fcc:	607b      	str	r3, [r7, #4]
 8000fce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd0:	4b1c      	ldr	r3, [pc, #112]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	4a1b      	ldr	r2, [pc, #108]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000fd6:	f043 0308 	orr.w	r3, r3, #8
 8000fda:	6193      	str	r3, [r2, #24]
 8000fdc:	4b19      	ldr	r3, [pc, #100]	; (8001044 <MX_GPIO_Init+0xd0>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	f003 0308 	and.w	r3, r3, #8
 8000fe4:	603b      	str	r3, [r7, #0]
 8000fe6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fee:	4816      	ldr	r0, [pc, #88]	; (8001048 <MX_GPIO_Init+0xd4>)
 8000ff0:	f001 ff43 	bl	8002e7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_rele_GPIO_Port, OUT_rele_Pin, GPIO_PIN_RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ffa:	4814      	ldr	r0, [pc, #80]	; (800104c <MX_GPIO_Init+0xd8>)
 8000ffc:	f001 ff3d 	bl	8002e7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001000:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001004:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001006:	2301      	movs	r3, #1
 8001008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2302      	movs	r3, #2
 8001010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001012:	f107 0310 	add.w	r3, r7, #16
 8001016:	4619      	mov	r1, r3
 8001018:	480b      	ldr	r0, [pc, #44]	; (8001048 <MX_GPIO_Init+0xd4>)
 800101a:	f001 fd93 	bl	8002b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_rele_Pin;
 800101e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001022:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001024:	2301      	movs	r3, #1
 8001026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102c:	2302      	movs	r3, #2
 800102e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_rele_GPIO_Port, &GPIO_InitStruct);
 8001030:	f107 0310 	add.w	r3, r7, #16
 8001034:	4619      	mov	r1, r3
 8001036:	4805      	ldr	r0, [pc, #20]	; (800104c <MX_GPIO_Init+0xd8>)
 8001038:	f001 fd84 	bl	8002b44 <HAL_GPIO_Init>

}
 800103c:	bf00      	nop
 800103e:	3720      	adds	r7, #32
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40021000 	.word	0x40021000
 8001048:	40011000 	.word	0x40011000
 800104c:	40010c00 	.word	0x40010c00

08001050 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001054:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <MX_I2C1_Init+0x50>)
 8001056:	4a13      	ldr	r2, [pc, #76]	; (80010a4 <MX_I2C1_Init+0x54>)
 8001058:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800105a:	4b11      	ldr	r3, [pc, #68]	; (80010a0 <MX_I2C1_Init+0x50>)
 800105c:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <MX_I2C1_Init+0x58>)
 800105e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001060:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <MX_I2C1_Init+0x50>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001066:	4b0e      	ldr	r3, [pc, #56]	; (80010a0 <MX_I2C1_Init+0x50>)
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800106c:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <MX_I2C1_Init+0x50>)
 800106e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001072:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001074:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <MX_I2C1_Init+0x50>)
 8001076:	2200      	movs	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800107a:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <MX_I2C1_Init+0x50>)
 800107c:	2200      	movs	r2, #0
 800107e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001080:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <MX_I2C1_Init+0x50>)
 8001082:	2200      	movs	r2, #0
 8001084:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <MX_I2C1_Init+0x50>)
 8001088:	2200      	movs	r2, #0
 800108a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800108c:	4804      	ldr	r0, [pc, #16]	; (80010a0 <MX_I2C1_Init+0x50>)
 800108e:	f001 ff0d 	bl	8002eac <HAL_I2C_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001098:	f000 fa82 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000198 	.word	0x20000198
 80010a4:	40005400 	.word	0x40005400
 80010a8:	00061a80 	.word	0x00061a80

080010ac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a15      	ldr	r2, [pc, #84]	; (800111c <HAL_I2C_MspInit+0x70>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d123      	bne.n	8001114 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010cc:	4b14      	ldr	r3, [pc, #80]	; (8001120 <HAL_I2C_MspInit+0x74>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	4a13      	ldr	r2, [pc, #76]	; (8001120 <HAL_I2C_MspInit+0x74>)
 80010d2:	f043 0308 	orr.w	r3, r3, #8
 80010d6:	6193      	str	r3, [r2, #24]
 80010d8:	4b11      	ldr	r3, [pc, #68]	; (8001120 <HAL_I2C_MspInit+0x74>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	f003 0308 	and.w	r3, r3, #8
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010e4:	23c0      	movs	r3, #192	; 0xc0
 80010e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010e8:	2312      	movs	r3, #18
 80010ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ec:	2303      	movs	r3, #3
 80010ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f0:	f107 0310 	add.w	r3, r7, #16
 80010f4:	4619      	mov	r1, r3
 80010f6:	480b      	ldr	r0, [pc, #44]	; (8001124 <HAL_I2C_MspInit+0x78>)
 80010f8:	f001 fd24 	bl	8002b44 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010fc:	4b08      	ldr	r3, [pc, #32]	; (8001120 <HAL_I2C_MspInit+0x74>)
 80010fe:	69db      	ldr	r3, [r3, #28]
 8001100:	4a07      	ldr	r2, [pc, #28]	; (8001120 <HAL_I2C_MspInit+0x74>)
 8001102:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001106:	61d3      	str	r3, [r2, #28]
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <HAL_I2C_MspInit+0x74>)
 800110a:	69db      	ldr	r3, [r3, #28]
 800110c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001110:	60bb      	str	r3, [r7, #8]
 8001112:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001114:	bf00      	nop
 8001116:	3720      	adds	r7, #32
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40005400 	.word	0x40005400
 8001120:	40021000 	.word	0x40021000
 8001124:	40010c00 	.word	0x40010c00

08001128 <lcd_send_cmd>:

I2C_HandleTypeDef* i2c_handler;  // change your handler here accordingly
uint8_t SLAVE_ADDRESS_LCD; //(0x3F)<<1 // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af02      	add	r7, sp, #8
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	f023 030f 	bic.w	r3, r3, #15
 8001138:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	011b      	lsls	r3, r3, #4
 800113e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	f043 030c 	orr.w	r3, r3, #12
 8001146:	b2db      	uxtb	r3, r3
 8001148:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	f043 0308 	orr.w	r3, r3, #8
 8001150:	b2db      	uxtb	r3, r3
 8001152:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001154:	7bbb      	ldrb	r3, [r7, #14]
 8001156:	f043 030c 	orr.w	r3, r3, #12
 800115a:	b2db      	uxtb	r3, r3
 800115c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800115e:	7bbb      	ldrb	r3, [r7, #14]
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	b2db      	uxtb	r3, r3
 8001166:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (i2c_handler, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001168:	4b07      	ldr	r3, [pc, #28]	; (8001188 <lcd_send_cmd+0x60>)
 800116a:	6818      	ldr	r0, [r3, #0]
 800116c:	4b07      	ldr	r3, [pc, #28]	; (800118c <lcd_send_cmd+0x64>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	b299      	uxth	r1, r3
 8001172:	f107 0208 	add.w	r2, r7, #8
 8001176:	2364      	movs	r3, #100	; 0x64
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2304      	movs	r3, #4
 800117c:	f001 ffca 	bl	8003114 <HAL_I2C_Master_Transmit>
}
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200001ec 	.word	0x200001ec
 800118c:	200001f0 	.word	0x200001f0

08001190 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af02      	add	r7, sp, #8
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	f023 030f 	bic.w	r3, r3, #15
 80011a0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	011b      	lsls	r3, r3, #4
 80011a6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
 80011aa:	f043 030d 	orr.w	r3, r3, #13
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80011b2:	7bfb      	ldrb	r3, [r7, #15]
 80011b4:	f043 0309 	orr.w	r3, r3, #9
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80011bc:	7bbb      	ldrb	r3, [r7, #14]
 80011be:	f043 030d 	orr.w	r3, r3, #13
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80011c6:	7bbb      	ldrb	r3, [r7, #14]
 80011c8:	f043 0309 	orr.w	r3, r3, #9
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (i2c_handler, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80011d0:	4b07      	ldr	r3, [pc, #28]	; (80011f0 <lcd_send_data+0x60>)
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <lcd_send_data+0x64>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	b299      	uxth	r1, r3
 80011da:	f107 0208 	add.w	r2, r7, #8
 80011de:	2364      	movs	r3, #100	; 0x64
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2304      	movs	r3, #4
 80011e4:	f001 ff96 	bl	8003114 <HAL_I2C_Master_Transmit>
}
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200001ec 	.word	0x200001ec
 80011f4:	200001f0 	.word	0x200001f0

080011f8 <lcd_clear>:

void lcd_clear (void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 80011fe:	2080      	movs	r0, #128	; 0x80
 8001200:	f7ff ff92 	bl	8001128 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001204:	2300      	movs	r3, #0
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	e005      	b.n	8001216 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800120a:	2020      	movs	r0, #32
 800120c:	f7ff ffc0 	bl	8001190 <lcd_send_data>
	for (int i=0; i<70; i++)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3301      	adds	r3, #1
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2b45      	cmp	r3, #69	; 0x45
 800121a:	ddf6      	ble.n	800120a <lcd_clear+0x12>
	}
}
 800121c:	bf00      	nop
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <lcd_put_cur>:

void lcd_put_cur(int x, int y)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
    switch (y){
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	2b03      	cmp	r3, #3
 8001236:	d82b      	bhi.n	8001290 <lcd_put_cur+0x68>
 8001238:	a201      	add	r2, pc, #4	; (adr r2, 8001240 <lcd_put_cur+0x18>)
 800123a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800123e:	bf00      	nop
 8001240:	08001251 	.word	0x08001251
 8001244:	08001261 	.word	0x08001261
 8001248:	08001271 	.word	0x08001271
 800124c:	08001281 	.word	0x08001281
    	case 0:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE1 + x);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	b2db      	uxtb	r3, r3
 8001254:	3b80      	subs	r3, #128	; 0x80
 8001256:	b2db      	uxtb	r3, r3
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ff65 	bl	8001128 <lcd_send_cmd>
    	break;
 800125e:	e017      	b.n	8001290 <lcd_put_cur+0x68>
    	case 1:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE2 + x);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	3b40      	subs	r3, #64	; 0x40
 8001266:	b2db      	uxtb	r3, r3
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ff5d 	bl	8001128 <lcd_send_cmd>
    	break;
 800126e:	e00f      	b.n	8001290 <lcd_put_cur+0x68>
    	case 2:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE3 + x);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	b2db      	uxtb	r3, r3
 8001274:	3b6c      	subs	r3, #108	; 0x6c
 8001276:	b2db      	uxtb	r3, r3
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff55 	bl	8001128 <lcd_send_cmd>
    	break;
 800127e:	e007      	b.n	8001290 <lcd_put_cur+0x68>
    	case 3:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE4 + x);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	3b2c      	subs	r3, #44	; 0x2c
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff4d 	bl	8001128 <lcd_send_cmd>
    	break;
 800128e:	bf00      	nop
    }
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <lcd_init>:


void lcd_init (I2C_HandleTypeDef* hi2c, uint8_t i2c_address)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	460b      	mov	r3, r1
 80012a2:	70fb      	strb	r3, [r7, #3]
	i2c_handler = hi2c; //set the i2c handler struct.
 80012a4:	4a22      	ldr	r2, [pc, #136]	; (8001330 <lcd_init+0x98>)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6013      	str	r3, [r2, #0]
	SLAVE_ADDRESS_LCD = (i2c_address << 1); //set the lcd i2c address (left alignment).
 80012aa:	78fb      	ldrb	r3, [r7, #3]
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	4b20      	ldr	r3, [pc, #128]	; (8001334 <lcd_init+0x9c>)
 80012b2:	701a      	strb	r2, [r3, #0]

	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80012b4:	2032      	movs	r0, #50	; 0x32
 80012b6:	f001 f887 	bl	80023c8 <HAL_Delay>
	lcd_send_cmd (0x30);
 80012ba:	2030      	movs	r0, #48	; 0x30
 80012bc:	f7ff ff34 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80012c0:	2005      	movs	r0, #5
 80012c2:	f001 f881 	bl	80023c8 <HAL_Delay>
	lcd_send_cmd (0x30);
 80012c6:	2030      	movs	r0, #48	; 0x30
 80012c8:	f7ff ff2e 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80012cc:	2001      	movs	r0, #1
 80012ce:	f001 f87b 	bl	80023c8 <HAL_Delay>
	lcd_send_cmd (0x30);
 80012d2:	2030      	movs	r0, #48	; 0x30
 80012d4:	f7ff ff28 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(10);
 80012d8:	200a      	movs	r0, #10
 80012da:	f001 f875 	bl	80023c8 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80012de:	2020      	movs	r0, #32
 80012e0:	f7ff ff22 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(10);
 80012e4:	200a      	movs	r0, #10
 80012e6:	f001 f86f 	bl	80023c8 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80012ea:	2028      	movs	r0, #40	; 0x28
 80012ec:	f7ff ff1c 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);
 80012f0:	2001      	movs	r0, #1
 80012f2:	f001 f869 	bl	80023c8 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80012f6:	2008      	movs	r0, #8
 80012f8:	f7ff ff16 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);
 80012fc:	2001      	movs	r0, #1
 80012fe:	f001 f863 	bl	80023c8 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001302:	2001      	movs	r0, #1
 8001304:	f7ff ff10 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);
 8001308:	2001      	movs	r0, #1
 800130a:	f001 f85d 	bl	80023c8 <HAL_Delay>
	HAL_Delay(1);
 800130e:	2001      	movs	r0, #1
 8001310:	f001 f85a 	bl	80023c8 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001314:	2006      	movs	r0, #6
 8001316:	f7ff ff07 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);
 800131a:	2001      	movs	r0, #1
 800131c:	f001 f854 	bl	80023c8 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001320:	200c      	movs	r0, #12
 8001322:	f7ff ff01 	bl	8001128 <lcd_send_cmd>
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200001ec 	.word	0x200001ec
 8001334:	200001f0 	.word	0x200001f0

08001338 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001340:	e006      	b.n	8001350 <lcd_send_string+0x18>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	1c5a      	adds	r2, r3, #1
 8001346:	607a      	str	r2, [r7, #4]
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff ff20 	bl	8001190 <lcd_send_data>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d1f4      	bne.n	8001342 <lcd_send_string+0xa>
}
 8001358:	bf00      	nop
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <lcd_CustomChar_create>:


void lcd_CustomChar_create(uint8_t location, uint8_t charmap[]) {
 8001362:	b580      	push	{r7, lr}
 8001364:	b084      	sub	sp, #16
 8001366:	af00      	add	r7, sp, #0
 8001368:	4603      	mov	r3, r0
 800136a:	6039      	str	r1, [r7, #0]
 800136c:	71fb      	strb	r3, [r7, #7]
	location <<= 3;
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	00db      	lsls	r3, r3, #3
 8001372:	71fb      	strb	r3, [r7, #7]

	lcd_send_cmd (0x40 | (location & 0x38) );
 8001374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001378:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800137c:	b25b      	sxtb	r3, r3
 800137e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001382:	b25b      	sxtb	r3, r3
 8001384:	b2db      	uxtb	r3, r3
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff fece 	bl	8001128 <lcd_send_cmd>
	for (int i=0; i<8; i++) {
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	e009      	b.n	80013a6 <lcd_CustomChar_create+0x44>
		lcd_send_data(charmap[i]);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	4413      	add	r3, r2
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fef8 	bl	8001190 <lcd_send_data>
	for (int i=0; i<8; i++) {
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	3301      	adds	r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	2b07      	cmp	r3, #7
 80013aa:	ddf2      	ble.n	8001392 <lcd_CustomChar_create+0x30>
	}
} //fin lcd_CustomChar_create ()
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013be:	f000 ffa1 	bl	8002304 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c2:	f000 f87d 	bl	80014c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c6:	f7ff fdd5 	bl	8000f74 <MX_GPIO_Init>
  MX_ADC1_Init();
 80013ca:	f7ff fbbd 	bl	8000b48 <MX_ADC1_Init>
  MX_ADC2_Init();
 80013ce:	f7ff fbf9 	bl	8000bc4 <MX_ADC2_Init>
  MX_I2C1_Init();
 80013d2:	f7ff fe3d 	bl	8001050 <MX_I2C1_Init>
  MX_SPI1_Init();
 80013d6:	f000 fd27 	bl	8001e28 <MX_SPI1_Init>
  MX_TIM2_Init();
 80013da:	f000 fe7d 	bl	80020d8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80013de:	f000 feed 	bl	80021bc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_I2C_Init(&hi2c1);
  HAL_TIM_Base_Start_IT(&htim2);
 80013e2:	4831      	ldr	r0, [pc, #196]	; (80014a8 <main+0xf0>)
 80013e4:	f003 fb4e 	bl	8004a84 <HAL_TIM_Base_Start_IT>
//  HAL_ADC_Start(&hadc1);

  HAL_StatusTypeDef i2c_status;

  for (uint8_t i = 0; i < 128; i++){
 80013e8:	2300      	movs	r3, #0
 80013ea:	71fb      	strb	r3, [r7, #7]
 80013ec:	e011      	b.n	8001412 <main+0x5a>
	  i2c_status = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 1, 10);
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	b299      	uxth	r1, r3
 80013f6:	230a      	movs	r3, #10
 80013f8:	2201      	movs	r2, #1
 80013fa:	482c      	ldr	r0, [pc, #176]	; (80014ac <main+0xf4>)
 80013fc:	f002 f9bc 	bl	8003778 <HAL_I2C_IsDeviceReady>
 8001400:	4603      	mov	r3, r0
 8001402:	71bb      	strb	r3, [r7, #6]
	  if(i2c_status == HAL_OK){
 8001404:	79bb      	ldrb	r3, [r7, #6]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d100      	bne.n	800140c <main+0x54>
		  __NOP();
 800140a:	bf00      	nop
  for (uint8_t i = 0; i < 128; i++){
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	3301      	adds	r3, #1
 8001410:	71fb      	strb	r3, [r7, #7]
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	2b00      	cmp	r3, #0
 8001418:	dae9      	bge.n	80013ee <main+0x36>
	  }
  }

  lcd_init(&hi2c1, 0x27);
 800141a:	2127      	movs	r1, #39	; 0x27
 800141c:	4823      	ldr	r0, [pc, #140]	; (80014ac <main+0xf4>)
 800141e:	f7ff ff3b 	bl	8001298 <lcd_init>
  init_botonera(&hi2c1, 0x20);
 8001422:	2120      	movs	r1, #32
 8001424:	4821      	ldr	r0, [pc, #132]	; (80014ac <main+0xf4>)
 8001426:	f7ff fa63 	bl	80008f0 <init_botonera>
  init_sensores(&hadc1);
 800142a:	4821      	ldr	r0, [pc, #132]	; (80014b0 <main+0xf8>)
 800142c:	f7ff fc6e 	bl	8000d0c <init_sensores>
  set_modoLuz(0);
 8001430:	2000      	movs	r0, #0
 8001432:	f7ff fcef 	bl	8000e14 <set_modoLuz>
  start_menu(0);
 8001436:	2000      	movs	r0, #0
 8001438:	f000 f8b8 	bl	80015ac <start_menu>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag_tim2 != 0){
 800143c:	4b1d      	ldr	r3, [pc, #116]	; (80014b4 <main+0xfc>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d02a      	beq.n	800149a <main+0xe2>

		  if (periodo_IOport != 0){
 8001444:	4b1c      	ldr	r3, [pc, #112]	; (80014b8 <main+0x100>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d006      	beq.n	800145a <main+0xa2>
			  periodo_IOport--;
 800144c:	4b1a      	ldr	r3, [pc, #104]	; (80014b8 <main+0x100>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	3b01      	subs	r3, #1
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b18      	ldr	r3, [pc, #96]	; (80014b8 <main+0x100>)
 8001456:	701a      	strb	r2, [r3, #0]
 8001458:	e006      	b.n	8001468 <main+0xb0>
		  }else{
			  lecturaTeclas(); //cada 20 ms.
 800145a:	f7ff fa75 	bl	8000948 <lecturaTeclas>
			  update_outputs(); //cada 20 ms.
 800145e:	f7ff fb1f 	bl	8000aa0 <update_outputs>
			  periodo_IOport = 1;
 8001462:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <main+0x100>)
 8001464:	2201      	movs	r2, #1
 8001466:	701a      	strb	r2, [r3, #0]
		  } //fin if periodo_IOport

		  if (periodo_temp != 0){
 8001468:	4b14      	ldr	r3, [pc, #80]	; (80014bc <main+0x104>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d006      	beq.n	800147e <main+0xc6>
			  periodo_temp--;
 8001470:	4b12      	ldr	r3, [pc, #72]	; (80014bc <main+0x104>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	3b01      	subs	r3, #1
 8001476:	b2da      	uxtb	r2, r3
 8001478:	4b10      	ldr	r3, [pc, #64]	; (80014bc <main+0x104>)
 800147a:	701a      	strb	r2, [r3, #0]
 800147c:	e008      	b.n	8001490 <main+0xd8>
		  }else{
			  update_DHT();
 800147e:	f7ff fc53 	bl	8000d28 <update_DHT>
			  update_ldr();
 8001482:	f7ff fc7b 	bl	8000d7c <update_ldr>
			  refresh_infoDHT();
 8001486:	f000 fcc3 	bl	8001e10 <refresh_infoDHT>
			  periodo_temp = 99;
 800148a:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <main+0x104>)
 800148c:	2263      	movs	r2, #99	; 0x63
 800148e:	701a      	strb	r2, [r3, #0]
		  }

		  timeoutMenu();
 8001490:	f000 f8bc 	bl	800160c <timeoutMenu>

		  flag_tim2 = 0;
 8001494:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <main+0xfc>)
 8001496:	2200      	movs	r2, #0
 8001498:	701a      	strb	r2, [r3, #0]
	  } //fin if flag_tim2

	  check_menu();
 800149a:	f000 f8ad 	bl	80015f8 <check_menu>
	  check_luzAuto();
 800149e:	f7ff fcd3 	bl	8000e48 <check_luzAuto>
	  update_teclas();
 80014a2:	f7ff fa65 	bl	8000970 <update_teclas>
	  if (flag_tim2 != 0){
 80014a6:	e7c9      	b.n	800143c <main+0x84>
 80014a8:	20000298 	.word	0x20000298
 80014ac:	20000198 	.word	0x20000198
 80014b0:	2000011c 	.word	0x2000011c
 80014b4:	200001f1 	.word	0x200001f1
 80014b8:	20000018 	.word	0x20000018
 80014bc:	20000019 	.word	0x20000019

080014c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b094      	sub	sp, #80	; 0x50
 80014c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ca:	2228      	movs	r2, #40	; 0x28
 80014cc:	2100      	movs	r1, #0
 80014ce:	4618      	mov	r0, r3
 80014d0:	f004 f9c0 	bl	8005854 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014f0:	2301      	movs	r3, #1
 80014f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014fa:	2300      	movs	r3, #0
 80014fc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014fe:	2301      	movs	r3, #1
 8001500:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001502:	2302      	movs	r3, #2
 8001504:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001506:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800150a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800150c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001510:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001512:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001516:	4618      	mov	r0, r3
 8001518:	f002 fd58 	bl	8003fcc <HAL_RCC_OscConfig>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001522:	f000 f83d 	bl	80015a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001526:	230f      	movs	r3, #15
 8001528:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800152a:	2302      	movs	r3, #2
 800152c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152e:	2300      	movs	r3, #0
 8001530:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001532:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001536:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001538:	2300      	movs	r3, #0
 800153a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	2102      	movs	r1, #2
 8001542:	4618      	mov	r0, r3
 8001544:	f002 ffc4 	bl	80044d0 <HAL_RCC_ClockConfig>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800154e:	f000 f827 	bl	80015a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001552:	2302      	movs	r3, #2
 8001554:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001556:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800155a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	4618      	mov	r0, r3
 8001560:	f003 f94e 	bl	8004800 <HAL_RCCEx_PeriphCLKConfig>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800156a:	f000 f819 	bl	80015a0 <Error_Handler>
  }
}
 800156e:	bf00      	nop
 8001570:	3750      	adds	r7, #80	; 0x50
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001588:	d102      	bne.n	8001590 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_tim2 = 1;
 800158a:	4b04      	ldr	r3, [pc, #16]	; (800159c <HAL_TIM_PeriodElapsedCallback+0x24>)
 800158c:	2201      	movs	r2, #1
 800158e:	701a      	strb	r2, [r3, #0]
	}
} //fin HAL_TIM_PeriodElapsedCallback()
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	200001f1 	.word	0x200001f1

080015a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80015a4:	b672      	cpsid	i
}
 80015a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a8:	e7fe      	b.n	80015a8 <Error_Handler+0x8>
	...

080015ac <start_menu>:
};

/////////////////////////////////////////
//         FUNCIONES PUBLICAS          //
/////////////////////////////////////////
void start_menu (uint8_t service){
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
	lcd_CustomChar_create(0, arriba);
 80015b6:	490b      	ldr	r1, [pc, #44]	; (80015e4 <start_menu+0x38>)
 80015b8:	2000      	movs	r0, #0
 80015ba:	f7ff fed2 	bl	8001362 <lcd_CustomChar_create>
	lcd_CustomChar_create(1, abajo);
 80015be:	490a      	ldr	r1, [pc, #40]	; (80015e8 <start_menu+0x3c>)
 80015c0:	2001      	movs	r0, #1
 80015c2:	f7ff fece 	bl	8001362 <lcd_CustomChar_create>
	lcd_CustomChar_create(2, grados);
 80015c6:	4909      	ldr	r1, [pc, #36]	; (80015ec <start_menu+0x40>)
 80015c8:	2002      	movs	r0, #2
 80015ca:	f7ff feca 	bl	8001362 <lcd_CustomChar_create>
	menuActual = &menu[MENU_INFO];
 80015ce:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <start_menu+0x44>)
 80015d0:	4a08      	ldr	r2, [pc, #32]	; (80015f4 <start_menu+0x48>)
 80015d2:	601a      	str	r2, [r3, #0]
	menuActual->inicia_menu();
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <start_menu+0x44>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	4798      	blx	r3
} //fin start_menu()
 80015dc:	bf00      	nop
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	2000001c 	.word	0x2000001c
 80015e8:	20000024 	.word	0x20000024
 80015ec:	2000002c 	.word	0x2000002c
 80015f0:	200001f4 	.word	0x200001f4
 80015f4:	20000034 	.word	0x20000034

080015f8 <check_menu>:


void check_menu (void){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
	menuActual->accion();
 80015fc:	4b02      	ldr	r3, [pc, #8]	; (8001608 <check_menu+0x10>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	4798      	blx	r3
} //fin check_menu()
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	200001f4 	.word	0x200001f4

0800160c <timeoutMenu>:


void timeoutMenu (void){
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
	timeOut_pantalla++;
 8001610:	4b04      	ldr	r3, [pc, #16]	; (8001624 <timeoutMenu+0x18>)
 8001612:	881b      	ldrh	r3, [r3, #0]
 8001614:	3301      	adds	r3, #1
 8001616:	b29a      	uxth	r2, r3
 8001618:	4b02      	ldr	r3, [pc, #8]	; (8001624 <timeoutMenu+0x18>)
 800161a:	801a      	strh	r2, [r3, #0]
} //fin timeoutMenu()
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr
 8001624:	2000022a 	.word	0x2000022a

08001628 <init_Info>:

/////////////////////////////////////////
//          INICIALIZADORES            //
/////////////////////////////////////////

void init_Info (void){
 8001628:	b590      	push	{r4, r7, lr}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0

	sensorDHT = get_datosDHT();
 800162e:	4c24      	ldr	r4, [pc, #144]	; (80016c0 <init_Info+0x98>)
 8001630:	463b      	mov	r3, r7
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff fb90 	bl	8000d58 <get_datosDHT>
 8001638:	4622      	mov	r2, r4
 800163a:	463b      	mov	r3, r7
 800163c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001640:	e882 0003 	stmia.w	r2, {r0, r1}
	temperatura = sensorDHT.temp;
 8001644:	4b1e      	ldr	r3, [pc, #120]	; (80016c0 <init_Info+0x98>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff41 	bl	80004d0 <__aeabi_f2iz>
 800164e:	4603      	mov	r3, r0
 8001650:	b25a      	sxtb	r2, r3
 8001652:	4b1c      	ldr	r3, [pc, #112]	; (80016c4 <init_Info+0x9c>)
 8001654:	701a      	strb	r2, [r3, #0]
	humedad = sensorDHT.hum;
 8001656:	4b1a      	ldr	r3, [pc, #104]	; (80016c0 <init_Info+0x98>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
 800165c:	f7fe ff38 	bl	80004d0 <__aeabi_f2iz>
 8001660:	4603      	mov	r3, r0
 8001662:	b25a      	sxtb	r2, r3
 8001664:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <init_Info+0xa0>)
 8001666:	701a      	strb	r2, [r3, #0]

	lcd_clear();
 8001668:	f7ff fdc6 	bl	80011f8 <lcd_clear>
	lcd_put_cur(0, 0);
 800166c:	2100      	movs	r1, #0
 800166e:	2000      	movs	r0, #0
 8001670:	f7ff fdda 	bl	8001228 <lcd_put_cur>
	sprintf(texto, "Temp: %02d C", temperatura);
 8001674:	4b13      	ldr	r3, [pc, #76]	; (80016c4 <init_Info+0x9c>)
 8001676:	f993 3000 	ldrsb.w	r3, [r3]
 800167a:	461a      	mov	r2, r3
 800167c:	4913      	ldr	r1, [pc, #76]	; (80016cc <init_Info+0xa4>)
 800167e:	4814      	ldr	r0, [pc, #80]	; (80016d0 <init_Info+0xa8>)
 8001680:	f004 f8f0 	bl	8005864 <siprintf>
	lcd_send_string(texto);
 8001684:	4812      	ldr	r0, [pc, #72]	; (80016d0 <init_Info+0xa8>)
 8001686:	f7ff fe57 	bl	8001338 <lcd_send_string>
	lcd_put_cur(8, 0);
 800168a:	2100      	movs	r1, #0
 800168c:	2008      	movs	r0, #8
 800168e:	f7ff fdcb 	bl	8001228 <lcd_put_cur>
	lcd_send_customChar(2); //grados
 8001692:	2002      	movs	r0, #2
 8001694:	f7ff fd7c 	bl	8001190 <lcd_send_data>
	lcd_put_cur(0, 1);
 8001698:	2101      	movs	r1, #1
 800169a:	2000      	movs	r0, #0
 800169c:	f7ff fdc4 	bl	8001228 <lcd_put_cur>
	sprintf(texto, "Humedad: %02d%%", humedad);
 80016a0:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <init_Info+0xa0>)
 80016a2:	f993 3000 	ldrsb.w	r3, [r3]
 80016a6:	461a      	mov	r2, r3
 80016a8:	490a      	ldr	r1, [pc, #40]	; (80016d4 <init_Info+0xac>)
 80016aa:	4809      	ldr	r0, [pc, #36]	; (80016d0 <init_Info+0xa8>)
 80016ac:	f004 f8da 	bl	8005864 <siprintf>
	lcd_send_string(texto);
 80016b0:	4807      	ldr	r0, [pc, #28]	; (80016d0 <init_Info+0xa8>)
 80016b2:	f7ff fe41 	bl	8001338 <lcd_send_string>
} //fin init_Info()
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd90      	pop	{r4, r7, pc}
 80016be:	bf00      	nop
 80016c0:	2000022c 	.word	0x2000022c
 80016c4:	20000234 	.word	0x20000234
 80016c8:	20000235 	.word	0x20000235
 80016cc:	08006180 	.word	0x08006180
 80016d0:	200001f8 	.word	0x200001f8
 80016d4:	08006190 	.word	0x08006190

080016d8 <init_Seleccion>:


void init_Seleccion (void){
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	lcd_clear();
 80016dc:	f7ff fd8c 	bl	80011f8 <lcd_clear>
	lcd_put_cur(6, 0);
 80016e0:	2100      	movs	r1, #0
 80016e2:	2006      	movs	r0, #6
 80016e4:	f7ff fda0 	bl	8001228 <lcd_put_cur>
	lcd_send_string("MENU");
 80016e8:	481b      	ldr	r0, [pc, #108]	; (8001758 <init_Seleccion+0x80>)
 80016ea:	f7ff fe25 	bl	8001338 <lcd_send_string>
	lcd_put_cur(0, 1);
 80016ee:	2101      	movs	r1, #1
 80016f0:	2000      	movs	r0, #0
 80016f2:	f7ff fd99 	bl	8001228 <lcd_put_cur>
	lcd_send_data(0x7F); //<-
 80016f6:	207f      	movs	r0, #127	; 0x7f
 80016f8:	f7ff fd4a 	bl	8001190 <lcd_send_data>
	switch (cursor){
 80016fc:	4b17      	ldr	r3, [pc, #92]	; (800175c <init_Seleccion+0x84>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b02      	cmp	r3, #2
 8001702:	d016      	beq.n	8001732 <init_Seleccion+0x5a>
 8001704:	2b02      	cmp	r3, #2
 8001706:	dc1c      	bgt.n	8001742 <init_Seleccion+0x6a>
 8001708:	2b00      	cmp	r3, #0
 800170a:	d002      	beq.n	8001712 <init_Seleccion+0x3a>
 800170c:	2b01      	cmp	r3, #1
 800170e:	d008      	beq.n	8001722 <init_Seleccion+0x4a>
		case 2:
			lcd_put_cur(2, 1);
			lcd_send_string("UMBRAL NOCHE");
		break;
		default:
		break;
 8001710:	e017      	b.n	8001742 <init_Seleccion+0x6a>
			lcd_put_cur(2, 1);
 8001712:	2101      	movs	r1, #1
 8001714:	2002      	movs	r0, #2
 8001716:	f7ff fd87 	bl	8001228 <lcd_put_cur>
			lcd_send_string("MODO DE LUZ");
 800171a:	4811      	ldr	r0, [pc, #68]	; (8001760 <init_Seleccion+0x88>)
 800171c:	f7ff fe0c 	bl	8001338 <lcd_send_string>
		break;
 8001720:	e010      	b.n	8001744 <init_Seleccion+0x6c>
			lcd_put_cur(3, 1);
 8001722:	2101      	movs	r1, #1
 8001724:	2003      	movs	r0, #3
 8001726:	f7ff fd7f 	bl	8001228 <lcd_put_cur>
			lcd_send_string("UMBRAL DIA");
 800172a:	480e      	ldr	r0, [pc, #56]	; (8001764 <init_Seleccion+0x8c>)
 800172c:	f7ff fe04 	bl	8001338 <lcd_send_string>
		break;
 8001730:	e008      	b.n	8001744 <init_Seleccion+0x6c>
			lcd_put_cur(2, 1);
 8001732:	2101      	movs	r1, #1
 8001734:	2002      	movs	r0, #2
 8001736:	f7ff fd77 	bl	8001228 <lcd_put_cur>
			lcd_send_string("UMBRAL NOCHE");
 800173a:	480b      	ldr	r0, [pc, #44]	; (8001768 <init_Seleccion+0x90>)
 800173c:	f7ff fdfc 	bl	8001338 <lcd_send_string>
		break;
 8001740:	e000      	b.n	8001744 <init_Seleccion+0x6c>
		break;
 8001742:	bf00      	nop
	} //fin switch cursor
	lcd_put_cur(15, 1);
 8001744:	2101      	movs	r1, #1
 8001746:	200f      	movs	r0, #15
 8001748:	f7ff fd6e 	bl	8001228 <lcd_put_cur>
	lcd_send_data(0x7E); //->
 800174c:	207e      	movs	r0, #126	; 0x7e
 800174e:	f7ff fd1f 	bl	8001190 <lcd_send_data>
} //fin init_Seleccion()
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	080061a0 	.word	0x080061a0
 800175c:	20000237 	.word	0x20000237
 8001760:	080061a8 	.word	0x080061a8
 8001764:	080061b4 	.word	0x080061b4
 8001768:	080061c0 	.word	0x080061c0

0800176c <init_ModoLuz>:


void init_ModoLuz (void){
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
	lcd_clear();
 8001770:	f7ff fd42 	bl	80011f8 <lcd_clear>
	lcd_put_cur(2, 0);
 8001774:	2100      	movs	r1, #0
 8001776:	2002      	movs	r0, #2
 8001778:	f7ff fd56 	bl	8001228 <lcd_put_cur>
	lcd_send_string("MODO DE LUZ");
 800177c:	4814      	ldr	r0, [pc, #80]	; (80017d0 <init_ModoLuz+0x64>)
 800177e:	f7ff fddb 	bl	8001338 <lcd_send_string>
	lcd_put_cur(2, 1);
 8001782:	2101      	movs	r1, #1
 8001784:	2002      	movs	r0, #2
 8001786:	f7ff fd4f 	bl	8001228 <lcd_put_cur>
	lcd_send_data(0x7F); //<-
 800178a:	207f      	movs	r0, #127	; 0x7f
 800178c:	f7ff fd00 	bl	8001190 <lcd_send_data>
	lcd_put_cur(7, 1);
 8001790:	2101      	movs	r1, #1
 8001792:	2007      	movs	r0, #7
 8001794:	f7ff fd48 	bl	8001228 <lcd_put_cur>
	aux_modoLuz = modoLuz;
 8001798:	4b0e      	ldr	r3, [pc, #56]	; (80017d4 <init_ModoLuz+0x68>)
 800179a:	781a      	ldrb	r2, [r3, #0]
 800179c:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <init_ModoLuz+0x6c>)
 800179e:	701a      	strb	r2, [r3, #0]
	switch (aux_modoLuz) {
 80017a0:	4b0d      	ldr	r3, [pc, #52]	; (80017d8 <init_ModoLuz+0x6c>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d002      	beq.n	80017ae <init_ModoLuz+0x42>
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d004      	beq.n	80017b6 <init_ModoLuz+0x4a>
		break;
		case 1:
			lcd_send_string("ON");
		break;
		default:
		break;
 80017ac:	e007      	b.n	80017be <init_ModoLuz+0x52>
			lcd_send_string("OFF");
 80017ae:	480b      	ldr	r0, [pc, #44]	; (80017dc <init_ModoLuz+0x70>)
 80017b0:	f7ff fdc2 	bl	8001338 <lcd_send_string>
		break;
 80017b4:	e003      	b.n	80017be <init_ModoLuz+0x52>
			lcd_send_string("ON");
 80017b6:	480a      	ldr	r0, [pc, #40]	; (80017e0 <init_ModoLuz+0x74>)
 80017b8:	f7ff fdbe 	bl	8001338 <lcd_send_string>
		break;
 80017bc:	bf00      	nop
	} //fin switch modoLuz
	lcd_put_cur(13, 1);
 80017be:	2101      	movs	r1, #1
 80017c0:	200d      	movs	r0, #13
 80017c2:	f7ff fd31 	bl	8001228 <lcd_put_cur>
	lcd_send_data(0x7E); //->
 80017c6:	207e      	movs	r0, #126	; 0x7e
 80017c8:	f7ff fce2 	bl	8001190 <lcd_send_data>
} //fin init_ModoLuz()
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	080061a8 	.word	0x080061a8
 80017d4:	20000238 	.word	0x20000238
 80017d8:	20000239 	.word	0x20000239
 80017dc:	080061d0 	.word	0x080061d0
 80017e0:	080061d4 	.word	0x080061d4

080017e4 <init_LdrPrende>:


void init_LdrPrende (void){
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	lcd_clear();
 80017e8:	f7ff fd06 	bl	80011f8 <lcd_clear>
	lcd_put_cur(0, 0);
 80017ec:	2100      	movs	r1, #0
 80017ee:	2000      	movs	r0, #0
 80017f0:	f7ff fd1a 	bl	8001228 <lcd_put_cur>
	lcd_send_string("    UMBRAL NOCHE    ");
 80017f4:	4818      	ldr	r0, [pc, #96]	; (8001858 <init_LdrPrende+0x74>)
 80017f6:	f7ff fd9f 	bl	8001338 <lcd_send_string>
	lcd_put_cur(0, 1);
 80017fa:	2101      	movs	r1, #1
 80017fc:	2000      	movs	r0, #0
 80017fe:	f7ff fd13 	bl	8001228 <lcd_put_cur>
	sprintf(texto, "VALOR GRABADO: %04lu", get_umbralLDR(0));
 8001802:	2000      	movs	r0, #0
 8001804:	f7ff fad4 	bl	8000db0 <get_umbralLDR>
 8001808:	4603      	mov	r3, r0
 800180a:	461a      	mov	r2, r3
 800180c:	4913      	ldr	r1, [pc, #76]	; (800185c <init_LdrPrende+0x78>)
 800180e:	4814      	ldr	r0, [pc, #80]	; (8001860 <init_LdrPrende+0x7c>)
 8001810:	f004 f828 	bl	8005864 <siprintf>
	lcd_send_string(texto);
 8001814:	4812      	ldr	r0, [pc, #72]	; (8001860 <init_LdrPrende+0x7c>)
 8001816:	f7ff fd8f 	bl	8001338 <lcd_send_string>
	lcd_put_cur(0, 2);
 800181a:	2102      	movs	r1, #2
 800181c:	2000      	movs	r0, #0
 800181e:	f7ff fd03 	bl	8001228 <lcd_put_cur>
	sprintf(texto, "VALOR ACTUAL: %04lu", get_ldr());
 8001822:	f7ff fabb 	bl	8000d9c <get_ldr>
 8001826:	4603      	mov	r3, r0
 8001828:	461a      	mov	r2, r3
 800182a:	490e      	ldr	r1, [pc, #56]	; (8001864 <init_LdrPrende+0x80>)
 800182c:	480c      	ldr	r0, [pc, #48]	; (8001860 <init_LdrPrende+0x7c>)
 800182e:	f004 f819 	bl	8005864 <siprintf>
	lcd_send_string(texto);
 8001832:	480b      	ldr	r0, [pc, #44]	; (8001860 <init_LdrPrende+0x7c>)
 8001834:	f7ff fd80 	bl	8001338 <lcd_send_string>
	lcd_put_cur(0, 3);
 8001838:	2103      	movs	r1, #3
 800183a:	2000      	movs	r0, #0
 800183c:	f7ff fcf4 	bl	8001228 <lcd_put_cur>
	lcd_send_string("ESTABLECER UMBRAL?");
 8001840:	4809      	ldr	r0, [pc, #36]	; (8001868 <init_LdrPrende+0x84>)
 8001842:	f7ff fd79 	bl	8001338 <lcd_send_string>
	pantallaUmbral = 0;
 8001846:	4b09      	ldr	r3, [pc, #36]	; (800186c <init_LdrPrende+0x88>)
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
	timeOut_pantalla = 0;
 800184c:	4b08      	ldr	r3, [pc, #32]	; (8001870 <init_LdrPrende+0x8c>)
 800184e:	2200      	movs	r2, #0
 8001850:	801a      	strh	r2, [r3, #0]
} //fin init_LdrPrende()
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	080061d8 	.word	0x080061d8
 800185c:	080061f0 	.word	0x080061f0
 8001860:	200001f8 	.word	0x200001f8
 8001864:	08006208 	.word	0x08006208
 8001868:	0800621c 	.word	0x0800621c
 800186c:	2000023a 	.word	0x2000023a
 8001870:	2000022a 	.word	0x2000022a

08001874 <init_LdrApaga>:


void init_LdrApaga (void){
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	lcd_clear();
 8001878:	f7ff fcbe 	bl	80011f8 <lcd_clear>
	lcd_put_cur(0, 0);
 800187c:	2100      	movs	r1, #0
 800187e:	2000      	movs	r0, #0
 8001880:	f7ff fcd2 	bl	8001228 <lcd_put_cur>
	lcd_send_string("     UMBRAL DIA     ");
 8001884:	4818      	ldr	r0, [pc, #96]	; (80018e8 <init_LdrApaga+0x74>)
 8001886:	f7ff fd57 	bl	8001338 <lcd_send_string>
	lcd_put_cur(0, 1);
 800188a:	2101      	movs	r1, #1
 800188c:	2000      	movs	r0, #0
 800188e:	f7ff fccb 	bl	8001228 <lcd_put_cur>
	sprintf(texto, "VALOR GRABADO: %04lu", get_umbralLDR(1));
 8001892:	2001      	movs	r0, #1
 8001894:	f7ff fa8c 	bl	8000db0 <get_umbralLDR>
 8001898:	4603      	mov	r3, r0
 800189a:	461a      	mov	r2, r3
 800189c:	4913      	ldr	r1, [pc, #76]	; (80018ec <init_LdrApaga+0x78>)
 800189e:	4814      	ldr	r0, [pc, #80]	; (80018f0 <init_LdrApaga+0x7c>)
 80018a0:	f003 ffe0 	bl	8005864 <siprintf>
	lcd_send_string(texto);
 80018a4:	4812      	ldr	r0, [pc, #72]	; (80018f0 <init_LdrApaga+0x7c>)
 80018a6:	f7ff fd47 	bl	8001338 <lcd_send_string>
	lcd_put_cur(0, 2);
 80018aa:	2102      	movs	r1, #2
 80018ac:	2000      	movs	r0, #0
 80018ae:	f7ff fcbb 	bl	8001228 <lcd_put_cur>
	sprintf(texto, "VALOR ACTUAL: %04lu", get_ldr());
 80018b2:	f7ff fa73 	bl	8000d9c <get_ldr>
 80018b6:	4603      	mov	r3, r0
 80018b8:	461a      	mov	r2, r3
 80018ba:	490e      	ldr	r1, [pc, #56]	; (80018f4 <init_LdrApaga+0x80>)
 80018bc:	480c      	ldr	r0, [pc, #48]	; (80018f0 <init_LdrApaga+0x7c>)
 80018be:	f003 ffd1 	bl	8005864 <siprintf>
	lcd_send_string(texto);
 80018c2:	480b      	ldr	r0, [pc, #44]	; (80018f0 <init_LdrApaga+0x7c>)
 80018c4:	f7ff fd38 	bl	8001338 <lcd_send_string>
	lcd_put_cur(0, 3);
 80018c8:	2103      	movs	r1, #3
 80018ca:	2000      	movs	r0, #0
 80018cc:	f7ff fcac 	bl	8001228 <lcd_put_cur>
	lcd_send_string("ESTABLECER UMBRAL?");
 80018d0:	4809      	ldr	r0, [pc, #36]	; (80018f8 <init_LdrApaga+0x84>)
 80018d2:	f7ff fd31 	bl	8001338 <lcd_send_string>
	pantallaUmbral = 0;
 80018d6:	4b09      	ldr	r3, [pc, #36]	; (80018fc <init_LdrApaga+0x88>)
 80018d8:	2200      	movs	r2, #0
 80018da:	701a      	strb	r2, [r3, #0]
	timeOut_pantalla = 0;
 80018dc:	4b08      	ldr	r3, [pc, #32]	; (8001900 <init_LdrApaga+0x8c>)
 80018de:	2200      	movs	r2, #0
 80018e0:	801a      	strh	r2, [r3, #0]
} //fin init_LdrApaga()
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	08006230 	.word	0x08006230
 80018ec:	080061f0 	.word	0x080061f0
 80018f0:	200001f8 	.word	0x200001f8
 80018f4:	08006208 	.word	0x08006208
 80018f8:	0800621c 	.word	0x0800621c
 80018fc:	2000023a 	.word	0x2000023a
 8001900:	2000022a 	.word	0x2000022a

08001904 <acc_Info>:

/////////////////////////////////////////
//            ACCIONES                 //
/////////////////////////////////////////

void acc_Info (void){
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0

	if (flag_infoDHT != 0){
 800190a:	4b30      	ldr	r3, [pc, #192]	; (80019cc <acc_Info+0xc8>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d04b      	beq.n	80019aa <acc_Info+0xa6>
		sensorDHT = get_datosDHT();
 8001912:	4c2f      	ldr	r4, [pc, #188]	; (80019d0 <acc_Info+0xcc>)
 8001914:	463b      	mov	r3, r7
 8001916:	4618      	mov	r0, r3
 8001918:	f7ff fa1e 	bl	8000d58 <get_datosDHT>
 800191c:	4622      	mov	r2, r4
 800191e:	463b      	mov	r3, r7
 8001920:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001924:	e882 0003 	stmia.w	r2, {r0, r1}
		temperatura = sensorDHT.temp;
 8001928:	4b29      	ldr	r3, [pc, #164]	; (80019d0 <acc_Info+0xcc>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	4618      	mov	r0, r3
 800192e:	f7fe fdcf 	bl	80004d0 <__aeabi_f2iz>
 8001932:	4603      	mov	r3, r0
 8001934:	b25a      	sxtb	r2, r3
 8001936:	4b27      	ldr	r3, [pc, #156]	; (80019d4 <acc_Info+0xd0>)
 8001938:	701a      	strb	r2, [r3, #0]
		humedad = sensorDHT.hum;
 800193a:	4b25      	ldr	r3, [pc, #148]	; (80019d0 <acc_Info+0xcc>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f7fe fdc6 	bl	80004d0 <__aeabi_f2iz>
 8001944:	4603      	mov	r3, r0
 8001946:	b25a      	sxtb	r2, r3
 8001948:	4b23      	ldr	r3, [pc, #140]	; (80019d8 <acc_Info+0xd4>)
 800194a:	701a      	strb	r2, [r3, #0]

		lcd_put_cur(6, 0);
 800194c:	2100      	movs	r1, #0
 800194e:	2006      	movs	r0, #6
 8001950:	f7ff fc6a 	bl	8001228 <lcd_put_cur>
		sprintf(texto, "%02d", temperatura);
 8001954:	4b1f      	ldr	r3, [pc, #124]	; (80019d4 <acc_Info+0xd0>)
 8001956:	f993 3000 	ldrsb.w	r3, [r3]
 800195a:	461a      	mov	r2, r3
 800195c:	491f      	ldr	r1, [pc, #124]	; (80019dc <acc_Info+0xd8>)
 800195e:	4820      	ldr	r0, [pc, #128]	; (80019e0 <acc_Info+0xdc>)
 8001960:	f003 ff80 	bl	8005864 <siprintf>
		lcd_send_string(texto);
 8001964:	481e      	ldr	r0, [pc, #120]	; (80019e0 <acc_Info+0xdc>)
 8001966:	f7ff fce7 	bl	8001338 <lcd_send_string>
		lcd_put_cur(8, 0);
 800196a:	2100      	movs	r1, #0
 800196c:	2008      	movs	r0, #8
 800196e:	f7ff fc5b 	bl	8001228 <lcd_put_cur>
		lcd_send_customChar(2); //grados
 8001972:	2002      	movs	r0, #2
 8001974:	f7ff fc0c 	bl	8001190 <lcd_send_data>
		lcd_put_cur(9, 0);
 8001978:	2100      	movs	r1, #0
 800197a:	2009      	movs	r0, #9
 800197c:	f7ff fc54 	bl	8001228 <lcd_put_cur>
		lcd_send_string("C");
 8001980:	4818      	ldr	r0, [pc, #96]	; (80019e4 <acc_Info+0xe0>)
 8001982:	f7ff fcd9 	bl	8001338 <lcd_send_string>

		lcd_put_cur(9, 1);
 8001986:	2101      	movs	r1, #1
 8001988:	2009      	movs	r0, #9
 800198a:	f7ff fc4d 	bl	8001228 <lcd_put_cur>
		sprintf(texto, "%02d%% ", humedad);
 800198e:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <acc_Info+0xd4>)
 8001990:	f993 3000 	ldrsb.w	r3, [r3]
 8001994:	461a      	mov	r2, r3
 8001996:	4914      	ldr	r1, [pc, #80]	; (80019e8 <acc_Info+0xe4>)
 8001998:	4811      	ldr	r0, [pc, #68]	; (80019e0 <acc_Info+0xdc>)
 800199a:	f003 ff63 	bl	8005864 <siprintf>
		lcd_send_string(texto);
 800199e:	4810      	ldr	r0, [pc, #64]	; (80019e0 <acc_Info+0xdc>)
 80019a0:	f7ff fcca 	bl	8001338 <lcd_send_string>

		flag_infoDHT = 0;
 80019a4:	4b09      	ldr	r3, [pc, #36]	; (80019cc <acc_Info+0xc8>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
	} //fin if flag_infoDHT

	if (getStatBoton(IN_OK) == FALL){
 80019aa:	2003      	movs	r0, #3
 80019ac:	f7ff f80c 	bl	80009c8 <getStatBoton>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d106      	bne.n	80019c4 <acc_Info+0xc0>
		menuActual = &menu[MENU_SELECCION];
 80019b6:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <acc_Info+0xe8>)
 80019b8:	4a0d      	ldr	r2, [pc, #52]	; (80019f0 <acc_Info+0xec>)
 80019ba:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 80019bc:	4b0b      	ldr	r3, [pc, #44]	; (80019ec <acc_Info+0xe8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	4798      	blx	r3
	} //fin if IN_OK
} //fin acc_Info()
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd90      	pop	{r4, r7, pc}
 80019cc:	20000236 	.word	0x20000236
 80019d0:	2000022c 	.word	0x2000022c
 80019d4:	20000234 	.word	0x20000234
 80019d8:	20000235 	.word	0x20000235
 80019dc:	08006248 	.word	0x08006248
 80019e0:	200001f8 	.word	0x200001f8
 80019e4:	08006250 	.word	0x08006250
 80019e8:	08006254 	.word	0x08006254
 80019ec:	200001f4 	.word	0x200001f4
 80019f0:	20000044 	.word	0x20000044

080019f4 <acc_Seleccion>:


void acc_Seleccion (void){
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0

	if (getStatBoton(IN_BACK) == FALL){
 80019f8:	2002      	movs	r0, #2
 80019fa:	f7fe ffe5 	bl	80009c8 <getStatBoton>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d106      	bne.n	8001a12 <acc_Seleccion+0x1e>
		menuActual = &menu[MENU_INFO];
 8001a04:	4b46      	ldr	r3, [pc, #280]	; (8001b20 <acc_Seleccion+0x12c>)
 8001a06:	4a47      	ldr	r2, [pc, #284]	; (8001b24 <acc_Seleccion+0x130>)
 8001a08:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 8001a0a:	4b45      	ldr	r3, [pc, #276]	; (8001b20 <acc_Seleccion+0x12c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	4798      	blx	r3
	} //fin if IN_BACK

	if (getStatBoton(IN_LEFT) == FALL){
 8001a12:	2000      	movs	r0, #0
 8001a14:	f7fe ffd8 	bl	80009c8 <getStatBoton>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d127      	bne.n	8001a6e <acc_Seleccion+0x7a>
		cursor--;
 8001a1e:	4b42      	ldr	r3, [pc, #264]	; (8001b28 <acc_Seleccion+0x134>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	4b40      	ldr	r3, [pc, #256]	; (8001b28 <acc_Seleccion+0x134>)
 8001a28:	701a      	strb	r2, [r3, #0]
		if (cursor > 2) cursor = 2;
 8001a2a:	4b3f      	ldr	r3, [pc, #252]	; (8001b28 <acc_Seleccion+0x134>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d902      	bls.n	8001a38 <acc_Seleccion+0x44>
 8001a32:	4b3d      	ldr	r3, [pc, #244]	; (8001b28 <acc_Seleccion+0x134>)
 8001a34:	2202      	movs	r2, #2
 8001a36:	701a      	strb	r2, [r3, #0]

		lcd_put_cur(1, 1);
 8001a38:	2101      	movs	r1, #1
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	f7ff fbf4 	bl	8001228 <lcd_put_cur>
		switch (cursor){
 8001a40:	4b39      	ldr	r3, [pc, #228]	; (8001b28 <acc_Seleccion+0x134>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d00e      	beq.n	8001a66 <acc_Seleccion+0x72>
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	dc12      	bgt.n	8001a72 <acc_Seleccion+0x7e>
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d002      	beq.n	8001a56 <acc_Seleccion+0x62>
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d004      	beq.n	8001a5e <acc_Seleccion+0x6a>
			break;
			case 2:
				lcd_send_string(" UMBRAL NOCHE ");
			break;
			default:
			break;
 8001a54:	e00d      	b.n	8001a72 <acc_Seleccion+0x7e>
				lcd_send_string(" MODO DE LUZ  ");
 8001a56:	4835      	ldr	r0, [pc, #212]	; (8001b2c <acc_Seleccion+0x138>)
 8001a58:	f7ff fc6e 	bl	8001338 <lcd_send_string>
			break;
 8001a5c:	e00a      	b.n	8001a74 <acc_Seleccion+0x80>
				lcd_send_string("  UMBRAL DIA  ");
 8001a5e:	4834      	ldr	r0, [pc, #208]	; (8001b30 <acc_Seleccion+0x13c>)
 8001a60:	f7ff fc6a 	bl	8001338 <lcd_send_string>
			break;
 8001a64:	e006      	b.n	8001a74 <acc_Seleccion+0x80>
				lcd_send_string(" UMBRAL NOCHE ");
 8001a66:	4833      	ldr	r0, [pc, #204]	; (8001b34 <acc_Seleccion+0x140>)
 8001a68:	f7ff fc66 	bl	8001338 <lcd_send_string>
			break;
 8001a6c:	e002      	b.n	8001a74 <acc_Seleccion+0x80>
		} //fin switch cursor
	} //fin if IN_LEFT
 8001a6e:	bf00      	nop
 8001a70:	e000      	b.n	8001a74 <acc_Seleccion+0x80>
			break;
 8001a72:	bf00      	nop

	if (getStatBoton(IN_RIGHT) == FALL){
 8001a74:	2001      	movs	r0, #1
 8001a76:	f7fe ffa7 	bl	80009c8 <getStatBoton>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d127      	bne.n	8001ad0 <acc_Seleccion+0xdc>
		cursor++;
 8001a80:	4b29      	ldr	r3, [pc, #164]	; (8001b28 <acc_Seleccion+0x134>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	3301      	adds	r3, #1
 8001a86:	b2da      	uxtb	r2, r3
 8001a88:	4b27      	ldr	r3, [pc, #156]	; (8001b28 <acc_Seleccion+0x134>)
 8001a8a:	701a      	strb	r2, [r3, #0]
		if (cursor > 2) cursor = 0;
 8001a8c:	4b26      	ldr	r3, [pc, #152]	; (8001b28 <acc_Seleccion+0x134>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d902      	bls.n	8001a9a <acc_Seleccion+0xa6>
 8001a94:	4b24      	ldr	r3, [pc, #144]	; (8001b28 <acc_Seleccion+0x134>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]

		lcd_put_cur(1, 1);
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	f7ff fbc3 	bl	8001228 <lcd_put_cur>
		switch (cursor){
 8001aa2:	4b21      	ldr	r3, [pc, #132]	; (8001b28 <acc_Seleccion+0x134>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d00e      	beq.n	8001ac8 <acc_Seleccion+0xd4>
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	dc12      	bgt.n	8001ad4 <acc_Seleccion+0xe0>
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d002      	beq.n	8001ab8 <acc_Seleccion+0xc4>
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d004      	beq.n	8001ac0 <acc_Seleccion+0xcc>
			break;
			case 2:
				lcd_send_string(" UMBRAL NOCHE ");
			break;
			default:
			break;
 8001ab6:	e00d      	b.n	8001ad4 <acc_Seleccion+0xe0>
				lcd_send_string(" MODO DE LUZ  ");
 8001ab8:	481c      	ldr	r0, [pc, #112]	; (8001b2c <acc_Seleccion+0x138>)
 8001aba:	f7ff fc3d 	bl	8001338 <lcd_send_string>
			break;
 8001abe:	e00a      	b.n	8001ad6 <acc_Seleccion+0xe2>
				lcd_send_string("  UMBRAL DIA  ");
 8001ac0:	481b      	ldr	r0, [pc, #108]	; (8001b30 <acc_Seleccion+0x13c>)
 8001ac2:	f7ff fc39 	bl	8001338 <lcd_send_string>
			break;
 8001ac6:	e006      	b.n	8001ad6 <acc_Seleccion+0xe2>
				lcd_send_string(" UMBRAL NOCHE ");
 8001ac8:	481a      	ldr	r0, [pc, #104]	; (8001b34 <acc_Seleccion+0x140>)
 8001aca:	f7ff fc35 	bl	8001338 <lcd_send_string>
			break;
 8001ace:	e002      	b.n	8001ad6 <acc_Seleccion+0xe2>
		} //fin switch cursor
	} //fin if IN_RIGHT
 8001ad0:	bf00      	nop
 8001ad2:	e000      	b.n	8001ad6 <acc_Seleccion+0xe2>
			break;
 8001ad4:	bf00      	nop

	if (getStatBoton(IN_OK) == FALL){
 8001ad6:	2003      	movs	r0, #3
 8001ad8:	f7fe ff76 	bl	80009c8 <getStatBoton>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d11b      	bne.n	8001b1a <acc_Seleccion+0x126>
		switch (cursor){
 8001ae2:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <acc_Seleccion+0x134>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d00e      	beq.n	8001b08 <acc_Seleccion+0x114>
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	dc10      	bgt.n	8001b10 <acc_Seleccion+0x11c>
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d002      	beq.n	8001af8 <acc_Seleccion+0x104>
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d004      	beq.n	8001b00 <acc_Seleccion+0x10c>
			break;
			case 2:
				menuActual = &menu[MENU_LDR_PRENDE];
			break;
			default:
			break;
 8001af6:	e00b      	b.n	8001b10 <acc_Seleccion+0x11c>
				menuActual = &menu[MENU_MODO_LUZ];
 8001af8:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <acc_Seleccion+0x12c>)
 8001afa:	4a0f      	ldr	r2, [pc, #60]	; (8001b38 <acc_Seleccion+0x144>)
 8001afc:	601a      	str	r2, [r3, #0]
			break;
 8001afe:	e008      	b.n	8001b12 <acc_Seleccion+0x11e>
				menuActual = &menu[MENU_LDR_APAGA];
 8001b00:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <acc_Seleccion+0x12c>)
 8001b02:	4a0e      	ldr	r2, [pc, #56]	; (8001b3c <acc_Seleccion+0x148>)
 8001b04:	601a      	str	r2, [r3, #0]
			break;
 8001b06:	e004      	b.n	8001b12 <acc_Seleccion+0x11e>
				menuActual = &menu[MENU_LDR_PRENDE];
 8001b08:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <acc_Seleccion+0x12c>)
 8001b0a:	4a0d      	ldr	r2, [pc, #52]	; (8001b40 <acc_Seleccion+0x14c>)
 8001b0c:	601a      	str	r2, [r3, #0]
			break;
 8001b0e:	e000      	b.n	8001b12 <acc_Seleccion+0x11e>
			break;
 8001b10:	bf00      	nop
		} //fin switch cursor
		menuActual->inicia_menu();
 8001b12:	4b03      	ldr	r3, [pc, #12]	; (8001b20 <acc_Seleccion+0x12c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	4798      	blx	r3
	} //fin if IN_OK

} //fin acc_Seleccion()
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200001f4 	.word	0x200001f4
 8001b24:	20000034 	.word	0x20000034
 8001b28:	20000237 	.word	0x20000237
 8001b2c:	0800625c 	.word	0x0800625c
 8001b30:	0800626c 	.word	0x0800626c
 8001b34:	0800627c 	.word	0x0800627c
 8001b38:	20000054 	.word	0x20000054
 8001b3c:	20000074 	.word	0x20000074
 8001b40:	20000064 	.word	0x20000064

08001b44 <acc_ModoLuz>:


void acc_ModoLuz (void){
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
	if (getStatBoton(IN_BACK) == FALL){
 8001b48:	2002      	movs	r0, #2
 8001b4a:	f7fe ff3d 	bl	80009c8 <getStatBoton>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d106      	bne.n	8001b62 <acc_ModoLuz+0x1e>
		menuActual = &menu[MENU_SELECCION];
 8001b54:	4b34      	ldr	r3, [pc, #208]	; (8001c28 <acc_ModoLuz+0xe4>)
 8001b56:	4a35      	ldr	r2, [pc, #212]	; (8001c2c <acc_ModoLuz+0xe8>)
 8001b58:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 8001b5a:	4b33      	ldr	r3, [pc, #204]	; (8001c28 <acc_ModoLuz+0xe4>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	4798      	blx	r3
	} //fin if IN_BACK

	if (getStatBoton(IN_LEFT) == FALL){
 8001b62:	2000      	movs	r0, #0
 8001b64:	f7fe ff30 	bl	80009c8 <getStatBoton>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d11d      	bne.n	8001baa <acc_ModoLuz+0x66>
		if (aux_modoLuz != 0){
 8001b6e:	4b30      	ldr	r3, [pc, #192]	; (8001c30 <acc_ModoLuz+0xec>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <acc_ModoLuz+0x3a>
			aux_modoLuz = 0;
 8001b76:	4b2e      	ldr	r3, [pc, #184]	; (8001c30 <acc_ModoLuz+0xec>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]
 8001b7c:	e002      	b.n	8001b84 <acc_ModoLuz+0x40>
		}else{
			aux_modoLuz = 1;
 8001b7e:	4b2c      	ldr	r3, [pc, #176]	; (8001c30 <acc_ModoLuz+0xec>)
 8001b80:	2201      	movs	r2, #1
 8001b82:	701a      	strb	r2, [r3, #0]
		}

		lcd_put_cur(7, 1);
 8001b84:	2101      	movs	r1, #1
 8001b86:	2007      	movs	r0, #7
 8001b88:	f7ff fb4e 	bl	8001228 <lcd_put_cur>
		switch (aux_modoLuz) {
 8001b8c:	4b28      	ldr	r3, [pc, #160]	; (8001c30 <acc_ModoLuz+0xec>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d002      	beq.n	8001b9a <acc_ModoLuz+0x56>
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d004      	beq.n	8001ba2 <acc_ModoLuz+0x5e>
			break;
			case 1:
				lcd_send_string("ON ");
			break;
			default:
			break;
 8001b98:	e008      	b.n	8001bac <acc_ModoLuz+0x68>
				lcd_send_string("OFF");
 8001b9a:	4826      	ldr	r0, [pc, #152]	; (8001c34 <acc_ModoLuz+0xf0>)
 8001b9c:	f7ff fbcc 	bl	8001338 <lcd_send_string>
			break;
 8001ba0:	e004      	b.n	8001bac <acc_ModoLuz+0x68>
				lcd_send_string("ON ");
 8001ba2:	4825      	ldr	r0, [pc, #148]	; (8001c38 <acc_ModoLuz+0xf4>)
 8001ba4:	f7ff fbc8 	bl	8001338 <lcd_send_string>
			break;
 8001ba8:	e000      	b.n	8001bac <acc_ModoLuz+0x68>
		} //fin switch modoLuz
	} //fin if IN_LEFT
 8001baa:	bf00      	nop

	if (getStatBoton(IN_RIGHT) == FALL){
 8001bac:	2001      	movs	r0, #1
 8001bae:	f7fe ff0b 	bl	80009c8 <getStatBoton>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d11d      	bne.n	8001bf4 <acc_ModoLuz+0xb0>
		if (aux_modoLuz != 0){
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	; (8001c30 <acc_ModoLuz+0xec>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d003      	beq.n	8001bc8 <acc_ModoLuz+0x84>
			aux_modoLuz = 0;
 8001bc0:	4b1b      	ldr	r3, [pc, #108]	; (8001c30 <acc_ModoLuz+0xec>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	701a      	strb	r2, [r3, #0]
 8001bc6:	e002      	b.n	8001bce <acc_ModoLuz+0x8a>
		}else{
			aux_modoLuz = 1;
 8001bc8:	4b19      	ldr	r3, [pc, #100]	; (8001c30 <acc_ModoLuz+0xec>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	701a      	strb	r2, [r3, #0]
		}

		lcd_put_cur(7, 1);
 8001bce:	2101      	movs	r1, #1
 8001bd0:	2007      	movs	r0, #7
 8001bd2:	f7ff fb29 	bl	8001228 <lcd_put_cur>
		switch (aux_modoLuz) {
 8001bd6:	4b16      	ldr	r3, [pc, #88]	; (8001c30 <acc_ModoLuz+0xec>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d002      	beq.n	8001be4 <acc_ModoLuz+0xa0>
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d004      	beq.n	8001bec <acc_ModoLuz+0xa8>
			break;
			case 1:
				lcd_send_string("ON ");
			break;
			default:
			break;
 8001be2:	e008      	b.n	8001bf6 <acc_ModoLuz+0xb2>
				lcd_send_string("OFF");
 8001be4:	4813      	ldr	r0, [pc, #76]	; (8001c34 <acc_ModoLuz+0xf0>)
 8001be6:	f7ff fba7 	bl	8001338 <lcd_send_string>
			break;
 8001bea:	e004      	b.n	8001bf6 <acc_ModoLuz+0xb2>
				lcd_send_string("ON ");
 8001bec:	4812      	ldr	r0, [pc, #72]	; (8001c38 <acc_ModoLuz+0xf4>)
 8001bee:	f7ff fba3 	bl	8001338 <lcd_send_string>
			break;
 8001bf2:	e000      	b.n	8001bf6 <acc_ModoLuz+0xb2>
		} //fin switch modoLuz
	} //fin if IN_RIGHT
 8001bf4:	bf00      	nop

	if (getStatBoton(IN_OK) == FALL){
 8001bf6:	2003      	movs	r0, #3
 8001bf8:	f7fe fee6 	bl	80009c8 <getStatBoton>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d10f      	bne.n	8001c22 <acc_ModoLuz+0xde>
		modoLuz = aux_modoLuz;
 8001c02:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <acc_ModoLuz+0xec>)
 8001c04:	781a      	ldrb	r2, [r3, #0]
 8001c06:	4b0d      	ldr	r3, [pc, #52]	; (8001c3c <acc_ModoLuz+0xf8>)
 8001c08:	701a      	strb	r2, [r3, #0]
//		if (modoLuz != 0){
//			setOutput(OUT_MODO, 0); //logica negativa
//		}else{
//			setOutput(OUT_MODO, 1); //logica negativa
//		}
		set_modoLuz(modoLuz);
 8001c0a:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <acc_ModoLuz+0xf8>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff f900 	bl	8000e14 <set_modoLuz>

		menuActual = &menu[MENU_SELECCION];
 8001c14:	4b04      	ldr	r3, [pc, #16]	; (8001c28 <acc_ModoLuz+0xe4>)
 8001c16:	4a05      	ldr	r2, [pc, #20]	; (8001c2c <acc_ModoLuz+0xe8>)
 8001c18:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 8001c1a:	4b03      	ldr	r3, [pc, #12]	; (8001c28 <acc_ModoLuz+0xe4>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	4798      	blx	r3
	} //fin if IN_OK
} //fin acc_ModoLuz()
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200001f4 	.word	0x200001f4
 8001c2c:	20000044 	.word	0x20000044
 8001c30:	20000239 	.word	0x20000239
 8001c34:	080061d0 	.word	0x080061d0
 8001c38:	0800628c 	.word	0x0800628c
 8001c3c:	20000238 	.word	0x20000238

08001c40 <acc_LdrPrende>:


void acc_LdrPrende (void){
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	switch (pantallaUmbral){
 8001c44:	4b31      	ldr	r3, [pc, #196]	; (8001d0c <acc_LdrPrende+0xcc>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d002      	beq.n	8001c52 <acc_LdrPrende+0x12>
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d03d      	beq.n	8001ccc <acc_LdrPrende+0x8c>
				menuActual = &menu[MENU_SELECCION];
				menuActual->inicia_menu();
			} //fin if IN_BACK
		break;
		default:
		break;
 8001c50:	e059      	b.n	8001d06 <acc_LdrPrende+0xc6>
			if (getStatBoton(IN_BACK) == FALL){
 8001c52:	2002      	movs	r0, #2
 8001c54:	f7fe feb8 	bl	80009c8 <getStatBoton>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d107      	bne.n	8001c6e <acc_LdrPrende+0x2e>
				menuActual = &menu[MENU_SELECCION];
 8001c5e:	4b2c      	ldr	r3, [pc, #176]	; (8001d10 <acc_LdrPrende+0xd0>)
 8001c60:	4a2c      	ldr	r2, [pc, #176]	; (8001d14 <acc_LdrPrende+0xd4>)
 8001c62:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8001c64:	4b2a      	ldr	r3, [pc, #168]	; (8001d10 <acc_LdrPrende+0xd0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	4798      	blx	r3
				break;
 8001c6c:	e04b      	b.n	8001d06 <acc_LdrPrende+0xc6>
			if (timeOut_pantalla > 99){ // un segundo paso
 8001c6e:	4b2a      	ldr	r3, [pc, #168]	; (8001d18 <acc_LdrPrende+0xd8>)
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	2b63      	cmp	r3, #99	; 0x63
 8001c74:	d911      	bls.n	8001c9a <acc_LdrPrende+0x5a>
				lcd_put_cur(14, 2);
 8001c76:	2102      	movs	r1, #2
 8001c78:	200e      	movs	r0, #14
 8001c7a:	f7ff fad5 	bl	8001228 <lcd_put_cur>
				sprintf(texto, "%04lu", get_ldr());
 8001c7e:	f7ff f88d 	bl	8000d9c <get_ldr>
 8001c82:	4603      	mov	r3, r0
 8001c84:	461a      	mov	r2, r3
 8001c86:	4925      	ldr	r1, [pc, #148]	; (8001d1c <acc_LdrPrende+0xdc>)
 8001c88:	4825      	ldr	r0, [pc, #148]	; (8001d20 <acc_LdrPrende+0xe0>)
 8001c8a:	f003 fdeb 	bl	8005864 <siprintf>
				lcd_send_string(texto);
 8001c8e:	4824      	ldr	r0, [pc, #144]	; (8001d20 <acc_LdrPrende+0xe0>)
 8001c90:	f7ff fb52 	bl	8001338 <lcd_send_string>
				timeOut_pantalla = 0;
 8001c94:	4b20      	ldr	r3, [pc, #128]	; (8001d18 <acc_LdrPrende+0xd8>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	801a      	strh	r2, [r3, #0]
			if (getStatBoton(IN_OK) == FALL){
 8001c9a:	2003      	movs	r0, #3
 8001c9c:	f7fe fe94 	bl	80009c8 <getStatBoton>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d12c      	bne.n	8001d00 <acc_LdrPrende+0xc0>
				set_umbralLDR(0);
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	f7ff f898 	bl	8000ddc <set_umbralLDR>
				lcd_clear();
 8001cac:	f7ff faa4 	bl	80011f8 <lcd_clear>
				lcd_put_cur(0, 1);
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	f7ff fab8 	bl	8001228 <lcd_put_cur>
				lcd_send_string("UMBRAL NOCHE GRABADO");
 8001cb8:	481a      	ldr	r0, [pc, #104]	; (8001d24 <acc_LdrPrende+0xe4>)
 8001cba:	f7ff fb3d 	bl	8001338 <lcd_send_string>
				pantallaUmbral = 1;
 8001cbe:	4b13      	ldr	r3, [pc, #76]	; (8001d0c <acc_LdrPrende+0xcc>)
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	701a      	strb	r2, [r3, #0]
				timeOut_pantalla = 0;
 8001cc4:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <acc_LdrPrende+0xd8>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	801a      	strh	r2, [r3, #0]
				break;
 8001cca:	e01c      	b.n	8001d06 <acc_LdrPrende+0xc6>
			if (timeOut_pantalla > 349){ // 3,5 segundos pasaron
 8001ccc:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <acc_LdrPrende+0xd8>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8001cd4:	d306      	bcc.n	8001ce4 <acc_LdrPrende+0xa4>
				menuActual = &menu[MENU_SELECCION];
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	; (8001d10 <acc_LdrPrende+0xd0>)
 8001cd8:	4a0e      	ldr	r2, [pc, #56]	; (8001d14 <acc_LdrPrende+0xd4>)
 8001cda:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <acc_LdrPrende+0xd0>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	4798      	blx	r3
			if (getStatBoton(IN_BACK) == FALL){
 8001ce4:	2002      	movs	r0, #2
 8001ce6:	f7fe fe6f 	bl	80009c8 <getStatBoton>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d109      	bne.n	8001d04 <acc_LdrPrende+0xc4>
				menuActual = &menu[MENU_SELECCION];
 8001cf0:	4b07      	ldr	r3, [pc, #28]	; (8001d10 <acc_LdrPrende+0xd0>)
 8001cf2:	4a08      	ldr	r2, [pc, #32]	; (8001d14 <acc_LdrPrende+0xd4>)
 8001cf4:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <acc_LdrPrende+0xd0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	4798      	blx	r3
		break;
 8001cfe:	e001      	b.n	8001d04 <acc_LdrPrende+0xc4>
		break;
 8001d00:	bf00      	nop
 8001d02:	e000      	b.n	8001d06 <acc_LdrPrende+0xc6>
		break;
 8001d04:	bf00      	nop
	} //fin switch pantallaUmbral
} //fin acc_LdrPrende()
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000023a 	.word	0x2000023a
 8001d10:	200001f4 	.word	0x200001f4
 8001d14:	20000044 	.word	0x20000044
 8001d18:	2000022a 	.word	0x2000022a
 8001d1c:	08006290 	.word	0x08006290
 8001d20:	200001f8 	.word	0x200001f8
 8001d24:	08006298 	.word	0x08006298

08001d28 <acc_LdrApaga>:


void acc_LdrApaga (void){
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
	switch (pantallaUmbral){
 8001d2c:	4b31      	ldr	r3, [pc, #196]	; (8001df4 <acc_LdrApaga+0xcc>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d002      	beq.n	8001d3a <acc_LdrApaga+0x12>
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d03d      	beq.n	8001db4 <acc_LdrApaga+0x8c>
				menuActual = &menu[MENU_SELECCION];
				menuActual->inicia_menu();
			} //fin if IN_BACK
		break;
		default:
		break;
 8001d38:	e059      	b.n	8001dee <acc_LdrApaga+0xc6>
			if (getStatBoton(IN_BACK) == FALL){
 8001d3a:	2002      	movs	r0, #2
 8001d3c:	f7fe fe44 	bl	80009c8 <getStatBoton>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d107      	bne.n	8001d56 <acc_LdrApaga+0x2e>
				menuActual = &menu[MENU_SELECCION];
 8001d46:	4b2c      	ldr	r3, [pc, #176]	; (8001df8 <acc_LdrApaga+0xd0>)
 8001d48:	4a2c      	ldr	r2, [pc, #176]	; (8001dfc <acc_LdrApaga+0xd4>)
 8001d4a:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8001d4c:	4b2a      	ldr	r3, [pc, #168]	; (8001df8 <acc_LdrApaga+0xd0>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	4798      	blx	r3
				break;
 8001d54:	e04b      	b.n	8001dee <acc_LdrApaga+0xc6>
			if (timeOut_pantalla > 99){ // un segundo paso
 8001d56:	4b2a      	ldr	r3, [pc, #168]	; (8001e00 <acc_LdrApaga+0xd8>)
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	2b63      	cmp	r3, #99	; 0x63
 8001d5c:	d911      	bls.n	8001d82 <acc_LdrApaga+0x5a>
				lcd_put_cur(14, 2);
 8001d5e:	2102      	movs	r1, #2
 8001d60:	200e      	movs	r0, #14
 8001d62:	f7ff fa61 	bl	8001228 <lcd_put_cur>
				sprintf(texto, "%04lu", get_ldr());
 8001d66:	f7ff f819 	bl	8000d9c <get_ldr>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4925      	ldr	r1, [pc, #148]	; (8001e04 <acc_LdrApaga+0xdc>)
 8001d70:	4825      	ldr	r0, [pc, #148]	; (8001e08 <acc_LdrApaga+0xe0>)
 8001d72:	f003 fd77 	bl	8005864 <siprintf>
				lcd_send_string(texto);
 8001d76:	4824      	ldr	r0, [pc, #144]	; (8001e08 <acc_LdrApaga+0xe0>)
 8001d78:	f7ff fade 	bl	8001338 <lcd_send_string>
				timeOut_pantalla = 0;
 8001d7c:	4b20      	ldr	r3, [pc, #128]	; (8001e00 <acc_LdrApaga+0xd8>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	801a      	strh	r2, [r3, #0]
			if (getStatBoton(IN_OK) == FALL){
 8001d82:	2003      	movs	r0, #3
 8001d84:	f7fe fe20 	bl	80009c8 <getStatBoton>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d12c      	bne.n	8001de8 <acc_LdrApaga+0xc0>
				set_umbralLDR(1);
 8001d8e:	2001      	movs	r0, #1
 8001d90:	f7ff f824 	bl	8000ddc <set_umbralLDR>
				lcd_clear();
 8001d94:	f7ff fa30 	bl	80011f8 <lcd_clear>
				lcd_put_cur(0, 1);
 8001d98:	2101      	movs	r1, #1
 8001d9a:	2000      	movs	r0, #0
 8001d9c:	f7ff fa44 	bl	8001228 <lcd_put_cur>
				lcd_send_string("UMBRAL NOCHE GRABADO");
 8001da0:	481a      	ldr	r0, [pc, #104]	; (8001e0c <acc_LdrApaga+0xe4>)
 8001da2:	f7ff fac9 	bl	8001338 <lcd_send_string>
				pantallaUmbral = 1;
 8001da6:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <acc_LdrApaga+0xcc>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	701a      	strb	r2, [r3, #0]
				timeOut_pantalla = 0;
 8001dac:	4b14      	ldr	r3, [pc, #80]	; (8001e00 <acc_LdrApaga+0xd8>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	801a      	strh	r2, [r3, #0]
				break;
 8001db2:	e01c      	b.n	8001dee <acc_LdrApaga+0xc6>
			if (timeOut_pantalla > 349){ // 3,5 segundos pasaron
 8001db4:	4b12      	ldr	r3, [pc, #72]	; (8001e00 <acc_LdrApaga+0xd8>)
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8001dbc:	d306      	bcc.n	8001dcc <acc_LdrApaga+0xa4>
				menuActual = &menu[MENU_SELECCION];
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <acc_LdrApaga+0xd0>)
 8001dc0:	4a0e      	ldr	r2, [pc, #56]	; (8001dfc <acc_LdrApaga+0xd4>)
 8001dc2:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8001dc4:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <acc_LdrApaga+0xd0>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	4798      	blx	r3
			if (getStatBoton(IN_BACK) == FALL){
 8001dcc:	2002      	movs	r0, #2
 8001dce:	f7fe fdfb 	bl	80009c8 <getStatBoton>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d109      	bne.n	8001dec <acc_LdrApaga+0xc4>
				menuActual = &menu[MENU_SELECCION];
 8001dd8:	4b07      	ldr	r3, [pc, #28]	; (8001df8 <acc_LdrApaga+0xd0>)
 8001dda:	4a08      	ldr	r2, [pc, #32]	; (8001dfc <acc_LdrApaga+0xd4>)
 8001ddc:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8001dde:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <acc_LdrApaga+0xd0>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	4798      	blx	r3
		break;
 8001de6:	e001      	b.n	8001dec <acc_LdrApaga+0xc4>
		break;
 8001de8:	bf00      	nop
 8001dea:	e000      	b.n	8001dee <acc_LdrApaga+0xc6>
		break;
 8001dec:	bf00      	nop
	} //fin switch pantallaUmbral
} //fin acc_LdrApaga()
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	2000023a 	.word	0x2000023a
 8001df8:	200001f4 	.word	0x200001f4
 8001dfc:	20000044 	.word	0x20000044
 8001e00:	2000022a 	.word	0x2000022a
 8001e04:	08006290 	.word	0x08006290
 8001e08:	200001f8 	.word	0x200001f8
 8001e0c:	08006298 	.word	0x08006298

08001e10 <refresh_infoDHT>:


void refresh_infoDHT (void){
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
	flag_infoDHT = 1;
 8001e14:	4b03      	ldr	r3, [pc, #12]	; (8001e24 <refresh_infoDHT+0x14>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	701a      	strb	r2, [r3, #0]
} //fin refresh_infoDHT()
 8001e1a:	bf00      	nop
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000236 	.word	0x20000236

08001e28 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001e2c:	4b17      	ldr	r3, [pc, #92]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e2e:	4a18      	ldr	r2, [pc, #96]	; (8001e90 <MX_SPI1_Init+0x68>)
 8001e30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e32:	4b16      	ldr	r3, [pc, #88]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e3a:	4b14      	ldr	r3, [pc, #80]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e40:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e46:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e4c:	4b0f      	ldr	r3, [pc, #60]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e52:	4b0e      	ldr	r3, [pc, #56]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e58:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001e5a:	4b0c      	ldr	r3, [pc, #48]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e5c:	2230      	movs	r2, #48	; 0x30
 8001e5e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e60:	4b0a      	ldr	r3, [pc, #40]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e66:	4b09      	ldr	r3, [pc, #36]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e6c:	4b07      	ldr	r3, [pc, #28]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e72:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e74:	220a      	movs	r2, #10
 8001e76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e78:	4804      	ldr	r0, [pc, #16]	; (8001e8c <MX_SPI1_Init+0x64>)
 8001e7a:	f002 fd77 	bl	800496c <HAL_SPI_Init>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e84:	f7ff fb8c 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	2000023c 	.word	0x2000023c
 8001e90:	40013000 	.word	0x40013000

08001e94 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 0310 	add.w	r3, r7, #16
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a1b      	ldr	r2, [pc, #108]	; (8001f1c <HAL_SPI_MspInit+0x88>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d12f      	bne.n	8001f14 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001eb4:	4b1a      	ldr	r3, [pc, #104]	; (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	4a19      	ldr	r2, [pc, #100]	; (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001eba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ebe:	6193      	str	r3, [r2, #24]
 8001ec0:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ecc:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4a13      	ldr	r2, [pc, #76]	; (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001ed2:	f043 0304 	orr.w	r3, r3, #4
 8001ed6:	6193      	str	r3, [r2, #24]
 8001ed8:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <HAL_SPI_MspInit+0x8c>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001ee4:	23a0      	movs	r3, #160	; 0xa0
 8001ee6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eec:	2303      	movs	r3, #3
 8001eee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef0:	f107 0310 	add.w	r3, r7, #16
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480b      	ldr	r0, [pc, #44]	; (8001f24 <HAL_SPI_MspInit+0x90>)
 8001ef8:	f000 fe24 	bl	8002b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001efc:	2340      	movs	r3, #64	; 0x40
 8001efe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f08:	f107 0310 	add.w	r3, r7, #16
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4805      	ldr	r0, [pc, #20]	; (8001f24 <HAL_SPI_MspInit+0x90>)
 8001f10:	f000 fe18 	bl	8002b44 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001f14:	bf00      	nop
 8001f16:	3720      	adds	r7, #32
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40013000 	.word	0x40013000
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40010800 	.word	0x40010800

08001f28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f2e:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <HAL_MspInit+0x5c>)
 8001f30:	699b      	ldr	r3, [r3, #24]
 8001f32:	4a14      	ldr	r2, [pc, #80]	; (8001f84 <HAL_MspInit+0x5c>)
 8001f34:	f043 0301 	orr.w	r3, r3, #1
 8001f38:	6193      	str	r3, [r2, #24]
 8001f3a:	4b12      	ldr	r3, [pc, #72]	; (8001f84 <HAL_MspInit+0x5c>)
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f46:	4b0f      	ldr	r3, [pc, #60]	; (8001f84 <HAL_MspInit+0x5c>)
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	4a0e      	ldr	r2, [pc, #56]	; (8001f84 <HAL_MspInit+0x5c>)
 8001f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f50:	61d3      	str	r3, [r2, #28]
 8001f52:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <HAL_MspInit+0x5c>)
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f5a:	607b      	str	r3, [r7, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f5e:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <HAL_MspInit+0x60>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	4a04      	ldr	r2, [pc, #16]	; (8001f88 <HAL_MspInit+0x60>)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40010000 	.word	0x40010000

08001f8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f90:	e7fe      	b.n	8001f90 <NMI_Handler+0x4>

08001f92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f96:	e7fe      	b.n	8001f96 <HardFault_Handler+0x4>

08001f98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f9c:	e7fe      	b.n	8001f9c <MemManage_Handler+0x4>

08001f9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fa2:	e7fe      	b.n	8001fa2 <BusFault_Handler+0x4>

08001fa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fa8:	e7fe      	b.n	8001fa8 <UsageFault_Handler+0x4>

08001faa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001faa:	b480      	push	{r7}
 8001fac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bc80      	pop	{r7}
 8001fb4:	4770      	bx	lr

08001fb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr

08001fc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr

08001fce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fd2:	f000 f9dd 	bl	8002390 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fe0:	4802      	ldr	r0, [pc, #8]	; (8001fec <TIM2_IRQHandler+0x10>)
 8001fe2:	f002 fd72 	bl	8004aca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20000298 	.word	0x20000298

08001ff0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ff4:	4802      	ldr	r0, [pc, #8]	; (8002000 <USART1_IRQHandler+0x10>)
 8001ff6:	f003 f8f5 	bl	80051e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	200002d8 	.word	0x200002d8

08002004 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b086      	sub	sp, #24
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800200c:	4a14      	ldr	r2, [pc, #80]	; (8002060 <_sbrk+0x5c>)
 800200e:	4b15      	ldr	r3, [pc, #84]	; (8002064 <_sbrk+0x60>)
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002018:	4b13      	ldr	r3, [pc, #76]	; (8002068 <_sbrk+0x64>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d102      	bne.n	8002026 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002020:	4b11      	ldr	r3, [pc, #68]	; (8002068 <_sbrk+0x64>)
 8002022:	4a12      	ldr	r2, [pc, #72]	; (800206c <_sbrk+0x68>)
 8002024:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002026:	4b10      	ldr	r3, [pc, #64]	; (8002068 <_sbrk+0x64>)
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4413      	add	r3, r2
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	429a      	cmp	r2, r3
 8002032:	d207      	bcs.n	8002044 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002034:	f003 fbe4 	bl	8005800 <__errno>
 8002038:	4603      	mov	r3, r0
 800203a:	220c      	movs	r2, #12
 800203c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800203e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002042:	e009      	b.n	8002058 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002044:	4b08      	ldr	r3, [pc, #32]	; (8002068 <_sbrk+0x64>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800204a:	4b07      	ldr	r3, [pc, #28]	; (8002068 <_sbrk+0x64>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4413      	add	r3, r2
 8002052:	4a05      	ldr	r2, [pc, #20]	; (8002068 <_sbrk+0x64>)
 8002054:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002056:	68fb      	ldr	r3, [r7, #12]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20005000 	.word	0x20005000
 8002064:	00000400 	.word	0x00000400
 8002068:	20000294 	.word	0x20000294
 800206c:	20000330 	.word	0x20000330

08002070 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002074:	4b15      	ldr	r3, [pc, #84]	; (80020cc <SystemInit+0x5c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a14      	ldr	r2, [pc, #80]	; (80020cc <SystemInit+0x5c>)
 800207a:	f043 0301 	orr.w	r3, r3, #1
 800207e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002080:	4b12      	ldr	r3, [pc, #72]	; (80020cc <SystemInit+0x5c>)
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	4911      	ldr	r1, [pc, #68]	; (80020cc <SystemInit+0x5c>)
 8002086:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <SystemInit+0x60>)
 8002088:	4013      	ands	r3, r2
 800208a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800208c:	4b0f      	ldr	r3, [pc, #60]	; (80020cc <SystemInit+0x5c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a0e      	ldr	r2, [pc, #56]	; (80020cc <SystemInit+0x5c>)
 8002092:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002096:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800209a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800209c:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <SystemInit+0x5c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a0a      	ldr	r2, [pc, #40]	; (80020cc <SystemInit+0x5c>)
 80020a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020a6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80020a8:	4b08      	ldr	r3, [pc, #32]	; (80020cc <SystemInit+0x5c>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	4a07      	ldr	r2, [pc, #28]	; (80020cc <SystemInit+0x5c>)
 80020ae:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80020b2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80020b4:	4b05      	ldr	r3, [pc, #20]	; (80020cc <SystemInit+0x5c>)
 80020b6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80020ba:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80020bc:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <SystemInit+0x64>)
 80020be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020c2:	609a      	str	r2, [r3, #8]
#endif 
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bc80      	pop	{r7}
 80020ca:	4770      	bx	lr
 80020cc:	40021000 	.word	0x40021000
 80020d0:	f8ff0000 	.word	0xf8ff0000
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020de:	f107 0308 	add.w	r3, r7, #8
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	605a      	str	r2, [r3, #4]
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ec:	463b      	mov	r3, r7
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020f4:	4b1e      	ldr	r3, [pc, #120]	; (8002170 <MX_TIM2_Init+0x98>)
 80020f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 720-1;
 80020fc:	4b1c      	ldr	r3, [pc, #112]	; (8002170 <MX_TIM2_Init+0x98>)
 80020fe:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002102:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002104:	4b1a      	ldr	r3, [pc, #104]	; (8002170 <MX_TIM2_Init+0x98>)
 8002106:	2200      	movs	r2, #0
 8002108:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800210a:	4b19      	ldr	r3, [pc, #100]	; (8002170 <MX_TIM2_Init+0x98>)
 800210c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002110:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002112:	4b17      	ldr	r3, [pc, #92]	; (8002170 <MX_TIM2_Init+0x98>)
 8002114:	2200      	movs	r2, #0
 8002116:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002118:	4b15      	ldr	r3, [pc, #84]	; (8002170 <MX_TIM2_Init+0x98>)
 800211a:	2200      	movs	r2, #0
 800211c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800211e:	4814      	ldr	r0, [pc, #80]	; (8002170 <MX_TIM2_Init+0x98>)
 8002120:	f002 fc85 	bl	8004a2e <HAL_TIM_Base_Init>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800212a:	f7ff fa39 	bl	80015a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800212e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002132:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002134:	f107 0308 	add.w	r3, r7, #8
 8002138:	4619      	mov	r1, r3
 800213a:	480d      	ldr	r0, [pc, #52]	; (8002170 <MX_TIM2_Init+0x98>)
 800213c:	f002 fdcd 	bl	8004cda <HAL_TIM_ConfigClockSource>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002146:	f7ff fa2b 	bl	80015a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800214a:	2300      	movs	r3, #0
 800214c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800214e:	2300      	movs	r3, #0
 8002150:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002152:	463b      	mov	r3, r7
 8002154:	4619      	mov	r1, r3
 8002156:	4806      	ldr	r0, [pc, #24]	; (8002170 <MX_TIM2_Init+0x98>)
 8002158:	f002 ffa0 	bl	800509c <HAL_TIMEx_MasterConfigSynchronization>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002162:	f7ff fa1d 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002166:	bf00      	nop
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000298 	.word	0x20000298

08002174 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002184:	d113      	bne.n	80021ae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002186:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <HAL_TIM_Base_MspInit+0x44>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	4a0b      	ldr	r2, [pc, #44]	; (80021b8 <HAL_TIM_Base_MspInit+0x44>)
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	61d3      	str	r3, [r2, #28]
 8002192:	4b09      	ldr	r3, [pc, #36]	; (80021b8 <HAL_TIM_Base_MspInit+0x44>)
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800219e:	2200      	movs	r2, #0
 80021a0:	2100      	movs	r1, #0
 80021a2:	201c      	movs	r0, #28
 80021a4:	f000 fc21 	bl	80029ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021a8:	201c      	movs	r0, #28
 80021aa:	f000 fc3a 	bl	8002a22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40021000 	.word	0x40021000

080021bc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021c0:	4b11      	ldr	r3, [pc, #68]	; (8002208 <MX_USART1_UART_Init+0x4c>)
 80021c2:	4a12      	ldr	r2, [pc, #72]	; (800220c <MX_USART1_UART_Init+0x50>)
 80021c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021c6:	4b10      	ldr	r3, [pc, #64]	; (8002208 <MX_USART1_UART_Init+0x4c>)
 80021c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ce:	4b0e      	ldr	r3, [pc, #56]	; (8002208 <MX_USART1_UART_Init+0x4c>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021d4:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <MX_USART1_UART_Init+0x4c>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021da:	4b0b      	ldr	r3, [pc, #44]	; (8002208 <MX_USART1_UART_Init+0x4c>)
 80021dc:	2200      	movs	r2, #0
 80021de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021e0:	4b09      	ldr	r3, [pc, #36]	; (8002208 <MX_USART1_UART_Init+0x4c>)
 80021e2:	220c      	movs	r2, #12
 80021e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e6:	4b08      	ldr	r3, [pc, #32]	; (8002208 <MX_USART1_UART_Init+0x4c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021ec:	4b06      	ldr	r3, [pc, #24]	; (8002208 <MX_USART1_UART_Init+0x4c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021f2:	4805      	ldr	r0, [pc, #20]	; (8002208 <MX_USART1_UART_Init+0x4c>)
 80021f4:	f002 ffa8 	bl	8005148 <HAL_UART_Init>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021fe:	f7ff f9cf 	bl	80015a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	200002d8 	.word	0x200002d8
 800220c:	40013800 	.word	0x40013800

08002210 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b088      	sub	sp, #32
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 0310 	add.w	r3, r7, #16
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a20      	ldr	r2, [pc, #128]	; (80022ac <HAL_UART_MspInit+0x9c>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d139      	bne.n	80022a4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002230:	4b1f      	ldr	r3, [pc, #124]	; (80022b0 <HAL_UART_MspInit+0xa0>)
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	4a1e      	ldr	r2, [pc, #120]	; (80022b0 <HAL_UART_MspInit+0xa0>)
 8002236:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800223a:	6193      	str	r3, [r2, #24]
 800223c:	4b1c      	ldr	r3, [pc, #112]	; (80022b0 <HAL_UART_MspInit+0xa0>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002248:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <HAL_UART_MspInit+0xa0>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	4a18      	ldr	r2, [pc, #96]	; (80022b0 <HAL_UART_MspInit+0xa0>)
 800224e:	f043 0304 	orr.w	r3, r3, #4
 8002252:	6193      	str	r3, [r2, #24]
 8002254:	4b16      	ldr	r3, [pc, #88]	; (80022b0 <HAL_UART_MspInit+0xa0>)
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	f003 0304 	and.w	r3, r3, #4
 800225c:	60bb      	str	r3, [r7, #8]
 800225e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002260:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002264:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002266:	2302      	movs	r3, #2
 8002268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800226a:	2303      	movs	r3, #3
 800226c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226e:	f107 0310 	add.w	r3, r7, #16
 8002272:	4619      	mov	r1, r3
 8002274:	480f      	ldr	r0, [pc, #60]	; (80022b4 <HAL_UART_MspInit+0xa4>)
 8002276:	f000 fc65 	bl	8002b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800227a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800227e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002288:	f107 0310 	add.w	r3, r7, #16
 800228c:	4619      	mov	r1, r3
 800228e:	4809      	ldr	r0, [pc, #36]	; (80022b4 <HAL_UART_MspInit+0xa4>)
 8002290:	f000 fc58 	bl	8002b44 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002294:	2200      	movs	r2, #0
 8002296:	2100      	movs	r1, #0
 8002298:	2025      	movs	r0, #37	; 0x25
 800229a:	f000 fba6 	bl	80029ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800229e:	2025      	movs	r0, #37	; 0x25
 80022a0:	f000 fbbf 	bl	8002a22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80022a4:	bf00      	nop
 80022a6:	3720      	adds	r7, #32
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40013800 	.word	0x40013800
 80022b0:	40021000 	.word	0x40021000
 80022b4:	40010800 	.word	0x40010800

080022b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80022b8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80022ba:	e003      	b.n	80022c4 <LoopCopyDataInit>

080022bc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80022bc:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80022be:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80022c0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80022c2:	3104      	adds	r1, #4

080022c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80022c4:	480a      	ldr	r0, [pc, #40]	; (80022f0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80022c6:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80022c8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80022ca:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80022cc:	d3f6      	bcc.n	80022bc <CopyDataInit>
  ldr r2, =_sbss
 80022ce:	4a0a      	ldr	r2, [pc, #40]	; (80022f8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80022d0:	e002      	b.n	80022d8 <LoopFillZerobss>

080022d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80022d2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80022d4:	f842 3b04 	str.w	r3, [r2], #4

080022d8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80022d8:	4b08      	ldr	r3, [pc, #32]	; (80022fc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80022da:	429a      	cmp	r2, r3
  bcc FillZerobss
 80022dc:	d3f9      	bcc.n	80022d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80022de:	f7ff fec7 	bl	8002070 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022e2:	f003 fa93 	bl	800580c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022e6:	f7ff f867 	bl	80013b8 <main>
  bx lr
 80022ea:	4770      	bx	lr
  ldr r3, =_sidata
 80022ec:	08006314 	.word	0x08006314
  ldr r0, =_sdata
 80022f0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80022f4:	200000f4 	.word	0x200000f4
  ldr r2, =_sbss
 80022f8:	200000f4 	.word	0x200000f4
  ldr r3, = _ebss
 80022fc:	2000032c 	.word	0x2000032c

08002300 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002300:	e7fe      	b.n	8002300 <ADC1_2_IRQHandler>
	...

08002304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002308:	4b08      	ldr	r3, [pc, #32]	; (800232c <HAL_Init+0x28>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a07      	ldr	r2, [pc, #28]	; (800232c <HAL_Init+0x28>)
 800230e:	f043 0310 	orr.w	r3, r3, #16
 8002312:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002314:	2003      	movs	r0, #3
 8002316:	f000 fb5d 	bl	80029d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800231a:	200f      	movs	r0, #15
 800231c:	f000 f808 	bl	8002330 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002320:	f7ff fe02 	bl	8001f28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40022000 	.word	0x40022000

08002330 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002338:	4b12      	ldr	r3, [pc, #72]	; (8002384 <HAL_InitTick+0x54>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b12      	ldr	r3, [pc, #72]	; (8002388 <HAL_InitTick+0x58>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	4619      	mov	r1, r3
 8002342:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002346:	fbb3 f3f1 	udiv	r3, r3, r1
 800234a:	fbb2 f3f3 	udiv	r3, r2, r3
 800234e:	4618      	mov	r0, r3
 8002350:	f000 fb75 	bl	8002a3e <HAL_SYSTICK_Config>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e00e      	b.n	800237c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b0f      	cmp	r3, #15
 8002362:	d80a      	bhi.n	800237a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002364:	2200      	movs	r2, #0
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800236c:	f000 fb3d 	bl	80029ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002370:	4a06      	ldr	r2, [pc, #24]	; (800238c <HAL_InitTick+0x5c>)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	e000      	b.n	800237c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
}
 800237c:	4618      	mov	r0, r3
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20000084 	.word	0x20000084
 8002388:	2000008c 	.word	0x2000008c
 800238c:	20000088 	.word	0x20000088

08002390 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002394:	4b05      	ldr	r3, [pc, #20]	; (80023ac <HAL_IncTick+0x1c>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	461a      	mov	r2, r3
 800239a:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <HAL_IncTick+0x20>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4413      	add	r3, r2
 80023a0:	4a03      	ldr	r2, [pc, #12]	; (80023b0 <HAL_IncTick+0x20>)
 80023a2:	6013      	str	r3, [r2, #0]
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr
 80023ac:	2000008c 	.word	0x2000008c
 80023b0:	20000318 	.word	0x20000318

080023b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return uwTick;
 80023b8:	4b02      	ldr	r3, [pc, #8]	; (80023c4 <HAL_GetTick+0x10>)
 80023ba:	681b      	ldr	r3, [r3, #0]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	bc80      	pop	{r7}
 80023c2:	4770      	bx	lr
 80023c4:	20000318 	.word	0x20000318

080023c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d0:	f7ff fff0 	bl	80023b4 <HAL_GetTick>
 80023d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023e0:	d005      	beq.n	80023ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e2:	4b0a      	ldr	r3, [pc, #40]	; (800240c <HAL_Delay+0x44>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4413      	add	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023ee:	bf00      	nop
 80023f0:	f7ff ffe0 	bl	80023b4 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d8f7      	bhi.n	80023f0 <HAL_Delay+0x28>
  {
  }
}
 8002400:	bf00      	nop
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	2000008c 	.word	0x2000008c

08002410 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002418:	2300      	movs	r3, #0
 800241a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800241c:	2300      	movs	r3, #0
 800241e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002424:	2300      	movs	r3, #0
 8002426:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d101      	bne.n	8002432 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e0be      	b.n	80025b0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	2b00      	cmp	r3, #0
 800243e:	d109      	bne.n	8002454 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7fe fbf6 	bl	8000c40 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f000 f9b7 	bl	80027c8 <ADC_ConversionStop_Disable>
 800245a:	4603      	mov	r3, r0
 800245c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002462:	f003 0310 	and.w	r3, r3, #16
 8002466:	2b00      	cmp	r3, #0
 8002468:	f040 8099 	bne.w	800259e <HAL_ADC_Init+0x18e>
 800246c:	7dfb      	ldrb	r3, [r7, #23]
 800246e:	2b00      	cmp	r3, #0
 8002470:	f040 8095 	bne.w	800259e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002478:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800247c:	f023 0302 	bic.w	r3, r3, #2
 8002480:	f043 0202 	orr.w	r2, r3, #2
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002490:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	7b1b      	ldrb	r3, [r3, #12]
 8002496:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002498:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	4313      	orrs	r3, r2
 800249e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024a8:	d003      	beq.n	80024b2 <HAL_ADC_Init+0xa2>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d102      	bne.n	80024b8 <HAL_ADC_Init+0xa8>
 80024b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024b6:	e000      	b.n	80024ba <HAL_ADC_Init+0xaa>
 80024b8:	2300      	movs	r3, #0
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	7d1b      	ldrb	r3, [r3, #20]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d119      	bne.n	80024fc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	7b1b      	ldrb	r3, [r3, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d109      	bne.n	80024e4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	3b01      	subs	r3, #1
 80024d6:	035a      	lsls	r2, r3, #13
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	4313      	orrs	r3, r2
 80024dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024e0:	613b      	str	r3, [r7, #16]
 80024e2:	e00b      	b.n	80024fc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e8:	f043 0220 	orr.w	r2, r3, #32
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f4:	f043 0201 	orr.w	r2, r3, #1
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	430a      	orrs	r2, r1
 800250e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	4b28      	ldr	r3, [pc, #160]	; (80025b8 <HAL_ADC_Init+0x1a8>)
 8002518:	4013      	ands	r3, r2
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	68b9      	ldr	r1, [r7, #8]
 8002520:	430b      	orrs	r3, r1
 8002522:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800252c:	d003      	beq.n	8002536 <HAL_ADC_Init+0x126>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d104      	bne.n	8002540 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	3b01      	subs	r3, #1
 800253c:	051b      	lsls	r3, r3, #20
 800253e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002546:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	430a      	orrs	r2, r1
 8002552:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	4b18      	ldr	r3, [pc, #96]	; (80025bc <HAL_ADC_Init+0x1ac>)
 800255c:	4013      	ands	r3, r2
 800255e:	68ba      	ldr	r2, [r7, #8]
 8002560:	429a      	cmp	r2, r3
 8002562:	d10b      	bne.n	800257c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800256e:	f023 0303 	bic.w	r3, r3, #3
 8002572:	f043 0201 	orr.w	r2, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800257a:	e018      	b.n	80025ae <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002580:	f023 0312 	bic.w	r3, r3, #18
 8002584:	f043 0210 	orr.w	r2, r3, #16
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002590:	f043 0201 	orr.w	r2, r3, #1
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800259c:	e007      	b.n	80025ae <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a2:	f043 0210 	orr.w	r2, r3, #16
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	ffe1f7fd 	.word	0xffe1f7fd
 80025bc:	ff1f0efe 	.word	0xff1f0efe

080025c0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	370c      	adds	r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025e2:	2300      	movs	r3, #0
 80025e4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_ADC_ConfigChannel+0x20>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e0dc      	b.n	80027b2 <HAL_ADC_ConfigChannel+0x1da>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	2b06      	cmp	r3, #6
 8002606:	d81c      	bhi.n	8002642 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	4613      	mov	r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4413      	add	r3, r2
 8002618:	3b05      	subs	r3, #5
 800261a:	221f      	movs	r2, #31
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	43db      	mvns	r3, r3
 8002622:	4019      	ands	r1, r3
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	6818      	ldr	r0, [r3, #0]
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	4613      	mov	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	3b05      	subs	r3, #5
 8002634:	fa00 f203 	lsl.w	r2, r0, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	635a      	str	r2, [r3, #52]	; 0x34
 8002640:	e03c      	b.n	80026bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2b0c      	cmp	r3, #12
 8002648:	d81c      	bhi.n	8002684 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	3b23      	subs	r3, #35	; 0x23
 800265c:	221f      	movs	r2, #31
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	4019      	ands	r1, r3
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	6818      	ldr	r0, [r3, #0]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	4613      	mov	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	4413      	add	r3, r2
 8002674:	3b23      	subs	r3, #35	; 0x23
 8002676:	fa00 f203 	lsl.w	r2, r0, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	430a      	orrs	r2, r1
 8002680:	631a      	str	r2, [r3, #48]	; 0x30
 8002682:	e01b      	b.n	80026bc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	4613      	mov	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	4413      	add	r3, r2
 8002694:	3b41      	subs	r3, #65	; 0x41
 8002696:	221f      	movs	r2, #31
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	43db      	mvns	r3, r3
 800269e:	4019      	ands	r1, r3
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	6818      	ldr	r0, [r3, #0]
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	3b41      	subs	r3, #65	; 0x41
 80026b0:	fa00 f203 	lsl.w	r2, r0, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b09      	cmp	r3, #9
 80026c2:	d91c      	bls.n	80026fe <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68d9      	ldr	r1, [r3, #12]
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	4613      	mov	r3, r2
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	4413      	add	r3, r2
 80026d4:	3b1e      	subs	r3, #30
 80026d6:	2207      	movs	r2, #7
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	4019      	ands	r1, r3
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	6898      	ldr	r0, [r3, #8]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	4613      	mov	r3, r2
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	4413      	add	r3, r2
 80026ee:	3b1e      	subs	r3, #30
 80026f0:	fa00 f203 	lsl.w	r2, r0, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	430a      	orrs	r2, r1
 80026fa:	60da      	str	r2, [r3, #12]
 80026fc:	e019      	b.n	8002732 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6919      	ldr	r1, [r3, #16]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	4613      	mov	r3, r2
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	4413      	add	r3, r2
 800270e:	2207      	movs	r2, #7
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43db      	mvns	r3, r3
 8002716:	4019      	ands	r1, r3
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	6898      	ldr	r0, [r3, #8]
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	4613      	mov	r3, r2
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	4413      	add	r3, r2
 8002726:	fa00 f203 	lsl.w	r2, r0, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	430a      	orrs	r2, r1
 8002730:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2b10      	cmp	r3, #16
 8002738:	d003      	beq.n	8002742 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800273e:	2b11      	cmp	r3, #17
 8002740:	d132      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a1d      	ldr	r2, [pc, #116]	; (80027bc <HAL_ADC_ConfigChannel+0x1e4>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d125      	bne.n	8002798 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d126      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002768:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b10      	cmp	r3, #16
 8002770:	d11a      	bne.n	80027a8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002772:	4b13      	ldr	r3, [pc, #76]	; (80027c0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a13      	ldr	r2, [pc, #76]	; (80027c4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002778:	fba2 2303 	umull	r2, r3, r2, r3
 800277c:	0c9a      	lsrs	r2, r3, #18
 800277e:	4613      	mov	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4413      	add	r3, r2
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002788:	e002      	b.n	8002790 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	3b01      	subs	r3, #1
 800278e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f9      	bne.n	800278a <HAL_ADC_ConfigChannel+0x1b2>
 8002796:	e007      	b.n	80027a8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279c:	f043 0220 	orr.w	r2, r3, #32
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80027b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr
 80027bc:	40012400 	.word	0x40012400
 80027c0:	20000084 	.word	0x20000084
 80027c4:	431bde83 	.word	0x431bde83

080027c8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027d0:	2300      	movs	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d127      	bne.n	8002832 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f022 0201 	bic.w	r2, r2, #1
 80027f0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80027f2:	f7ff fddf 	bl	80023b4 <HAL_GetTick>
 80027f6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80027f8:	e014      	b.n	8002824 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80027fa:	f7ff fddb 	bl	80023b4 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b02      	cmp	r3, #2
 8002806:	d90d      	bls.n	8002824 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280c:	f043 0210 	orr.w	r2, r3, #16
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002818:	f043 0201 	orr.w	r2, r3, #1
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e007      	b.n	8002834 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b01      	cmp	r3, #1
 8002830:	d0e3      	beq.n	80027fa <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002832:	2300      	movs	r3, #0
}
 8002834:	4618      	mov	r0, r3
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002858:	4013      	ands	r3, r2
 800285a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002864:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800286c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800286e:	4a04      	ldr	r2, [pc, #16]	; (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	60d3      	str	r3, [r2, #12]
}
 8002874:	bf00      	nop
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002888:	4b04      	ldr	r3, [pc, #16]	; (800289c <__NVIC_GetPriorityGrouping+0x18>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	0a1b      	lsrs	r3, r3, #8
 800288e:	f003 0307 	and.w	r3, r3, #7
}
 8002892:	4618      	mov	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	db0b      	blt.n	80028ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	f003 021f 	and.w	r2, r3, #31
 80028b8:	4906      	ldr	r1, [pc, #24]	; (80028d4 <__NVIC_EnableIRQ+0x34>)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	095b      	lsrs	r3, r3, #5
 80028c0:	2001      	movs	r0, #1
 80028c2:	fa00 f202 	lsl.w	r2, r0, r2
 80028c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bc80      	pop	{r7}
 80028d2:	4770      	bx	lr
 80028d4:	e000e100 	.word	0xe000e100

080028d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	6039      	str	r1, [r7, #0]
 80028e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	db0a      	blt.n	8002902 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	490c      	ldr	r1, [pc, #48]	; (8002924 <__NVIC_SetPriority+0x4c>)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	0112      	lsls	r2, r2, #4
 80028f8:	b2d2      	uxtb	r2, r2
 80028fa:	440b      	add	r3, r1
 80028fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002900:	e00a      	b.n	8002918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	b2da      	uxtb	r2, r3
 8002906:	4908      	ldr	r1, [pc, #32]	; (8002928 <__NVIC_SetPriority+0x50>)
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	3b04      	subs	r3, #4
 8002910:	0112      	lsls	r2, r2, #4
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	440b      	add	r3, r1
 8002916:	761a      	strb	r2, [r3, #24]
}
 8002918:	bf00      	nop
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	bc80      	pop	{r7}
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	e000e100 	.word	0xe000e100
 8002928:	e000ed00 	.word	0xe000ed00

0800292c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800292c:	b480      	push	{r7}
 800292e:	b089      	sub	sp, #36	; 0x24
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	f1c3 0307 	rsb	r3, r3, #7
 8002946:	2b04      	cmp	r3, #4
 8002948:	bf28      	it	cs
 800294a:	2304      	movcs	r3, #4
 800294c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3304      	adds	r3, #4
 8002952:	2b06      	cmp	r3, #6
 8002954:	d902      	bls.n	800295c <NVIC_EncodePriority+0x30>
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	3b03      	subs	r3, #3
 800295a:	e000      	b.n	800295e <NVIC_EncodePriority+0x32>
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002960:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43da      	mvns	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	401a      	ands	r2, r3
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002974:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	fa01 f303 	lsl.w	r3, r1, r3
 800297e:	43d9      	mvns	r1, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002984:	4313      	orrs	r3, r2
         );
}
 8002986:	4618      	mov	r0, r3
 8002988:	3724      	adds	r7, #36	; 0x24
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3b01      	subs	r3, #1
 800299c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029a0:	d301      	bcc.n	80029a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029a2:	2301      	movs	r3, #1
 80029a4:	e00f      	b.n	80029c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029a6:	4a0a      	ldr	r2, [pc, #40]	; (80029d0 <SysTick_Config+0x40>)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ae:	210f      	movs	r1, #15
 80029b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029b4:	f7ff ff90 	bl	80028d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029b8:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <SysTick_Config+0x40>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029be:	4b04      	ldr	r3, [pc, #16]	; (80029d0 <SysTick_Config+0x40>)
 80029c0:	2207      	movs	r2, #7
 80029c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	e000e010 	.word	0xe000e010

080029d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7ff ff2d 	bl	800283c <__NVIC_SetPriorityGrouping>
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b086      	sub	sp, #24
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	4603      	mov	r3, r0
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
 80029f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029fc:	f7ff ff42 	bl	8002884 <__NVIC_GetPriorityGrouping>
 8002a00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	68b9      	ldr	r1, [r7, #8]
 8002a06:	6978      	ldr	r0, [r7, #20]
 8002a08:	f7ff ff90 	bl	800292c <NVIC_EncodePriority>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a12:	4611      	mov	r1, r2
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff ff5f 	bl	80028d8 <__NVIC_SetPriority>
}
 8002a1a:	bf00      	nop
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b082      	sub	sp, #8
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	4603      	mov	r3, r0
 8002a2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff ff35 	bl	80028a0 <__NVIC_EnableIRQ>
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7ff ffa2 	bl	8002990 <SysTick_Config>
 8002a4c:	4603      	mov	r3, r0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d005      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2204      	movs	r2, #4
 8002a72:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	73fb      	strb	r3, [r7, #15]
 8002a78:	e051      	b.n	8002b1e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 020e 	bic.w	r2, r2, #14
 8002a88:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0201 	bic.w	r2, r2, #1
 8002a98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a22      	ldr	r2, [pc, #136]	; (8002b28 <HAL_DMA_Abort_IT+0xd0>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d029      	beq.n	8002af8 <HAL_DMA_Abort_IT+0xa0>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a20      	ldr	r2, [pc, #128]	; (8002b2c <HAL_DMA_Abort_IT+0xd4>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d022      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x9c>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a1f      	ldr	r2, [pc, #124]	; (8002b30 <HAL_DMA_Abort_IT+0xd8>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d01a      	beq.n	8002aee <HAL_DMA_Abort_IT+0x96>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a1d      	ldr	r2, [pc, #116]	; (8002b34 <HAL_DMA_Abort_IT+0xdc>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d012      	beq.n	8002ae8 <HAL_DMA_Abort_IT+0x90>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a1c      	ldr	r2, [pc, #112]	; (8002b38 <HAL_DMA_Abort_IT+0xe0>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d00a      	beq.n	8002ae2 <HAL_DMA_Abort_IT+0x8a>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a1a      	ldr	r2, [pc, #104]	; (8002b3c <HAL_DMA_Abort_IT+0xe4>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d102      	bne.n	8002adc <HAL_DMA_Abort_IT+0x84>
 8002ad6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002ada:	e00e      	b.n	8002afa <HAL_DMA_Abort_IT+0xa2>
 8002adc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ae0:	e00b      	b.n	8002afa <HAL_DMA_Abort_IT+0xa2>
 8002ae2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ae6:	e008      	b.n	8002afa <HAL_DMA_Abort_IT+0xa2>
 8002ae8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aec:	e005      	b.n	8002afa <HAL_DMA_Abort_IT+0xa2>
 8002aee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002af2:	e002      	b.n	8002afa <HAL_DMA_Abort_IT+0xa2>
 8002af4:	2310      	movs	r3, #16
 8002af6:	e000      	b.n	8002afa <HAL_DMA_Abort_IT+0xa2>
 8002af8:	2301      	movs	r3, #1
 8002afa:	4a11      	ldr	r2, [pc, #68]	; (8002b40 <HAL_DMA_Abort_IT+0xe8>)
 8002afc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2201      	movs	r2, #1
 8002b02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	4798      	blx	r3
    } 
  }
  return status;
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40020008 	.word	0x40020008
 8002b2c:	4002001c 	.word	0x4002001c
 8002b30:	40020030 	.word	0x40020030
 8002b34:	40020044 	.word	0x40020044
 8002b38:	40020058 	.word	0x40020058
 8002b3c:	4002006c 	.word	0x4002006c
 8002b40:	40020000 	.word	0x40020000

08002b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b08b      	sub	sp, #44	; 0x2c
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b52:	2300      	movs	r3, #0
 8002b54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b56:	e169      	b.n	8002e2c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b58:	2201      	movs	r2, #1
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	69fa      	ldr	r2, [r7, #28]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	f040 8158 	bne.w	8002e26 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	4a9a      	ldr	r2, [pc, #616]	; (8002de4 <HAL_GPIO_Init+0x2a0>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d05e      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002b80:	4a98      	ldr	r2, [pc, #608]	; (8002de4 <HAL_GPIO_Init+0x2a0>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d875      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002b86:	4a98      	ldr	r2, [pc, #608]	; (8002de8 <HAL_GPIO_Init+0x2a4>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d058      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002b8c:	4a96      	ldr	r2, [pc, #600]	; (8002de8 <HAL_GPIO_Init+0x2a4>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d86f      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002b92:	4a96      	ldr	r2, [pc, #600]	; (8002dec <HAL_GPIO_Init+0x2a8>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d052      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002b98:	4a94      	ldr	r2, [pc, #592]	; (8002dec <HAL_GPIO_Init+0x2a8>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d869      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002b9e:	4a94      	ldr	r2, [pc, #592]	; (8002df0 <HAL_GPIO_Init+0x2ac>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d04c      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002ba4:	4a92      	ldr	r2, [pc, #584]	; (8002df0 <HAL_GPIO_Init+0x2ac>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d863      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002baa:	4a92      	ldr	r2, [pc, #584]	; (8002df4 <HAL_GPIO_Init+0x2b0>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d046      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
 8002bb0:	4a90      	ldr	r2, [pc, #576]	; (8002df4 <HAL_GPIO_Init+0x2b0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d85d      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002bb6:	2b12      	cmp	r3, #18
 8002bb8:	d82a      	bhi.n	8002c10 <HAL_GPIO_Init+0xcc>
 8002bba:	2b12      	cmp	r3, #18
 8002bbc:	d859      	bhi.n	8002c72 <HAL_GPIO_Init+0x12e>
 8002bbe:	a201      	add	r2, pc, #4	; (adr r2, 8002bc4 <HAL_GPIO_Init+0x80>)
 8002bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc4:	08002c3f 	.word	0x08002c3f
 8002bc8:	08002c19 	.word	0x08002c19
 8002bcc:	08002c2b 	.word	0x08002c2b
 8002bd0:	08002c6d 	.word	0x08002c6d
 8002bd4:	08002c73 	.word	0x08002c73
 8002bd8:	08002c73 	.word	0x08002c73
 8002bdc:	08002c73 	.word	0x08002c73
 8002be0:	08002c73 	.word	0x08002c73
 8002be4:	08002c73 	.word	0x08002c73
 8002be8:	08002c73 	.word	0x08002c73
 8002bec:	08002c73 	.word	0x08002c73
 8002bf0:	08002c73 	.word	0x08002c73
 8002bf4:	08002c73 	.word	0x08002c73
 8002bf8:	08002c73 	.word	0x08002c73
 8002bfc:	08002c73 	.word	0x08002c73
 8002c00:	08002c73 	.word	0x08002c73
 8002c04:	08002c73 	.word	0x08002c73
 8002c08:	08002c21 	.word	0x08002c21
 8002c0c:	08002c35 	.word	0x08002c35
 8002c10:	4a79      	ldr	r2, [pc, #484]	; (8002df8 <HAL_GPIO_Init+0x2b4>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d013      	beq.n	8002c3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c16:	e02c      	b.n	8002c72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	623b      	str	r3, [r7, #32]
          break;
 8002c1e:	e029      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	3304      	adds	r3, #4
 8002c26:	623b      	str	r3, [r7, #32]
          break;
 8002c28:	e024      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	3308      	adds	r3, #8
 8002c30:	623b      	str	r3, [r7, #32]
          break;
 8002c32:	e01f      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	330c      	adds	r3, #12
 8002c3a:	623b      	str	r3, [r7, #32]
          break;
 8002c3c:	e01a      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d102      	bne.n	8002c4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c46:	2304      	movs	r3, #4
 8002c48:	623b      	str	r3, [r7, #32]
          break;
 8002c4a:	e013      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d105      	bne.n	8002c60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c54:	2308      	movs	r3, #8
 8002c56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	69fa      	ldr	r2, [r7, #28]
 8002c5c:	611a      	str	r2, [r3, #16]
          break;
 8002c5e:	e009      	b.n	8002c74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c60:	2308      	movs	r3, #8
 8002c62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	615a      	str	r2, [r3, #20]
          break;
 8002c6a:	e003      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	623b      	str	r3, [r7, #32]
          break;
 8002c70:	e000      	b.n	8002c74 <HAL_GPIO_Init+0x130>
          break;
 8002c72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	2bff      	cmp	r3, #255	; 0xff
 8002c78:	d801      	bhi.n	8002c7e <HAL_GPIO_Init+0x13a>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	e001      	b.n	8002c82 <HAL_GPIO_Init+0x13e>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	3304      	adds	r3, #4
 8002c82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	2bff      	cmp	r3, #255	; 0xff
 8002c88:	d802      	bhi.n	8002c90 <HAL_GPIO_Init+0x14c>
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	e002      	b.n	8002c96 <HAL_GPIO_Init+0x152>
 8002c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c92:	3b08      	subs	r3, #8
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	210f      	movs	r1, #15
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	401a      	ands	r2, r3
 8002ca8:	6a39      	ldr	r1, [r7, #32]
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f000 80b1 	beq.w	8002e26 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cc4:	4b4d      	ldr	r3, [pc, #308]	; (8002dfc <HAL_GPIO_Init+0x2b8>)
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	4a4c      	ldr	r2, [pc, #304]	; (8002dfc <HAL_GPIO_Init+0x2b8>)
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	6193      	str	r3, [r2, #24]
 8002cd0:	4b4a      	ldr	r3, [pc, #296]	; (8002dfc <HAL_GPIO_Init+0x2b8>)
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	f003 0301 	and.w	r3, r3, #1
 8002cd8:	60bb      	str	r3, [r7, #8]
 8002cda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cdc:	4a48      	ldr	r2, [pc, #288]	; (8002e00 <HAL_GPIO_Init+0x2bc>)
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	089b      	lsrs	r3, r3, #2
 8002ce2:	3302      	adds	r3, #2
 8002ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ce8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cec:	f003 0303 	and.w	r3, r3, #3
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	220f      	movs	r2, #15
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4a40      	ldr	r2, [pc, #256]	; (8002e04 <HAL_GPIO_Init+0x2c0>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d013      	beq.n	8002d30 <HAL_GPIO_Init+0x1ec>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a3f      	ldr	r2, [pc, #252]	; (8002e08 <HAL_GPIO_Init+0x2c4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d00d      	beq.n	8002d2c <HAL_GPIO_Init+0x1e8>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4a3e      	ldr	r2, [pc, #248]	; (8002e0c <HAL_GPIO_Init+0x2c8>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d007      	beq.n	8002d28 <HAL_GPIO_Init+0x1e4>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a3d      	ldr	r2, [pc, #244]	; (8002e10 <HAL_GPIO_Init+0x2cc>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d101      	bne.n	8002d24 <HAL_GPIO_Init+0x1e0>
 8002d20:	2303      	movs	r3, #3
 8002d22:	e006      	b.n	8002d32 <HAL_GPIO_Init+0x1ee>
 8002d24:	2304      	movs	r3, #4
 8002d26:	e004      	b.n	8002d32 <HAL_GPIO_Init+0x1ee>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e002      	b.n	8002d32 <HAL_GPIO_Init+0x1ee>
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <HAL_GPIO_Init+0x1ee>
 8002d30:	2300      	movs	r3, #0
 8002d32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d34:	f002 0203 	and.w	r2, r2, #3
 8002d38:	0092      	lsls	r2, r2, #2
 8002d3a:	4093      	lsls	r3, r2
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d42:	492f      	ldr	r1, [pc, #188]	; (8002e00 <HAL_GPIO_Init+0x2bc>)
 8002d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d46:	089b      	lsrs	r3, r3, #2
 8002d48:	3302      	adds	r3, #2
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d006      	beq.n	8002d6a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d5c:	4b2d      	ldr	r3, [pc, #180]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	492c      	ldr	r1, [pc, #176]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	600b      	str	r3, [r1, #0]
 8002d68:	e006      	b.n	8002d78 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d6a:	4b2a      	ldr	r3, [pc, #168]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	43db      	mvns	r3, r3
 8002d72:	4928      	ldr	r1, [pc, #160]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d006      	beq.n	8002d92 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d84:	4b23      	ldr	r3, [pc, #140]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	4922      	ldr	r1, [pc, #136]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	604b      	str	r3, [r1, #4]
 8002d90:	e006      	b.n	8002da0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d92:	4b20      	ldr	r3, [pc, #128]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	491e      	ldr	r1, [pc, #120]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d006      	beq.n	8002dba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002dac:	4b19      	ldr	r3, [pc, #100]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	4918      	ldr	r1, [pc, #96]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	608b      	str	r3, [r1, #8]
 8002db8:	e006      	b.n	8002dc8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002dba:	4b16      	ldr	r3, [pc, #88]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	4914      	ldr	r1, [pc, #80]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d021      	beq.n	8002e18 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002dd4:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dd6:	68da      	ldr	r2, [r3, #12]
 8002dd8:	490e      	ldr	r1, [pc, #56]	; (8002e14 <HAL_GPIO_Init+0x2d0>)
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	60cb      	str	r3, [r1, #12]
 8002de0:	e021      	b.n	8002e26 <HAL_GPIO_Init+0x2e2>
 8002de2:	bf00      	nop
 8002de4:	10320000 	.word	0x10320000
 8002de8:	10310000 	.word	0x10310000
 8002dec:	10220000 	.word	0x10220000
 8002df0:	10210000 	.word	0x10210000
 8002df4:	10120000 	.word	0x10120000
 8002df8:	10110000 	.word	0x10110000
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	40010000 	.word	0x40010000
 8002e04:	40010800 	.word	0x40010800
 8002e08:	40010c00 	.word	0x40010c00
 8002e0c:	40011000 	.word	0x40011000
 8002e10:	40011400 	.word	0x40011400
 8002e14:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e18:	4b0b      	ldr	r3, [pc, #44]	; (8002e48 <HAL_GPIO_Init+0x304>)
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	43db      	mvns	r3, r3
 8002e20:	4909      	ldr	r1, [pc, #36]	; (8002e48 <HAL_GPIO_Init+0x304>)
 8002e22:	4013      	ands	r3, r2
 8002e24:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e28:	3301      	adds	r3, #1
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e32:	fa22 f303 	lsr.w	r3, r2, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f47f ae8e 	bne.w	8002b58 <HAL_GPIO_Init+0x14>
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	bf00      	nop
 8002e40:	372c      	adds	r7, #44	; 0x2c
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bc80      	pop	{r7}
 8002e46:	4770      	bx	lr
 8002e48:	40010400 	.word	0x40010400

08002e4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	460b      	mov	r3, r1
 8002e56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	887b      	ldrh	r3, [r7, #2]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d002      	beq.n	8002e6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
 8002e68:	e001      	b.n	8002e6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr

08002e7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	460b      	mov	r3, r1
 8002e84:	807b      	strh	r3, [r7, #2]
 8002e86:	4613      	mov	r3, r2
 8002e88:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e8a:	787b      	ldrb	r3, [r7, #1]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e90:	887a      	ldrh	r2, [r7, #2]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e96:	e003      	b.n	8002ea0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e98:	887b      	ldrh	r3, [r7, #2]
 8002e9a:	041a      	lsls	r2, r3, #16
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	611a      	str	r2, [r3, #16]
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr
	...

08002eac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e11b      	b.n	80030f6 <HAL_I2C_Init+0x24a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7fe f8ea 	bl	80010ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2224      	movs	r2, #36	; 0x24
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ef0:	f001 fc40 	bl	8004774 <HAL_RCC_GetPCLK1Freq>
 8002ef4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	4a81      	ldr	r2, [pc, #516]	; (8003100 <HAL_I2C_Init+0x254>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d807      	bhi.n	8002f10 <HAL_I2C_Init+0x64>
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4a80      	ldr	r2, [pc, #512]	; (8003104 <HAL_I2C_Init+0x258>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	bf94      	ite	ls
 8002f08:	2301      	movls	r3, #1
 8002f0a:	2300      	movhi	r3, #0
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	e006      	b.n	8002f1e <HAL_I2C_Init+0x72>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4a7d      	ldr	r2, [pc, #500]	; (8003108 <HAL_I2C_Init+0x25c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	bf94      	ite	ls
 8002f18:	2301      	movls	r3, #1
 8002f1a:	2300      	movhi	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e0e7      	b.n	80030f6 <HAL_I2C_Init+0x24a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	4a78      	ldr	r2, [pc, #480]	; (800310c <HAL_I2C_Init+0x260>)
 8002f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2e:	0c9b      	lsrs	r3, r3, #18
 8002f30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	430a      	orrs	r2, r1
 8002f44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	4a6a      	ldr	r2, [pc, #424]	; (8003100 <HAL_I2C_Init+0x254>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d802      	bhi.n	8002f60 <HAL_I2C_Init+0xb4>
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	e009      	b.n	8002f74 <HAL_I2C_Init+0xc8>
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f66:	fb02 f303 	mul.w	r3, r2, r3
 8002f6a:	4a69      	ldr	r2, [pc, #420]	; (8003110 <HAL_I2C_Init+0x264>)
 8002f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f70:	099b      	lsrs	r3, r3, #6
 8002f72:	3301      	adds	r3, #1
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6812      	ldr	r2, [r2, #0]
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f86:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	495c      	ldr	r1, [pc, #368]	; (8003100 <HAL_I2C_Init+0x254>)
 8002f90:	428b      	cmp	r3, r1
 8002f92:	d819      	bhi.n	8002fc8 <HAL_I2C_Init+0x11c>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	1e59      	subs	r1, r3, #1
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fa2:	1c59      	adds	r1, r3, #1
 8002fa4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002fa8:	400b      	ands	r3, r1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00a      	beq.n	8002fc4 <HAL_I2C_Init+0x118>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1e59      	subs	r1, r3, #1
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc2:	e051      	b.n	8003068 <HAL_I2C_Init+0x1bc>
 8002fc4:	2304      	movs	r3, #4
 8002fc6:	e04f      	b.n	8003068 <HAL_I2C_Init+0x1bc>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d111      	bne.n	8002ff4 <HAL_I2C_Init+0x148>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	1e58      	subs	r0, r3, #1
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6859      	ldr	r1, [r3, #4]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	440b      	add	r3, r1
 8002fde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	bf0c      	ite	eq
 8002fec:	2301      	moveq	r3, #1
 8002fee:	2300      	movne	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	e012      	b.n	800301a <HAL_I2C_Init+0x16e>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	1e58      	subs	r0, r3, #1
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6859      	ldr	r1, [r3, #4]
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	0099      	lsls	r1, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	fbb0 f3f3 	udiv	r3, r0, r3
 800300a:	3301      	adds	r3, #1
 800300c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003010:	2b00      	cmp	r3, #0
 8003012:	bf0c      	ite	eq
 8003014:	2301      	moveq	r3, #1
 8003016:	2300      	movne	r3, #0
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <HAL_I2C_Init+0x176>
 800301e:	2301      	movs	r3, #1
 8003020:	e022      	b.n	8003068 <HAL_I2C_Init+0x1bc>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10e      	bne.n	8003048 <HAL_I2C_Init+0x19c>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1e58      	subs	r0, r3, #1
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6859      	ldr	r1, [r3, #4]
 8003032:	460b      	mov	r3, r1
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	440b      	add	r3, r1
 8003038:	fbb0 f3f3 	udiv	r3, r0, r3
 800303c:	3301      	adds	r3, #1
 800303e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003042:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003046:	e00f      	b.n	8003068 <HAL_I2C_Init+0x1bc>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	1e58      	subs	r0, r3, #1
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6859      	ldr	r1, [r3, #4]
 8003050:	460b      	mov	r3, r1
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	440b      	add	r3, r1
 8003056:	0099      	lsls	r1, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	fbb0 f3f3 	udiv	r3, r0, r3
 800305e:	3301      	adds	r3, #1
 8003060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003064:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	6809      	ldr	r1, [r1, #0]
 800306c:	4313      	orrs	r3, r2
 800306e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	69da      	ldr	r2, [r3, #28]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a1b      	ldr	r3, [r3, #32]
 8003082:	431a      	orrs	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	430a      	orrs	r2, r1
 800308a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003096:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	6911      	ldr	r1, [r2, #16]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	68d2      	ldr	r2, [r2, #12]
 80030a2:	4311      	orrs	r1, r2
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6812      	ldr	r2, [r2, #0]
 80030a8:	430b      	orrs	r3, r1
 80030aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0201 	orr.w	r2, r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2220      	movs	r2, #32
 80030e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	000186a0 	.word	0x000186a0
 8003104:	001e847f 	.word	0x001e847f
 8003108:	003d08ff 	.word	0x003d08ff
 800310c:	431bde83 	.word	0x431bde83
 8003110:	10624dd3 	.word	0x10624dd3

08003114 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b088      	sub	sp, #32
 8003118:	af02      	add	r7, sp, #8
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	607a      	str	r2, [r7, #4]
 800311e:	461a      	mov	r2, r3
 8003120:	460b      	mov	r3, r1
 8003122:	817b      	strh	r3, [r7, #10]
 8003124:	4613      	mov	r3, r2
 8003126:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003128:	f7ff f944 	bl	80023b4 <HAL_GetTick>
 800312c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b20      	cmp	r3, #32
 8003138:	f040 80e0 	bne.w	80032fc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	2319      	movs	r3, #25
 8003142:	2201      	movs	r2, #1
 8003144:	4970      	ldr	r1, [pc, #448]	; (8003308 <HAL_I2C_Master_Transmit+0x1f4>)
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 fd64 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003152:	2302      	movs	r3, #2
 8003154:	e0d3      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800315c:	2b01      	cmp	r3, #1
 800315e:	d101      	bne.n	8003164 <HAL_I2C_Master_Transmit+0x50>
 8003160:	2302      	movs	r3, #2
 8003162:	e0cc      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b01      	cmp	r3, #1
 8003178:	d007      	beq.n	800318a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f042 0201 	orr.w	r2, r2, #1
 8003188:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003198:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2221      	movs	r2, #33	; 0x21
 800319e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2210      	movs	r2, #16
 80031a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	893a      	ldrh	r2, [r7, #8]
 80031ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4a50      	ldr	r2, [pc, #320]	; (800330c <HAL_I2C_Master_Transmit+0x1f8>)
 80031ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031cc:	8979      	ldrh	r1, [r7, #10]
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	6a3a      	ldr	r2, [r7, #32]
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 fbf2 	bl	80039bc <I2C_MasterRequestWrite>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e08d      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e2:	2300      	movs	r3, #0
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	613b      	str	r3, [r7, #16]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	613b      	str	r3, [r7, #16]
 80031f6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80031f8:	e066      	b.n	80032c8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	6a39      	ldr	r1, [r7, #32]
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 fdde 	bl	8003dc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00d      	beq.n	8003226 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320e:	2b04      	cmp	r3, #4
 8003210:	d107      	bne.n	8003222 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003220:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e06b      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	781a      	ldrb	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003236:	1c5a      	adds	r2, r3, #1
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003240:	b29b      	uxth	r3, r3
 8003242:	3b01      	subs	r3, #1
 8003244:	b29a      	uxth	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800324e:	3b01      	subs	r3, #1
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	f003 0304 	and.w	r3, r3, #4
 8003260:	2b04      	cmp	r3, #4
 8003262:	d11b      	bne.n	800329c <HAL_I2C_Master_Transmit+0x188>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003268:	2b00      	cmp	r3, #0
 800326a:	d017      	beq.n	800329c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003270:	781a      	ldrb	r2, [r3, #0]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327c:	1c5a      	adds	r2, r3, #1
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003286:	b29b      	uxth	r3, r3
 8003288:	3b01      	subs	r3, #1
 800328a:	b29a      	uxth	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003294:	3b01      	subs	r3, #1
 8003296:	b29a      	uxth	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800329c:	697a      	ldr	r2, [r7, #20]
 800329e:	6a39      	ldr	r1, [r7, #32]
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f000 fdce 	bl	8003e42 <I2C_WaitOnBTFFlagUntilTimeout>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00d      	beq.n	80032c8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b0:	2b04      	cmp	r3, #4
 80032b2:	d107      	bne.n	80032c4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032c2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e01a      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d194      	bne.n	80031fa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032f8:	2300      	movs	r3, #0
 80032fa:	e000      	b.n	80032fe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80032fc:	2302      	movs	r3, #2
  }
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	00100002 	.word	0x00100002
 800330c:	ffff0000 	.word	0xffff0000

08003310 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b08c      	sub	sp, #48	; 0x30
 8003314:	af02      	add	r7, sp, #8
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	607a      	str	r2, [r7, #4]
 800331a:	461a      	mov	r2, r3
 800331c:	460b      	mov	r3, r1
 800331e:	817b      	strh	r3, [r7, #10]
 8003320:	4613      	mov	r3, r2
 8003322:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003324:	f7ff f846 	bl	80023b4 <HAL_GetTick>
 8003328:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b20      	cmp	r3, #32
 8003334:	f040 8219 	bne.w	800376a <HAL_I2C_Master_Receive+0x45a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333a:	9300      	str	r3, [sp, #0]
 800333c:	2319      	movs	r3, #25
 800333e:	2201      	movs	r2, #1
 8003340:	497f      	ldr	r1, [pc, #508]	; (8003540 <HAL_I2C_Master_Receive+0x230>)
 8003342:	68f8      	ldr	r0, [r7, #12]
 8003344:	f000 fc66 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800334e:	2302      	movs	r3, #2
 8003350:	e20c      	b.n	800376c <HAL_I2C_Master_Receive+0x45c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003358:	2b01      	cmp	r3, #1
 800335a:	d101      	bne.n	8003360 <HAL_I2C_Master_Receive+0x50>
 800335c:	2302      	movs	r3, #2
 800335e:	e205      	b.n	800376c <HAL_I2C_Master_Receive+0x45c>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b01      	cmp	r3, #1
 8003374:	d007      	beq.n	8003386 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0201 	orr.w	r2, r2, #1
 8003384:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003394:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2222      	movs	r2, #34	; 0x22
 800339a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2210      	movs	r2, #16
 80033a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	893a      	ldrh	r2, [r7, #8]
 80033b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033bc:	b29a      	uxth	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4a5f      	ldr	r2, [pc, #380]	; (8003544 <HAL_I2C_Master_Receive+0x234>)
 80033c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033c8:	8979      	ldrh	r1, [r7, #10]
 80033ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 fb6a 	bl	8003aa8 <I2C_MasterRequestRead>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e1c6      	b.n	800376c <HAL_I2C_Master_Receive+0x45c>
    }

    if (hi2c->XferSize == 0U)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d113      	bne.n	800340e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033e6:	2300      	movs	r3, #0
 80033e8:	623b      	str	r3, [r7, #32]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	623b      	str	r3, [r7, #32]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	623b      	str	r3, [r7, #32]
 80033fa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	e19a      	b.n	8003744 <HAL_I2C_Master_Receive+0x434>
    }
    else if (hi2c->XferSize == 1U)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003412:	2b01      	cmp	r3, #1
 8003414:	d11e      	bne.n	8003454 <HAL_I2C_Master_Receive+0x144>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003424:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003426:	b672      	cpsid	i
}
 8003428:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800342a:	2300      	movs	r3, #0
 800342c:	61fb      	str	r3, [r7, #28]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	61fb      	str	r3, [r7, #28]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	61fb      	str	r3, [r7, #28]
 800343e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800344e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003450:	b662      	cpsie	i
}
 8003452:	e035      	b.n	80034c0 <HAL_I2C_Master_Receive+0x1b0>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003458:	2b02      	cmp	r3, #2
 800345a:	d11e      	bne.n	800349a <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800346a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800346c:	b672      	cpsid	i
}
 800346e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003470:	2300      	movs	r3, #0
 8003472:	61bb      	str	r3, [r7, #24]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	61bb      	str	r3, [r7, #24]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	61bb      	str	r3, [r7, #24]
 8003484:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003494:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003496:	b662      	cpsie	i
}
 8003498:	e012      	b.n	80034c0 <HAL_I2C_Master_Receive+0x1b0>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034aa:	2300      	movs	r3, #0
 80034ac:	617b      	str	r3, [r7, #20]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	617b      	str	r3, [r7, #20]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	617b      	str	r3, [r7, #20]
 80034be:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80034c0:	e140      	b.n	8003744 <HAL_I2C_Master_Receive+0x434>
    {
      if (hi2c->XferSize <= 3U)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c6:	2b03      	cmp	r3, #3
 80034c8:	f200 80f9 	bhi.w	80036be <HAL_I2C_Master_Receive+0x3ae>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d123      	bne.n	800351c <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 fcf3 	bl	8003ec4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e141      	b.n	800376c <HAL_I2C_Master_Receive+0x45c>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	691a      	ldr	r2, [r3, #16]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f2:	b2d2      	uxtb	r2, r2
 80034f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fa:	1c5a      	adds	r2, r3, #1
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003504:	3b01      	subs	r3, #1
 8003506:	b29a      	uxth	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003510:	b29b      	uxth	r3, r3
 8003512:	3b01      	subs	r3, #1
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	855a      	strh	r2, [r3, #42]	; 0x2a
 800351a:	e113      	b.n	8003744 <HAL_I2C_Master_Receive+0x434>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003520:	2b02      	cmp	r3, #2
 8003522:	d152      	bne.n	80035ca <HAL_I2C_Master_Receive+0x2ba>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800352a:	2200      	movs	r2, #0
 800352c:	4906      	ldr	r1, [pc, #24]	; (8003548 <HAL_I2C_Master_Receive+0x238>)
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f000 fb70 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d008      	beq.n	800354c <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e116      	b.n	800376c <HAL_I2C_Master_Receive+0x45c>
 800353e:	bf00      	nop
 8003540:	00100002 	.word	0x00100002
 8003544:	ffff0000 	.word	0xffff0000
 8003548:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800354c:	b672      	cpsid	i
}
 800354e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800355e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	691a      	ldr	r2, [r3, #16]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356a:	b2d2      	uxtb	r2, r2
 800356c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800357c:	3b01      	subs	r3, #1
 800357e:	b29a      	uxth	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003588:	b29b      	uxth	r3, r3
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003592:	b662      	cpsie	i
}
 8003594:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	691a      	ldr	r2, [r3, #16]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a0:	b2d2      	uxtb	r2, r2
 80035a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a8:	1c5a      	adds	r2, r3, #1
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b2:	3b01      	subs	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035be:	b29b      	uxth	r3, r3
 80035c0:	3b01      	subs	r3, #1
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035c8:	e0bc      	b.n	8003744 <HAL_I2C_Master_Receive+0x434>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d0:	2200      	movs	r2, #0
 80035d2:	4968      	ldr	r1, [pc, #416]	; (8003774 <HAL_I2C_Master_Receive+0x464>)
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 fb1d 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <HAL_I2C_Master_Receive+0x2d4>
          {
            return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0c3      	b.n	800376c <HAL_I2C_Master_Receive+0x45c>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035f2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80035f4:	b672      	cpsid	i
}
 80035f6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	691a      	ldr	r2, [r3, #16]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360a:	1c5a      	adds	r2, r3, #1
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003614:	3b01      	subs	r3, #1
 8003616:	b29a      	uxth	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003620:	b29b      	uxth	r3, r3
 8003622:	3b01      	subs	r3, #1
 8003624:	b29a      	uxth	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800362a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003630:	2200      	movs	r2, #0
 8003632:	4950      	ldr	r1, [pc, #320]	; (8003774 <HAL_I2C_Master_Receive+0x464>)
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 faed 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <HAL_I2C_Master_Receive+0x334>
          {
            return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e093      	b.n	800376c <HAL_I2C_Master_Receive+0x45c>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003652:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	691a      	ldr	r2, [r3, #16]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	b2d2      	uxtb	r2, r2
 8003660:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003670:	3b01      	subs	r3, #1
 8003672:	b29a      	uxth	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800367c:	b29b      	uxth	r3, r3
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003686:	b662      	cpsie	i
}
 8003688:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	1c5a      	adds	r2, r3, #1
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	3b01      	subs	r3, #1
 80036b6:	b29a      	uxth	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036bc:	e042      	b.n	8003744 <HAL_I2C_Master_Receive+0x434>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f000 fbfe 	bl	8003ec4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <HAL_I2C_Master_Receive+0x3c2>
        {
          return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e04c      	b.n	800376c <HAL_I2C_Master_Receive+0x45c>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	691a      	ldr	r2, [r3, #16]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e4:	1c5a      	adds	r2, r3, #1
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ee:	3b01      	subs	r3, #1
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	3b01      	subs	r3, #1
 80036fe:	b29a      	uxth	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	f003 0304 	and.w	r3, r3, #4
 800370e:	2b04      	cmp	r3, #4
 8003710:	d118      	bne.n	8003744 <HAL_I2C_Master_Receive+0x434>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	691a      	ldr	r2, [r3, #16]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003724:	1c5a      	adds	r2, r3, #1
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003748:	2b00      	cmp	r3, #0
 800374a:	f47f aeba 	bne.w	80034c2 <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2220      	movs	r2, #32
 8003752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003766:	2300      	movs	r3, #0
 8003768:	e000      	b.n	800376c <HAL_I2C_Master_Receive+0x45c>
  }
  else
  {
    return HAL_BUSY;
 800376a:	2302      	movs	r3, #2
  }
}
 800376c:	4618      	mov	r0, r3
 800376e:	3728      	adds	r7, #40	; 0x28
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	00010004 	.word	0x00010004

08003778 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08a      	sub	sp, #40	; 0x28
 800377c:	af02      	add	r7, sp, #8
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	607a      	str	r2, [r7, #4]
 8003782:	603b      	str	r3, [r7, #0]
 8003784:	460b      	mov	r3, r1
 8003786:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003788:	f7fe fe14 	bl	80023b4 <HAL_GetTick>
 800378c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800378e:	2301      	movs	r3, #1
 8003790:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b20      	cmp	r3, #32
 800379c:	f040 8105 	bne.w	80039aa <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	9300      	str	r3, [sp, #0]
 80037a4:	2319      	movs	r3, #25
 80037a6:	2201      	movs	r2, #1
 80037a8:	4982      	ldr	r1, [pc, #520]	; (80039b4 <HAL_I2C_IsDeviceReady+0x23c>)
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f000 fa32 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80037b6:	2302      	movs	r3, #2
 80037b8:	e0f8      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d101      	bne.n	80037c8 <HAL_I2C_IsDeviceReady+0x50>
 80037c4:	2302      	movs	r3, #2
 80037c6:	e0f1      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x234>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d007      	beq.n	80037ee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0201 	orr.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037fc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2224      	movs	r2, #36	; 0x24
 8003802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4a6a      	ldr	r2, [pc, #424]	; (80039b8 <HAL_I2C_IsDeviceReady+0x240>)
 8003810:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003820:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	9300      	str	r3, [sp, #0]
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	2200      	movs	r2, #0
 800382a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f000 f9f0 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e0b6      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800383e:	897b      	ldrh	r3, [r7, #10]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	461a      	mov	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800384c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800384e:	f7fe fdb1 	bl	80023b4 <HAL_GetTick>
 8003852:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	2b02      	cmp	r3, #2
 8003860:	bf0c      	ite	eq
 8003862:	2301      	moveq	r3, #1
 8003864:	2300      	movne	r3, #0
 8003866:	b2db      	uxtb	r3, r3
 8003868:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003874:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003878:	bf0c      	ite	eq
 800387a:	2301      	moveq	r3, #1
 800387c:	2300      	movne	r3, #0
 800387e:	b2db      	uxtb	r3, r3
 8003880:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003882:	e025      	b.n	80038d0 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003884:	f7fe fd96 	bl	80023b4 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	429a      	cmp	r2, r3
 8003892:	d302      	bcc.n	800389a <HAL_I2C_IsDeviceReady+0x122>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d103      	bne.n	80038a2 <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	22a0      	movs	r2, #160	; 0xa0
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	bf0c      	ite	eq
 80038b0:	2301      	moveq	r3, #1
 80038b2:	2300      	movne	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038c6:	bf0c      	ite	eq
 80038c8:	2301      	moveq	r3, #1
 80038ca:	2300      	movne	r3, #0
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	2ba0      	cmp	r3, #160	; 0xa0
 80038da:	d005      	beq.n	80038e8 <HAL_I2C_IsDeviceReady+0x170>
 80038dc:	7dfb      	ldrb	r3, [r7, #23]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d102      	bne.n	80038e8 <HAL_I2C_IsDeviceReady+0x170>
 80038e2:	7dbb      	ldrb	r3, [r7, #22]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d0cd      	beq.n	8003884 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d129      	bne.n	8003952 <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800390c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800390e:	2300      	movs	r3, #0
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	2319      	movs	r3, #25
 800392a:	2201      	movs	r2, #1
 800392c:	4921      	ldr	r1, [pc, #132]	; (80039b4 <HAL_I2C_IsDeviceReady+0x23c>)
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 f970 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e036      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2220      	movs	r2, #32
 8003942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800394e:	2300      	movs	r3, #0
 8003950:	e02c      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003960:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800396a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	2319      	movs	r3, #25
 8003972:	2201      	movs	r2, #1
 8003974:	490f      	ldr	r1, [pc, #60]	; (80039b4 <HAL_I2C_IsDeviceReady+0x23c>)
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 f94c 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e012      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	3301      	adds	r3, #1
 800398a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	429a      	cmp	r2, r3
 8003992:	f4ff af3e 	bcc.w	8003812 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2220      	movs	r2, #32
 800399a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e000      	b.n	80039ac <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 80039aa:	2302      	movs	r3, #2
  }
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3720      	adds	r7, #32
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	00100002 	.word	0x00100002
 80039b8:	ffff0000 	.word	0xffff0000

080039bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b088      	sub	sp, #32
 80039c0:	af02      	add	r7, sp, #8
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	607a      	str	r2, [r7, #4]
 80039c6:	603b      	str	r3, [r7, #0]
 80039c8:	460b      	mov	r3, r1
 80039ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	d006      	beq.n	80039e6 <I2C_MasterRequestWrite+0x2a>
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d003      	beq.n	80039e6 <I2C_MasterRequestWrite+0x2a>
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039e4:	d108      	bne.n	80039f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	e00b      	b.n	8003a10 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fc:	2b12      	cmp	r3, #18
 80039fe:	d107      	bne.n	8003a10 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a0e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f8f9 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e035      	b.n	8003a98 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a34:	d108      	bne.n	8003a48 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a36:	897b      	ldrh	r3, [r7, #10]
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a44:	611a      	str	r2, [r3, #16]
 8003a46:	e01b      	b.n	8003a80 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a48:	897b      	ldrh	r3, [r7, #10]
 8003a4a:	11db      	asrs	r3, r3, #7
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	f003 0306 	and.w	r3, r3, #6
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	f063 030f 	orn	r3, r3, #15
 8003a58:	b2da      	uxtb	r2, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	490e      	ldr	r1, [pc, #56]	; (8003aa0 <I2C_MasterRequestWrite+0xe4>)
 8003a66:	68f8      	ldr	r0, [r7, #12]
 8003a68:	f000 f92b 	bl	8003cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e010      	b.n	8003a98 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a76:	897b      	ldrh	r3, [r7, #10]
 8003a78:	b2da      	uxtb	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	4907      	ldr	r1, [pc, #28]	; (8003aa4 <I2C_MasterRequestWrite+0xe8>)
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f000 f91b 	bl	8003cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e000      	b.n	8003a98 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	00010008 	.word	0x00010008
 8003aa4:	00010002 	.word	0x00010002

08003aa8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b088      	sub	sp, #32
 8003aac:	af02      	add	r7, sp, #8
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	607a      	str	r2, [r7, #4]
 8003ab2:	603b      	str	r3, [r7, #0]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003abc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003acc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2b08      	cmp	r3, #8
 8003ad2:	d006      	beq.n	8003ae2 <I2C_MasterRequestRead+0x3a>
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d003      	beq.n	8003ae2 <I2C_MasterRequestRead+0x3a>
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ae0:	d108      	bne.n	8003af4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	e00b      	b.n	8003b0c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af8:	2b11      	cmp	r3, #17
 8003afa:	d107      	bne.n	8003b0c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b0a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 f87b 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e06d      	b.n	8003c04 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b30:	d108      	bne.n	8003b44 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b32:	897b      	ldrh	r3, [r7, #10]
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	f043 0301 	orr.w	r3, r3, #1
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	611a      	str	r2, [r3, #16]
 8003b42:	e053      	b.n	8003bec <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b44:	897b      	ldrh	r3, [r7, #10]
 8003b46:	11db      	asrs	r3, r3, #7
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	f003 0306 	and.w	r3, r3, #6
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	f063 030f 	orn	r3, r3, #15
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	492a      	ldr	r1, [pc, #168]	; (8003c0c <I2C_MasterRequestRead+0x164>)
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f8ad 	bl	8003cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e048      	b.n	8003c04 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b72:	897b      	ldrh	r3, [r7, #10]
 8003b74:	b2da      	uxtb	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	4923      	ldr	r1, [pc, #140]	; (8003c10 <I2C_MasterRequestRead+0x168>)
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f000 f89d 	bl	8003cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e038      	b.n	8003c04 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b92:	2300      	movs	r3, #0
 8003b94:	613b      	str	r3, [r7, #16]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	613b      	str	r3, [r7, #16]
 8003ba6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bb6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f000 f825 	bl	8003c14 <I2C_WaitOnFlagUntilTimeout>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e017      	b.n	8003c04 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003bd4:	897b      	ldrh	r3, [r7, #10]
 8003bd6:	11db      	asrs	r3, r3, #7
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	f003 0306 	and.w	r3, r3, #6
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	f063 030e 	orn	r3, r3, #14
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	4907      	ldr	r1, [pc, #28]	; (8003c10 <I2C_MasterRequestRead+0x168>)
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f000 f865 	bl	8003cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e000      	b.n	8003c04 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3718      	adds	r7, #24
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	00010008 	.word	0x00010008
 8003c10:	00010002 	.word	0x00010002

08003c14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	603b      	str	r3, [r7, #0]
 8003c20:	4613      	mov	r3, r2
 8003c22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c24:	e025      	b.n	8003c72 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c2c:	d021      	beq.n	8003c72 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2e:	f7fe fbc1 	bl	80023b4 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d302      	bcc.n	8003c44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d116      	bne.n	8003c72 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2220      	movs	r2, #32
 8003c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5e:	f043 0220 	orr.w	r2, r3, #32
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e023      	b.n	8003cba <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	0c1b      	lsrs	r3, r3, #16
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d10d      	bne.n	8003c98 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	43da      	mvns	r2, r3
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	4013      	ands	r3, r2
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	bf0c      	ite	eq
 8003c8e:	2301      	moveq	r3, #1
 8003c90:	2300      	movne	r3, #0
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	461a      	mov	r2, r3
 8003c96:	e00c      	b.n	8003cb2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	43da      	mvns	r2, r3
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	bf0c      	ite	eq
 8003caa:	2301      	moveq	r3, #1
 8003cac:	2300      	movne	r3, #0
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	79fb      	ldrb	r3, [r7, #7]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d0b6      	beq.n	8003c26 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b084      	sub	sp, #16
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	60f8      	str	r0, [r7, #12]
 8003cca:	60b9      	str	r1, [r7, #8]
 8003ccc:	607a      	str	r2, [r7, #4]
 8003cce:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cd0:	e051      	b.n	8003d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ce0:	d123      	bne.n	8003d2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cf0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003cfa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2220      	movs	r2, #32
 8003d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	f043 0204 	orr.w	r2, r3, #4
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e046      	b.n	8003db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d30:	d021      	beq.n	8003d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d32:	f7fe fb3f 	bl	80023b4 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d302      	bcc.n	8003d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d116      	bne.n	8003d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2220      	movs	r2, #32
 8003d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d62:	f043 0220 	orr.w	r2, r3, #32
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e020      	b.n	8003db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	0c1b      	lsrs	r3, r3, #16
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d10c      	bne.n	8003d9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	43da      	mvns	r2, r3
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	bf14      	ite	ne
 8003d92:	2301      	movne	r3, #1
 8003d94:	2300      	moveq	r3, #0
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	e00b      	b.n	8003db2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	43da      	mvns	r2, r3
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	4013      	ands	r3, r2
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	bf14      	ite	ne
 8003dac:	2301      	movne	r3, #1
 8003dae:	2300      	moveq	r3, #0
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d18d      	bne.n	8003cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3710      	adds	r7, #16
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dcc:	e02d      	b.n	8003e2a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f000 f8ce 	bl	8003f70 <I2C_IsAcknowledgeFailed>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d001      	beq.n	8003dde <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e02d      	b.n	8003e3a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003de4:	d021      	beq.n	8003e2a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003de6:	f7fe fae5 	bl	80023b4 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d302      	bcc.n	8003dfc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d116      	bne.n	8003e2a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	f043 0220 	orr.w	r2, r3, #32
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e007      	b.n	8003e3a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	695b      	ldr	r3, [r3, #20]
 8003e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e34:	2b80      	cmp	r3, #128	; 0x80
 8003e36:	d1ca      	bne.n	8003dce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b084      	sub	sp, #16
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	60f8      	str	r0, [r7, #12]
 8003e4a:	60b9      	str	r1, [r7, #8]
 8003e4c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e4e:	e02d      	b.n	8003eac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f000 f88d 	bl	8003f70 <I2C_IsAcknowledgeFailed>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e02d      	b.n	8003ebc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e66:	d021      	beq.n	8003eac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e68:	f7fe faa4 	bl	80023b4 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	68ba      	ldr	r2, [r7, #8]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d302      	bcc.n	8003e7e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d116      	bne.n	8003eac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e98:	f043 0220 	orr.w	r2, r3, #32
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e007      	b.n	8003ebc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	d1ca      	bne.n	8003e50 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ed0:	e042      	b.n	8003f58 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	2b10      	cmp	r3, #16
 8003ede:	d119      	bne.n	8003f14 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f06f 0210 	mvn.w	r2, #16
 8003ee8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2220      	movs	r2, #32
 8003ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e029      	b.n	8003f68 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f14:	f7fe fa4e 	bl	80023b4 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d302      	bcc.n	8003f2a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d116      	bne.n	8003f58 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2220      	movs	r2, #32
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f44:	f043 0220 	orr.w	r2, r3, #32
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e007      	b.n	8003f68 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f62:	2b40      	cmp	r3, #64	; 0x40
 8003f64:	d1b5      	bne.n	8003ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f86:	d11b      	bne.n	8003fc0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f90:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fac:	f043 0204 	orr.w	r2, r3, #4
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e000      	b.n	8003fc2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bc80      	pop	{r7}
 8003fca:	4770      	bx	lr

08003fcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e272      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	f000 8087 	beq.w	80040fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fec:	4b92      	ldr	r3, [pc, #584]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f003 030c 	and.w	r3, r3, #12
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	d00c      	beq.n	8004012 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ff8:	4b8f      	ldr	r3, [pc, #572]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f003 030c 	and.w	r3, r3, #12
 8004000:	2b08      	cmp	r3, #8
 8004002:	d112      	bne.n	800402a <HAL_RCC_OscConfig+0x5e>
 8004004:	4b8c      	ldr	r3, [pc, #560]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800400c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004010:	d10b      	bne.n	800402a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004012:	4b89      	ldr	r3, [pc, #548]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d06c      	beq.n	80040f8 <HAL_RCC_OscConfig+0x12c>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d168      	bne.n	80040f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e24c      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004032:	d106      	bne.n	8004042 <HAL_RCC_OscConfig+0x76>
 8004034:	4b80      	ldr	r3, [pc, #512]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a7f      	ldr	r2, [pc, #508]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800403a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800403e:	6013      	str	r3, [r2, #0]
 8004040:	e02e      	b.n	80040a0 <HAL_RCC_OscConfig+0xd4>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10c      	bne.n	8004064 <HAL_RCC_OscConfig+0x98>
 800404a:	4b7b      	ldr	r3, [pc, #492]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a7a      	ldr	r2, [pc, #488]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004050:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004054:	6013      	str	r3, [r2, #0]
 8004056:	4b78      	ldr	r3, [pc, #480]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a77      	ldr	r2, [pc, #476]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800405c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	e01d      	b.n	80040a0 <HAL_RCC_OscConfig+0xd4>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800406c:	d10c      	bne.n	8004088 <HAL_RCC_OscConfig+0xbc>
 800406e:	4b72      	ldr	r3, [pc, #456]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a71      	ldr	r2, [pc, #452]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004074:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	4b6f      	ldr	r3, [pc, #444]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a6e      	ldr	r2, [pc, #440]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004080:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004084:	6013      	str	r3, [r2, #0]
 8004086:	e00b      	b.n	80040a0 <HAL_RCC_OscConfig+0xd4>
 8004088:	4b6b      	ldr	r3, [pc, #428]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a6a      	ldr	r2, [pc, #424]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800408e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004092:	6013      	str	r3, [r2, #0]
 8004094:	4b68      	ldr	r3, [pc, #416]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a67      	ldr	r2, [pc, #412]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800409a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800409e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d013      	beq.n	80040d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a8:	f7fe f984 	bl	80023b4 <HAL_GetTick>
 80040ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ae:	e008      	b.n	80040c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b0:	f7fe f980 	bl	80023b4 <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	2b64      	cmp	r3, #100	; 0x64
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e200      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040c2:	4b5d      	ldr	r3, [pc, #372]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d0f0      	beq.n	80040b0 <HAL_RCC_OscConfig+0xe4>
 80040ce:	e014      	b.n	80040fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d0:	f7fe f970 	bl	80023b4 <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040d6:	e008      	b.n	80040ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d8:	f7fe f96c 	bl	80023b4 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b64      	cmp	r3, #100	; 0x64
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e1ec      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ea:	4b53      	ldr	r3, [pc, #332]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1f0      	bne.n	80040d8 <HAL_RCC_OscConfig+0x10c>
 80040f6:	e000      	b.n	80040fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	2b00      	cmp	r3, #0
 8004104:	d063      	beq.n	80041ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004106:	4b4c      	ldr	r3, [pc, #304]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f003 030c 	and.w	r3, r3, #12
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00b      	beq.n	800412a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004112:	4b49      	ldr	r3, [pc, #292]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f003 030c 	and.w	r3, r3, #12
 800411a:	2b08      	cmp	r3, #8
 800411c:	d11c      	bne.n	8004158 <HAL_RCC_OscConfig+0x18c>
 800411e:	4b46      	ldr	r3, [pc, #280]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d116      	bne.n	8004158 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800412a:	4b43      	ldr	r3, [pc, #268]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d005      	beq.n	8004142 <HAL_RCC_OscConfig+0x176>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d001      	beq.n	8004142 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e1c0      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004142:	4b3d      	ldr	r3, [pc, #244]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	00db      	lsls	r3, r3, #3
 8004150:	4939      	ldr	r1, [pc, #228]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004152:	4313      	orrs	r3, r2
 8004154:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004156:	e03a      	b.n	80041ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d020      	beq.n	80041a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004160:	4b36      	ldr	r3, [pc, #216]	; (800423c <HAL_RCC_OscConfig+0x270>)
 8004162:	2201      	movs	r2, #1
 8004164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004166:	f7fe f925 	bl	80023b4 <HAL_GetTick>
 800416a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800416c:	e008      	b.n	8004180 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800416e:	f7fe f921 	bl	80023b4 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e1a1      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004180:	4b2d      	ldr	r3, [pc, #180]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0302 	and.w	r3, r3, #2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d0f0      	beq.n	800416e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800418c:	4b2a      	ldr	r3, [pc, #168]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	00db      	lsls	r3, r3, #3
 800419a:	4927      	ldr	r1, [pc, #156]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 800419c:	4313      	orrs	r3, r2
 800419e:	600b      	str	r3, [r1, #0]
 80041a0:	e015      	b.n	80041ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041a2:	4b26      	ldr	r3, [pc, #152]	; (800423c <HAL_RCC_OscConfig+0x270>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a8:	f7fe f904 	bl	80023b4 <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ae:	e008      	b.n	80041c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041b0:	f7fe f900 	bl	80023b4 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e180      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041c2:	4b1d      	ldr	r3, [pc, #116]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0302 	and.w	r3, r3, #2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1f0      	bne.n	80041b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0308 	and.w	r3, r3, #8
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d03a      	beq.n	8004250 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d019      	beq.n	8004216 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041e2:	4b17      	ldr	r3, [pc, #92]	; (8004240 <HAL_RCC_OscConfig+0x274>)
 80041e4:	2201      	movs	r2, #1
 80041e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041e8:	f7fe f8e4 	bl	80023b4 <HAL_GetTick>
 80041ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ee:	e008      	b.n	8004202 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041f0:	f7fe f8e0 	bl	80023b4 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e160      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004202:	4b0d      	ldr	r3, [pc, #52]	; (8004238 <HAL_RCC_OscConfig+0x26c>)
 8004204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d0f0      	beq.n	80041f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800420e:	2001      	movs	r0, #1
 8004210:	f000 fad8 	bl	80047c4 <RCC_Delay>
 8004214:	e01c      	b.n	8004250 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004216:	4b0a      	ldr	r3, [pc, #40]	; (8004240 <HAL_RCC_OscConfig+0x274>)
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800421c:	f7fe f8ca 	bl	80023b4 <HAL_GetTick>
 8004220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004222:	e00f      	b.n	8004244 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004224:	f7fe f8c6 	bl	80023b4 <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	2b02      	cmp	r3, #2
 8004230:	d908      	bls.n	8004244 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e146      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
 8004236:	bf00      	nop
 8004238:	40021000 	.word	0x40021000
 800423c:	42420000 	.word	0x42420000
 8004240:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004244:	4b92      	ldr	r3, [pc, #584]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004248:	f003 0302 	and.w	r3, r3, #2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1e9      	bne.n	8004224 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	2b00      	cmp	r3, #0
 800425a:	f000 80a6 	beq.w	80043aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800425e:	2300      	movs	r3, #0
 8004260:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004262:	4b8b      	ldr	r3, [pc, #556]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004264:	69db      	ldr	r3, [r3, #28]
 8004266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10d      	bne.n	800428a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800426e:	4b88      	ldr	r3, [pc, #544]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	4a87      	ldr	r2, [pc, #540]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004278:	61d3      	str	r3, [r2, #28]
 800427a:	4b85      	ldr	r3, [pc, #532]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004282:	60bb      	str	r3, [r7, #8]
 8004284:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004286:	2301      	movs	r3, #1
 8004288:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800428a:	4b82      	ldr	r3, [pc, #520]	; (8004494 <HAL_RCC_OscConfig+0x4c8>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004292:	2b00      	cmp	r3, #0
 8004294:	d118      	bne.n	80042c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004296:	4b7f      	ldr	r3, [pc, #508]	; (8004494 <HAL_RCC_OscConfig+0x4c8>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a7e      	ldr	r2, [pc, #504]	; (8004494 <HAL_RCC_OscConfig+0x4c8>)
 800429c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042a2:	f7fe f887 	bl	80023b4 <HAL_GetTick>
 80042a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a8:	e008      	b.n	80042bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042aa:	f7fe f883 	bl	80023b4 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	2b64      	cmp	r3, #100	; 0x64
 80042b6:	d901      	bls.n	80042bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e103      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042bc:	4b75      	ldr	r3, [pc, #468]	; (8004494 <HAL_RCC_OscConfig+0x4c8>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0f0      	beq.n	80042aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d106      	bne.n	80042de <HAL_RCC_OscConfig+0x312>
 80042d0:	4b6f      	ldr	r3, [pc, #444]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80042d2:	6a1b      	ldr	r3, [r3, #32]
 80042d4:	4a6e      	ldr	r2, [pc, #440]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80042d6:	f043 0301 	orr.w	r3, r3, #1
 80042da:	6213      	str	r3, [r2, #32]
 80042dc:	e02d      	b.n	800433a <HAL_RCC_OscConfig+0x36e>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10c      	bne.n	8004300 <HAL_RCC_OscConfig+0x334>
 80042e6:	4b6a      	ldr	r3, [pc, #424]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	4a69      	ldr	r2, [pc, #420]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80042ec:	f023 0301 	bic.w	r3, r3, #1
 80042f0:	6213      	str	r3, [r2, #32]
 80042f2:	4b67      	ldr	r3, [pc, #412]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	4a66      	ldr	r2, [pc, #408]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80042f8:	f023 0304 	bic.w	r3, r3, #4
 80042fc:	6213      	str	r3, [r2, #32]
 80042fe:	e01c      	b.n	800433a <HAL_RCC_OscConfig+0x36e>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	2b05      	cmp	r3, #5
 8004306:	d10c      	bne.n	8004322 <HAL_RCC_OscConfig+0x356>
 8004308:	4b61      	ldr	r3, [pc, #388]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 800430a:	6a1b      	ldr	r3, [r3, #32]
 800430c:	4a60      	ldr	r2, [pc, #384]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 800430e:	f043 0304 	orr.w	r3, r3, #4
 8004312:	6213      	str	r3, [r2, #32]
 8004314:	4b5e      	ldr	r3, [pc, #376]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	4a5d      	ldr	r2, [pc, #372]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 800431a:	f043 0301 	orr.w	r3, r3, #1
 800431e:	6213      	str	r3, [r2, #32]
 8004320:	e00b      	b.n	800433a <HAL_RCC_OscConfig+0x36e>
 8004322:	4b5b      	ldr	r3, [pc, #364]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	4a5a      	ldr	r2, [pc, #360]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004328:	f023 0301 	bic.w	r3, r3, #1
 800432c:	6213      	str	r3, [r2, #32]
 800432e:	4b58      	ldr	r3, [pc, #352]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	4a57      	ldr	r2, [pc, #348]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004334:	f023 0304 	bic.w	r3, r3, #4
 8004338:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d015      	beq.n	800436e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004342:	f7fe f837 	bl	80023b4 <HAL_GetTick>
 8004346:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004348:	e00a      	b.n	8004360 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800434a:	f7fe f833 	bl	80023b4 <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	f241 3288 	movw	r2, #5000	; 0x1388
 8004358:	4293      	cmp	r3, r2
 800435a:	d901      	bls.n	8004360 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e0b1      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004360:	4b4b      	ldr	r3, [pc, #300]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d0ee      	beq.n	800434a <HAL_RCC_OscConfig+0x37e>
 800436c:	e014      	b.n	8004398 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800436e:	f7fe f821 	bl	80023b4 <HAL_GetTick>
 8004372:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004374:	e00a      	b.n	800438c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004376:	f7fe f81d 	bl	80023b4 <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	f241 3288 	movw	r2, #5000	; 0x1388
 8004384:	4293      	cmp	r3, r2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e09b      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800438c:	4b40      	ldr	r3, [pc, #256]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 800438e:	6a1b      	ldr	r3, [r3, #32]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1ee      	bne.n	8004376 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004398:	7dfb      	ldrb	r3, [r7, #23]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d105      	bne.n	80043aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800439e:	4b3c      	ldr	r3, [pc, #240]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80043a0:	69db      	ldr	r3, [r3, #28]
 80043a2:	4a3b      	ldr	r2, [pc, #236]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80043a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	f000 8087 	beq.w	80044c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043b4:	4b36      	ldr	r3, [pc, #216]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f003 030c 	and.w	r3, r3, #12
 80043bc:	2b08      	cmp	r3, #8
 80043be:	d061      	beq.n	8004484 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	69db      	ldr	r3, [r3, #28]
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d146      	bne.n	8004456 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c8:	4b33      	ldr	r3, [pc, #204]	; (8004498 <HAL_RCC_OscConfig+0x4cc>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ce:	f7fd fff1 	bl	80023b4 <HAL_GetTick>
 80043d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043d4:	e008      	b.n	80043e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043d6:	f7fd ffed 	bl	80023b4 <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d901      	bls.n	80043e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	e06d      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043e8:	4b29      	ldr	r3, [pc, #164]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1f0      	bne.n	80043d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a1b      	ldr	r3, [r3, #32]
 80043f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043fc:	d108      	bne.n	8004410 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043fe:	4b24      	ldr	r3, [pc, #144]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	4921      	ldr	r1, [pc, #132]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 800440c:	4313      	orrs	r3, r2
 800440e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004410:	4b1f      	ldr	r3, [pc, #124]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a19      	ldr	r1, [r3, #32]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004420:	430b      	orrs	r3, r1
 8004422:	491b      	ldr	r1, [pc, #108]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004424:	4313      	orrs	r3, r2
 8004426:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004428:	4b1b      	ldr	r3, [pc, #108]	; (8004498 <HAL_RCC_OscConfig+0x4cc>)
 800442a:	2201      	movs	r2, #1
 800442c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442e:	f7fd ffc1 	bl	80023b4 <HAL_GetTick>
 8004432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004434:	e008      	b.n	8004448 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004436:	f7fd ffbd 	bl	80023b4 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	2b02      	cmp	r3, #2
 8004442:	d901      	bls.n	8004448 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e03d      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004448:	4b11      	ldr	r3, [pc, #68]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0f0      	beq.n	8004436 <HAL_RCC_OscConfig+0x46a>
 8004454:	e035      	b.n	80044c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004456:	4b10      	ldr	r3, [pc, #64]	; (8004498 <HAL_RCC_OscConfig+0x4cc>)
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800445c:	f7fd ffaa 	bl	80023b4 <HAL_GetTick>
 8004460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004462:	e008      	b.n	8004476 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004464:	f7fd ffa6 	bl	80023b4 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e026      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004476:	4b06      	ldr	r3, [pc, #24]	; (8004490 <HAL_RCC_OscConfig+0x4c4>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1f0      	bne.n	8004464 <HAL_RCC_OscConfig+0x498>
 8004482:	e01e      	b.n	80044c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d107      	bne.n	800449c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e019      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
 8004490:	40021000 	.word	0x40021000
 8004494:	40007000 	.word	0x40007000
 8004498:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800449c:	4b0b      	ldr	r3, [pc, #44]	; (80044cc <HAL_RCC_OscConfig+0x500>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d106      	bne.n	80044be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d001      	beq.n	80044c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e000      	b.n	80044c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	40021000 	.word	0x40021000

080044d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e0d0      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044e4:	4b6a      	ldr	r3, [pc, #424]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0307 	and.w	r3, r3, #7
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d910      	bls.n	8004514 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f2:	4b67      	ldr	r3, [pc, #412]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f023 0207 	bic.w	r2, r3, #7
 80044fa:	4965      	ldr	r1, [pc, #404]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	4313      	orrs	r3, r2
 8004500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004502:	4b63      	ldr	r3, [pc, #396]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0307 	and.w	r3, r3, #7
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	429a      	cmp	r2, r3
 800450e:	d001      	beq.n	8004514 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e0b8      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d020      	beq.n	8004562 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b00      	cmp	r3, #0
 800452a:	d005      	beq.n	8004538 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800452c:	4b59      	ldr	r3, [pc, #356]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	4a58      	ldr	r2, [pc, #352]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004532:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004536:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b00      	cmp	r3, #0
 8004542:	d005      	beq.n	8004550 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004544:	4b53      	ldr	r3, [pc, #332]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	4a52      	ldr	r2, [pc, #328]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800454a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800454e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004550:	4b50      	ldr	r3, [pc, #320]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	494d      	ldr	r1, [pc, #308]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800455e:	4313      	orrs	r3, r2
 8004560:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	2b00      	cmp	r3, #0
 800456c:	d040      	beq.n	80045f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d107      	bne.n	8004586 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004576:	4b47      	ldr	r3, [pc, #284]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d115      	bne.n	80045ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e07f      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	2b02      	cmp	r3, #2
 800458c:	d107      	bne.n	800459e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800458e:	4b41      	ldr	r3, [pc, #260]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d109      	bne.n	80045ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e073      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800459e:	4b3d      	ldr	r3, [pc, #244]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e06b      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ae:	4b39      	ldr	r3, [pc, #228]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f023 0203 	bic.w	r2, r3, #3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	4936      	ldr	r1, [pc, #216]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045c0:	f7fd fef8 	bl	80023b4 <HAL_GetTick>
 80045c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045c6:	e00a      	b.n	80045de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045c8:	f7fd fef4 	bl	80023b4 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d901      	bls.n	80045de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e053      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045de:	4b2d      	ldr	r3, [pc, #180]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f003 020c 	and.w	r2, r3, #12
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d1eb      	bne.n	80045c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045f0:	4b27      	ldr	r3, [pc, #156]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d210      	bcs.n	8004620 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045fe:	4b24      	ldr	r3, [pc, #144]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f023 0207 	bic.w	r2, r3, #7
 8004606:	4922      	ldr	r1, [pc, #136]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	4313      	orrs	r3, r2
 800460c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800460e:	4b20      	ldr	r3, [pc, #128]	; (8004690 <HAL_RCC_ClockConfig+0x1c0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	683a      	ldr	r2, [r7, #0]
 8004618:	429a      	cmp	r2, r3
 800461a:	d001      	beq.n	8004620 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e032      	b.n	8004686 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b00      	cmp	r3, #0
 800462a:	d008      	beq.n	800463e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800462c:	4b19      	ldr	r3, [pc, #100]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	4916      	ldr	r1, [pc, #88]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800463a:	4313      	orrs	r3, r2
 800463c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0308 	and.w	r3, r3, #8
 8004646:	2b00      	cmp	r3, #0
 8004648:	d009      	beq.n	800465e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800464a:	4b12      	ldr	r3, [pc, #72]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	490e      	ldr	r1, [pc, #56]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 800465a:	4313      	orrs	r3, r2
 800465c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800465e:	f000 f821 	bl	80046a4 <HAL_RCC_GetSysClockFreq>
 8004662:	4602      	mov	r2, r0
 8004664:	4b0b      	ldr	r3, [pc, #44]	; (8004694 <HAL_RCC_ClockConfig+0x1c4>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	091b      	lsrs	r3, r3, #4
 800466a:	f003 030f 	and.w	r3, r3, #15
 800466e:	490a      	ldr	r1, [pc, #40]	; (8004698 <HAL_RCC_ClockConfig+0x1c8>)
 8004670:	5ccb      	ldrb	r3, [r1, r3]
 8004672:	fa22 f303 	lsr.w	r3, r2, r3
 8004676:	4a09      	ldr	r2, [pc, #36]	; (800469c <HAL_RCC_ClockConfig+0x1cc>)
 8004678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800467a:	4b09      	ldr	r3, [pc, #36]	; (80046a0 <HAL_RCC_ClockConfig+0x1d0>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4618      	mov	r0, r3
 8004680:	f7fd fe56 	bl	8002330 <HAL_InitTick>

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	40022000 	.word	0x40022000
 8004694:	40021000 	.word	0x40021000
 8004698:	080062c0 	.word	0x080062c0
 800469c:	20000084 	.word	0x20000084
 80046a0:	20000088 	.word	0x20000088

080046a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046a4:	b490      	push	{r4, r7}
 80046a6:	b08a      	sub	sp, #40	; 0x28
 80046a8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80046aa:	4b29      	ldr	r3, [pc, #164]	; (8004750 <HAL_RCC_GetSysClockFreq+0xac>)
 80046ac:	1d3c      	adds	r4, r7, #4
 80046ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80046b4:	f240 2301 	movw	r3, #513	; 0x201
 80046b8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	2300      	movs	r3, #0
 80046c0:	61bb      	str	r3, [r7, #24]
 80046c2:	2300      	movs	r3, #0
 80046c4:	627b      	str	r3, [r7, #36]	; 0x24
 80046c6:	2300      	movs	r3, #0
 80046c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80046ca:	2300      	movs	r3, #0
 80046cc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80046ce:	4b21      	ldr	r3, [pc, #132]	; (8004754 <HAL_RCC_GetSysClockFreq+0xb0>)
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	f003 030c 	and.w	r3, r3, #12
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d002      	beq.n	80046e4 <HAL_RCC_GetSysClockFreq+0x40>
 80046de:	2b08      	cmp	r3, #8
 80046e0:	d003      	beq.n	80046ea <HAL_RCC_GetSysClockFreq+0x46>
 80046e2:	e02b      	b.n	800473c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046e4:	4b1c      	ldr	r3, [pc, #112]	; (8004758 <HAL_RCC_GetSysClockFreq+0xb4>)
 80046e6:	623b      	str	r3, [r7, #32]
      break;
 80046e8:	e02b      	b.n	8004742 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	0c9b      	lsrs	r3, r3, #18
 80046ee:	f003 030f 	and.w	r3, r3, #15
 80046f2:	3328      	adds	r3, #40	; 0x28
 80046f4:	443b      	add	r3, r7
 80046f6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80046fa:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d012      	beq.n	800472c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004706:	4b13      	ldr	r3, [pc, #76]	; (8004754 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	0c5b      	lsrs	r3, r3, #17
 800470c:	f003 0301 	and.w	r3, r3, #1
 8004710:	3328      	adds	r3, #40	; 0x28
 8004712:	443b      	add	r3, r7
 8004714:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004718:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	4a0e      	ldr	r2, [pc, #56]	; (8004758 <HAL_RCC_GetSysClockFreq+0xb4>)
 800471e:	fb03 f202 	mul.w	r2, r3, r2
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	fbb2 f3f3 	udiv	r3, r2, r3
 8004728:	627b      	str	r3, [r7, #36]	; 0x24
 800472a:	e004      	b.n	8004736 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	4a0b      	ldr	r2, [pc, #44]	; (800475c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004730:	fb02 f303 	mul.w	r3, r2, r3
 8004734:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004738:	623b      	str	r3, [r7, #32]
      break;
 800473a:	e002      	b.n	8004742 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800473c:	4b06      	ldr	r3, [pc, #24]	; (8004758 <HAL_RCC_GetSysClockFreq+0xb4>)
 800473e:	623b      	str	r3, [r7, #32]
      break;
 8004740:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004742:	6a3b      	ldr	r3, [r7, #32]
}
 8004744:	4618      	mov	r0, r3
 8004746:	3728      	adds	r7, #40	; 0x28
 8004748:	46bd      	mov	sp, r7
 800474a:	bc90      	pop	{r4, r7}
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop
 8004750:	080062b0 	.word	0x080062b0
 8004754:	40021000 	.word	0x40021000
 8004758:	007a1200 	.word	0x007a1200
 800475c:	003d0900 	.word	0x003d0900

08004760 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004764:	4b02      	ldr	r3, [pc, #8]	; (8004770 <HAL_RCC_GetHCLKFreq+0x10>)
 8004766:	681b      	ldr	r3, [r3, #0]
}
 8004768:	4618      	mov	r0, r3
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr
 8004770:	20000084 	.word	0x20000084

08004774 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004778:	f7ff fff2 	bl	8004760 <HAL_RCC_GetHCLKFreq>
 800477c:	4602      	mov	r2, r0
 800477e:	4b05      	ldr	r3, [pc, #20]	; (8004794 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	0a1b      	lsrs	r3, r3, #8
 8004784:	f003 0307 	and.w	r3, r3, #7
 8004788:	4903      	ldr	r1, [pc, #12]	; (8004798 <HAL_RCC_GetPCLK1Freq+0x24>)
 800478a:	5ccb      	ldrb	r3, [r1, r3]
 800478c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004790:	4618      	mov	r0, r3
 8004792:	bd80      	pop	{r7, pc}
 8004794:	40021000 	.word	0x40021000
 8004798:	080062d0 	.word	0x080062d0

0800479c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047a0:	f7ff ffde 	bl	8004760 <HAL_RCC_GetHCLKFreq>
 80047a4:	4602      	mov	r2, r0
 80047a6:	4b05      	ldr	r3, [pc, #20]	; (80047bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	0adb      	lsrs	r3, r3, #11
 80047ac:	f003 0307 	and.w	r3, r3, #7
 80047b0:	4903      	ldr	r1, [pc, #12]	; (80047c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047b2:	5ccb      	ldrb	r3, [r1, r3]
 80047b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	40021000 	.word	0x40021000
 80047c0:	080062d0 	.word	0x080062d0

080047c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80047cc:	4b0a      	ldr	r3, [pc, #40]	; (80047f8 <RCC_Delay+0x34>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a0a      	ldr	r2, [pc, #40]	; (80047fc <RCC_Delay+0x38>)
 80047d2:	fba2 2303 	umull	r2, r3, r2, r3
 80047d6:	0a5b      	lsrs	r3, r3, #9
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	fb02 f303 	mul.w	r3, r2, r3
 80047de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047e0:	bf00      	nop
  }
  while (Delay --);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	1e5a      	subs	r2, r3, #1
 80047e6:	60fa      	str	r2, [r7, #12]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1f9      	bne.n	80047e0 <RCC_Delay+0x1c>
}
 80047ec:	bf00      	nop
 80047ee:	bf00      	nop
 80047f0:	3714      	adds	r7, #20
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bc80      	pop	{r7}
 80047f6:	4770      	bx	lr
 80047f8:	20000084 	.word	0x20000084
 80047fc:	10624dd3 	.word	0x10624dd3

08004800 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004808:	2300      	movs	r3, #0
 800480a:	613b      	str	r3, [r7, #16]
 800480c:	2300      	movs	r3, #0
 800480e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	2b00      	cmp	r3, #0
 800481a:	d07d      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800481c:	2300      	movs	r3, #0
 800481e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004820:	4b4f      	ldr	r3, [pc, #316]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d10d      	bne.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800482c:	4b4c      	ldr	r3, [pc, #304]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800482e:	69db      	ldr	r3, [r3, #28]
 8004830:	4a4b      	ldr	r2, [pc, #300]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004836:	61d3      	str	r3, [r2, #28]
 8004838:	4b49      	ldr	r3, [pc, #292]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800483a:	69db      	ldr	r3, [r3, #28]
 800483c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004840:	60bb      	str	r3, [r7, #8]
 8004842:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004844:	2301      	movs	r3, #1
 8004846:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004848:	4b46      	ldr	r3, [pc, #280]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004850:	2b00      	cmp	r3, #0
 8004852:	d118      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004854:	4b43      	ldr	r3, [pc, #268]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a42      	ldr	r2, [pc, #264]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800485a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800485e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004860:	f7fd fda8 	bl	80023b4 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004866:	e008      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004868:	f7fd fda4 	bl	80023b4 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b64      	cmp	r3, #100	; 0x64
 8004874:	d901      	bls.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e06d      	b.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800487a:	4b3a      	ldr	r3, [pc, #232]	; (8004964 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004882:	2b00      	cmp	r3, #0
 8004884:	d0f0      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004886:	4b36      	ldr	r3, [pc, #216]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004888:	6a1b      	ldr	r3, [r3, #32]
 800488a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800488e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d02e      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d027      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048a4:	4b2e      	ldr	r3, [pc, #184]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048ac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048ae:	4b2e      	ldr	r3, [pc, #184]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048b0:	2201      	movs	r2, #1
 80048b2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048b4:	4b2c      	ldr	r3, [pc, #176]	; (8004968 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80048ba:	4a29      	ldr	r2, [pc, #164]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d014      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ca:	f7fd fd73 	bl	80023b4 <HAL_GetTick>
 80048ce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048d0:	e00a      	b.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048d2:	f7fd fd6f 	bl	80023b4 <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d901      	bls.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e036      	b.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e8:	4b1d      	ldr	r3, [pc, #116]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0ee      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048f4:	4b1a      	ldr	r3, [pc, #104]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	4917      	ldr	r1, [pc, #92]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004902:	4313      	orrs	r3, r2
 8004904:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004906:	7dfb      	ldrb	r3, [r7, #23]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d105      	bne.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800490c:	4b14      	ldr	r3, [pc, #80]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800490e:	69db      	ldr	r3, [r3, #28]
 8004910:	4a13      	ldr	r2, [pc, #76]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004912:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004916:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d008      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004924:	4b0e      	ldr	r3, [pc, #56]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	490b      	ldr	r1, [pc, #44]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004932:	4313      	orrs	r3, r2
 8004934:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0310 	and.w	r3, r3, #16
 800493e:	2b00      	cmp	r3, #0
 8004940:	d008      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004942:	4b07      	ldr	r3, [pc, #28]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	4904      	ldr	r1, [pc, #16]	; (8004960 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004950:	4313      	orrs	r3, r2
 8004952:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	3718      	adds	r7, #24
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	40021000 	.word	0x40021000
 8004964:	40007000 	.word	0x40007000
 8004968:	42420440 	.word	0x42420440

0800496c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e053      	b.n	8004a26 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d106      	bne.n	800499e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f7fd fa7b 	bl	8001e94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2202      	movs	r2, #2
 80049a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049b4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	431a      	orrs	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	431a      	orrs	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	431a      	orrs	r2, r3
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049da:	431a      	orrs	r2, r3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	69db      	ldr	r3, [r3, #28]
 80049e0:	431a      	orrs	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	ea42 0103 	orr.w	r1, r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	430a      	orrs	r2, r1
 80049f4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	0c1a      	lsrs	r2, r3, #16
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f002 0204 	and.w	r2, r2, #4
 8004a04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	69da      	ldr	r2, [r3, #28]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3708      	adds	r7, #8
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b082      	sub	sp, #8
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e01d      	b.n	8004a7c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d106      	bne.n	8004a5a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f7fd fb8d 	bl	8002174 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2202      	movs	r2, #2
 8004a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	3304      	adds	r3, #4
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	4610      	mov	r0, r2
 8004a6e:	f000 fa1d 	bl	8004eac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3708      	adds	r7, #8
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f042 0201 	orr.w	r2, r2, #1
 8004a9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f003 0307 	and.w	r3, r3, #7
 8004aa6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2b06      	cmp	r3, #6
 8004aac:	d007      	beq.n	8004abe <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f042 0201 	orr.w	r2, r2, #1
 8004abc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3714      	adds	r7, #20
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr

08004aca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b082      	sub	sp, #8
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d122      	bne.n	8004b26 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d11b      	bne.n	8004b26 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f06f 0202 	mvn.w	r2, #2
 8004af6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	f003 0303 	and.w	r3, r3, #3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d003      	beq.n	8004b14 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 f9b1 	bl	8004e74 <HAL_TIM_IC_CaptureCallback>
 8004b12:	e005      	b.n	8004b20 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 f9a4 	bl	8004e62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 f9b3 	bl	8004e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	f003 0304 	and.w	r3, r3, #4
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	d122      	bne.n	8004b7a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d11b      	bne.n	8004b7a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f06f 0204 	mvn.w	r2, #4
 8004b4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d003      	beq.n	8004b68 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 f987 	bl	8004e74 <HAL_TIM_IC_CaptureCallback>
 8004b66:	e005      	b.n	8004b74 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f97a 	bl	8004e62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f989 	bl	8004e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	f003 0308 	and.w	r3, r3, #8
 8004b84:	2b08      	cmp	r3, #8
 8004b86:	d122      	bne.n	8004bce <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	f003 0308 	and.w	r3, r3, #8
 8004b92:	2b08      	cmp	r3, #8
 8004b94:	d11b      	bne.n	8004bce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f06f 0208 	mvn.w	r2, #8
 8004b9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2204      	movs	r2, #4
 8004ba4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	69db      	ldr	r3, [r3, #28]
 8004bac:	f003 0303 	and.w	r3, r3, #3
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d003      	beq.n	8004bbc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 f95d 	bl	8004e74 <HAL_TIM_IC_CaptureCallback>
 8004bba:	e005      	b.n	8004bc8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 f950 	bl	8004e62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 f95f 	bl	8004e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	691b      	ldr	r3, [r3, #16]
 8004bd4:	f003 0310 	and.w	r3, r3, #16
 8004bd8:	2b10      	cmp	r3, #16
 8004bda:	d122      	bne.n	8004c22 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f003 0310 	and.w	r3, r3, #16
 8004be6:	2b10      	cmp	r3, #16
 8004be8:	d11b      	bne.n	8004c22 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f06f 0210 	mvn.w	r2, #16
 8004bf2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2208      	movs	r2, #8
 8004bf8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	69db      	ldr	r3, [r3, #28]
 8004c00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d003      	beq.n	8004c10 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f000 f933 	bl	8004e74 <HAL_TIM_IC_CaptureCallback>
 8004c0e:	e005      	b.n	8004c1c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 f926 	bl	8004e62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f935 	bl	8004e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	f003 0301 	and.w	r3, r3, #1
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d10e      	bne.n	8004c4e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	f003 0301 	and.w	r3, r3, #1
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d107      	bne.n	8004c4e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f06f 0201 	mvn.w	r2, #1
 8004c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f7fc fc95 	bl	8001578 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	691b      	ldr	r3, [r3, #16]
 8004c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c58:	2b80      	cmp	r3, #128	; 0x80
 8004c5a:	d10e      	bne.n	8004c7a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c66:	2b80      	cmp	r3, #128	; 0x80
 8004c68:	d107      	bne.n	8004c7a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 fa5e 	bl	8005136 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c84:	2b40      	cmp	r3, #64	; 0x40
 8004c86:	d10e      	bne.n	8004ca6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c92:	2b40      	cmp	r3, #64	; 0x40
 8004c94:	d107      	bne.n	8004ca6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f000 f8f9 	bl	8004e98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	f003 0320 	and.w	r3, r3, #32
 8004cb0:	2b20      	cmp	r3, #32
 8004cb2:	d10e      	bne.n	8004cd2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68db      	ldr	r3, [r3, #12]
 8004cba:	f003 0320 	and.w	r3, r3, #32
 8004cbe:	2b20      	cmp	r3, #32
 8004cc0:	d107      	bne.n	8004cd2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f06f 0220 	mvn.w	r2, #32
 8004cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f000 fa29 	bl	8005124 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cd2:	bf00      	nop
 8004cd4:	3708      	adds	r7, #8
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b084      	sub	sp, #16
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d101      	bne.n	8004cf2 <HAL_TIM_ConfigClockSource+0x18>
 8004cee:	2302      	movs	r3, #2
 8004cf0:	e0b3      	b.n	8004e5a <HAL_TIM_ConfigClockSource+0x180>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2202      	movs	r2, #2
 8004cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004d10:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d18:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d2a:	d03e      	beq.n	8004daa <HAL_TIM_ConfigClockSource+0xd0>
 8004d2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d30:	f200 8087 	bhi.w	8004e42 <HAL_TIM_ConfigClockSource+0x168>
 8004d34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d38:	f000 8085 	beq.w	8004e46 <HAL_TIM_ConfigClockSource+0x16c>
 8004d3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d40:	d87f      	bhi.n	8004e42 <HAL_TIM_ConfigClockSource+0x168>
 8004d42:	2b70      	cmp	r3, #112	; 0x70
 8004d44:	d01a      	beq.n	8004d7c <HAL_TIM_ConfigClockSource+0xa2>
 8004d46:	2b70      	cmp	r3, #112	; 0x70
 8004d48:	d87b      	bhi.n	8004e42 <HAL_TIM_ConfigClockSource+0x168>
 8004d4a:	2b60      	cmp	r3, #96	; 0x60
 8004d4c:	d050      	beq.n	8004df0 <HAL_TIM_ConfigClockSource+0x116>
 8004d4e:	2b60      	cmp	r3, #96	; 0x60
 8004d50:	d877      	bhi.n	8004e42 <HAL_TIM_ConfigClockSource+0x168>
 8004d52:	2b50      	cmp	r3, #80	; 0x50
 8004d54:	d03c      	beq.n	8004dd0 <HAL_TIM_ConfigClockSource+0xf6>
 8004d56:	2b50      	cmp	r3, #80	; 0x50
 8004d58:	d873      	bhi.n	8004e42 <HAL_TIM_ConfigClockSource+0x168>
 8004d5a:	2b40      	cmp	r3, #64	; 0x40
 8004d5c:	d058      	beq.n	8004e10 <HAL_TIM_ConfigClockSource+0x136>
 8004d5e:	2b40      	cmp	r3, #64	; 0x40
 8004d60:	d86f      	bhi.n	8004e42 <HAL_TIM_ConfigClockSource+0x168>
 8004d62:	2b30      	cmp	r3, #48	; 0x30
 8004d64:	d064      	beq.n	8004e30 <HAL_TIM_ConfigClockSource+0x156>
 8004d66:	2b30      	cmp	r3, #48	; 0x30
 8004d68:	d86b      	bhi.n	8004e42 <HAL_TIM_ConfigClockSource+0x168>
 8004d6a:	2b20      	cmp	r3, #32
 8004d6c:	d060      	beq.n	8004e30 <HAL_TIM_ConfigClockSource+0x156>
 8004d6e:	2b20      	cmp	r3, #32
 8004d70:	d867      	bhi.n	8004e42 <HAL_TIM_ConfigClockSource+0x168>
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d05c      	beq.n	8004e30 <HAL_TIM_ConfigClockSource+0x156>
 8004d76:	2b10      	cmp	r3, #16
 8004d78:	d05a      	beq.n	8004e30 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004d7a:	e062      	b.n	8004e42 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6818      	ldr	r0, [r3, #0]
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	6899      	ldr	r1, [r3, #8]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f000 f967 	bl	800505e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d9e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	609a      	str	r2, [r3, #8]
      break;
 8004da8:	e04e      	b.n	8004e48 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6818      	ldr	r0, [r3, #0]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	6899      	ldr	r1, [r3, #8]
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	685a      	ldr	r2, [r3, #4]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	f000 f950 	bl	800505e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	689a      	ldr	r2, [r3, #8]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dcc:	609a      	str	r2, [r3, #8]
      break;
 8004dce:	e03b      	b.n	8004e48 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6818      	ldr	r0, [r3, #0]
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	6859      	ldr	r1, [r3, #4]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	461a      	mov	r2, r3
 8004dde:	f000 f8c7 	bl	8004f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2150      	movs	r1, #80	; 0x50
 8004de8:	4618      	mov	r0, r3
 8004dea:	f000 f91e 	bl	800502a <TIM_ITRx_SetConfig>
      break;
 8004dee:	e02b      	b.n	8004e48 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6818      	ldr	r0, [r3, #0]
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	6859      	ldr	r1, [r3, #4]
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	f000 f8e5 	bl	8004fcc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2160      	movs	r1, #96	; 0x60
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f000 f90e 	bl	800502a <TIM_ITRx_SetConfig>
      break;
 8004e0e:	e01b      	b.n	8004e48 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6818      	ldr	r0, [r3, #0]
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	6859      	ldr	r1, [r3, #4]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	f000 f8a7 	bl	8004f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2140      	movs	r1, #64	; 0x40
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 f8fe 	bl	800502a <TIM_ITRx_SetConfig>
      break;
 8004e2e:	e00b      	b.n	8004e48 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4619      	mov	r1, r3
 8004e3a:	4610      	mov	r0, r2
 8004e3c:	f000 f8f5 	bl	800502a <TIM_ITRx_SetConfig>
      break;
 8004e40:	e002      	b.n	8004e48 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e42:	bf00      	nop
 8004e44:	e000      	b.n	8004e48 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004e46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b083      	sub	sp, #12
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e6a:	bf00      	nop
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bc80      	pop	{r7}
 8004e72:	4770      	bx	lr

08004e74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bc80      	pop	{r7}
 8004e84:	4770      	bx	lr

08004e86 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bc80      	pop	{r7}
 8004e96:	4770      	bx	lr

08004e98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bc80      	pop	{r7}
 8004ea8:	4770      	bx	lr
	...

08004eac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b085      	sub	sp, #20
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a29      	ldr	r2, [pc, #164]	; (8004f64 <TIM_Base_SetConfig+0xb8>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d00b      	beq.n	8004edc <TIM_Base_SetConfig+0x30>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eca:	d007      	beq.n	8004edc <TIM_Base_SetConfig+0x30>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a26      	ldr	r2, [pc, #152]	; (8004f68 <TIM_Base_SetConfig+0xbc>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d003      	beq.n	8004edc <TIM_Base_SetConfig+0x30>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a25      	ldr	r2, [pc, #148]	; (8004f6c <TIM_Base_SetConfig+0xc0>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d108      	bne.n	8004eee <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a1c      	ldr	r2, [pc, #112]	; (8004f64 <TIM_Base_SetConfig+0xb8>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d00b      	beq.n	8004f0e <TIM_Base_SetConfig+0x62>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004efc:	d007      	beq.n	8004f0e <TIM_Base_SetConfig+0x62>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a19      	ldr	r2, [pc, #100]	; (8004f68 <TIM_Base_SetConfig+0xbc>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d003      	beq.n	8004f0e <TIM_Base_SetConfig+0x62>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a18      	ldr	r2, [pc, #96]	; (8004f6c <TIM_Base_SetConfig+0xc0>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d108      	bne.n	8004f20 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	689a      	ldr	r2, [r3, #8]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a07      	ldr	r2, [pc, #28]	; (8004f64 <TIM_Base_SetConfig+0xb8>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d103      	bne.n	8004f54 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	691a      	ldr	r2, [r3, #16]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	615a      	str	r2, [r3, #20]
}
 8004f5a:	bf00      	nop
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bc80      	pop	{r7}
 8004f62:	4770      	bx	lr
 8004f64:	40012c00 	.word	0x40012c00
 8004f68:	40000400 	.word	0x40000400
 8004f6c:	40000800 	.word	0x40000800

08004f70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b087      	sub	sp, #28
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	f023 0201 	bic.w	r2, r3, #1
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	011b      	lsls	r3, r3, #4
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f023 030a 	bic.w	r3, r3, #10
 8004fac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	621a      	str	r2, [r3, #32]
}
 8004fc2:	bf00      	nop
 8004fc4:	371c      	adds	r7, #28
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bc80      	pop	{r7}
 8004fca:	4770      	bx	lr

08004fcc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6a1b      	ldr	r3, [r3, #32]
 8004fdc:	f023 0210 	bic.w	r2, r3, #16
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	699b      	ldr	r3, [r3, #24]
 8004fe8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6a1b      	ldr	r3, [r3, #32]
 8004fee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ff6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	031b      	lsls	r3, r3, #12
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005008:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	011b      	lsls	r3, r3, #4
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	4313      	orrs	r3, r2
 8005012:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	697a      	ldr	r2, [r7, #20]
 8005018:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	621a      	str	r2, [r3, #32]
}
 8005020:	bf00      	nop
 8005022:	371c      	adds	r7, #28
 8005024:	46bd      	mov	sp, r7
 8005026:	bc80      	pop	{r7}
 8005028:	4770      	bx	lr

0800502a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800502a:	b480      	push	{r7}
 800502c:	b085      	sub	sp, #20
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
 8005032:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005040:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005042:	683a      	ldr	r2, [r7, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	4313      	orrs	r3, r2
 8005048:	f043 0307 	orr.w	r3, r3, #7
 800504c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	609a      	str	r2, [r3, #8]
}
 8005054:	bf00      	nop
 8005056:	3714      	adds	r7, #20
 8005058:	46bd      	mov	sp, r7
 800505a:	bc80      	pop	{r7}
 800505c:	4770      	bx	lr

0800505e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800505e:	b480      	push	{r7}
 8005060:	b087      	sub	sp, #28
 8005062:	af00      	add	r7, sp, #0
 8005064:	60f8      	str	r0, [r7, #12]
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	607a      	str	r2, [r7, #4]
 800506a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005078:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	021a      	lsls	r2, r3, #8
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	431a      	orrs	r2, r3
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	4313      	orrs	r3, r2
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	4313      	orrs	r3, r2
 800508a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	609a      	str	r2, [r3, #8]
}
 8005092:	bf00      	nop
 8005094:	371c      	adds	r7, #28
 8005096:	46bd      	mov	sp, r7
 8005098:	bc80      	pop	{r7}
 800509a:	4770      	bx	lr

0800509c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d101      	bne.n	80050b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050b0:	2302      	movs	r3, #2
 80050b2:	e032      	b.n	800511a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2202      	movs	r2, #2
 80050c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050ec:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3714      	adds	r7, #20
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr

08005124 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	bc80      	pop	{r7}
 8005134:	4770      	bx	lr

08005136 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005136:	b480      	push	{r7}
 8005138:	b083      	sub	sp, #12
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800513e:	bf00      	nop
 8005140:	370c      	adds	r7, #12
 8005142:	46bd      	mov	sp, r7
 8005144:	bc80      	pop	{r7}
 8005146:	4770      	bx	lr

08005148 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e03f      	b.n	80051da <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d106      	bne.n	8005174 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f7fd f84e 	bl	8002210 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2224      	movs	r2, #36	; 0x24
 8005178:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68da      	ldr	r2, [r3, #12]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800518a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 fa5d 	bl	800564c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	691a      	ldr	r2, [r3, #16]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	695a      	ldr	r2, [r3, #20]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68da      	ldr	r2, [r3, #12]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2220      	movs	r2, #32
 80051cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
	...

080051e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b088      	sub	sp, #32
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005204:	2300      	movs	r3, #0
 8005206:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005208:	2300      	movs	r3, #0
 800520a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	f003 030f 	and.w	r3, r3, #15
 8005212:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10d      	bne.n	8005236 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	f003 0320 	and.w	r3, r3, #32
 8005220:	2b00      	cmp	r3, #0
 8005222:	d008      	beq.n	8005236 <HAL_UART_IRQHandler+0x52>
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	f003 0320 	and.w	r3, r3, #32
 800522a:	2b00      	cmp	r3, #0
 800522c:	d003      	beq.n	8005236 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 f98b 	bl	800554a <UART_Receive_IT>
      return;
 8005234:	e0cb      	b.n	80053ce <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	2b00      	cmp	r3, #0
 800523a:	f000 80ab 	beq.w	8005394 <HAL_UART_IRQHandler+0x1b0>
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b00      	cmp	r3, #0
 8005246:	d105      	bne.n	8005254 <HAL_UART_IRQHandler+0x70>
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800524e:	2b00      	cmp	r3, #0
 8005250:	f000 80a0 	beq.w	8005394 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	f003 0301 	and.w	r3, r3, #1
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00a      	beq.n	8005274 <HAL_UART_IRQHandler+0x90>
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005264:	2b00      	cmp	r3, #0
 8005266:	d005      	beq.n	8005274 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800526c:	f043 0201 	orr.w	r2, r3, #1
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	f003 0304 	and.w	r3, r3, #4
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00a      	beq.n	8005294 <HAL_UART_IRQHandler+0xb0>
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	2b00      	cmp	r3, #0
 8005286:	d005      	beq.n	8005294 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800528c:	f043 0202 	orr.w	r2, r3, #2
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	f003 0302 	and.w	r3, r3, #2
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00a      	beq.n	80052b4 <HAL_UART_IRQHandler+0xd0>
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d005      	beq.n	80052b4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ac:	f043 0204 	orr.w	r2, r3, #4
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	f003 0308 	and.w	r3, r3, #8
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00a      	beq.n	80052d4 <HAL_UART_IRQHandler+0xf0>
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052cc:	f043 0208 	orr.w	r2, r3, #8
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d077      	beq.n	80053cc <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	f003 0320 	and.w	r3, r3, #32
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d007      	beq.n	80052f6 <HAL_UART_IRQHandler+0x112>
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	f003 0320 	and.w	r3, r3, #32
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d002      	beq.n	80052f6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 f92a 	bl	800554a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005300:	2b00      	cmp	r3, #0
 8005302:	bf14      	ite	ne
 8005304:	2301      	movne	r3, #1
 8005306:	2300      	moveq	r3, #0
 8005308:	b2db      	uxtb	r3, r3
 800530a:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005310:	f003 0308 	and.w	r3, r3, #8
 8005314:	2b00      	cmp	r3, #0
 8005316:	d102      	bne.n	800531e <HAL_UART_IRQHandler+0x13a>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d031      	beq.n	8005382 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f875 	bl	800540e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800532e:	2b00      	cmp	r3, #0
 8005330:	d023      	beq.n	800537a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005340:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005346:	2b00      	cmp	r3, #0
 8005348:	d013      	beq.n	8005372 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800534e:	4a21      	ldr	r2, [pc, #132]	; (80053d4 <HAL_UART_IRQHandler+0x1f0>)
 8005350:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005356:	4618      	mov	r0, r3
 8005358:	f7fd fb7e 	bl	8002a58 <HAL_DMA_Abort_IT>
 800535c:	4603      	mov	r3, r0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d016      	beq.n	8005390 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800536c:	4610      	mov	r0, r2
 800536e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005370:	e00e      	b.n	8005390 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f842 	bl	80053fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005378:	e00a      	b.n	8005390 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 f83e 	bl	80053fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005380:	e006      	b.n	8005390 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 f83a 	bl	80053fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800538e:	e01d      	b.n	80053cc <HAL_UART_IRQHandler+0x1e8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005390:	bf00      	nop
    return;
 8005392:	e01b      	b.n	80053cc <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800539a:	2b00      	cmp	r3, #0
 800539c:	d008      	beq.n	80053b0 <HAL_UART_IRQHandler+0x1cc>
 800539e:	69bb      	ldr	r3, [r7, #24]
 80053a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d003      	beq.n	80053b0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 f861 	bl	8005470 <UART_Transmit_IT>
    return;
 80053ae:	e00e      	b.n	80053ce <HAL_UART_IRQHandler+0x1ea>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d009      	beq.n	80053ce <HAL_UART_IRQHandler+0x1ea>
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d004      	beq.n	80053ce <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 f8a8 	bl	800551a <UART_EndTransmit_IT>
    return;
 80053ca:	e000      	b.n	80053ce <HAL_UART_IRQHandler+0x1ea>
    return;
 80053cc:	bf00      	nop
  }
}
 80053ce:	3720      	adds	r7, #32
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	08005449 	.word	0x08005449

080053d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc80      	pop	{r7}
 80053e8:	4770      	bx	lr

080053ea <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b083      	sub	sp, #12
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80053f2:	bf00      	nop
 80053f4:	370c      	adds	r7, #12
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bc80      	pop	{r7}
 80053fa:	4770      	bx	lr

080053fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005404:	bf00      	nop
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	bc80      	pop	{r7}
 800540c:	4770      	bx	lr

0800540e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800540e:	b480      	push	{r7}
 8005410:	b083      	sub	sp, #12
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68da      	ldr	r2, [r3, #12]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005424:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	695a      	ldr	r2, [r3, #20]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f022 0201 	bic.w	r2, r2, #1
 8005434:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2220      	movs	r2, #32
 800543a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800543e:	bf00      	nop
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	bc80      	pop	{r7}
 8005446:	4770      	bx	lr

08005448 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005454:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f7ff ffca 	bl	80053fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005468:	bf00      	nop
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800547e:	b2db      	uxtb	r3, r3
 8005480:	2b21      	cmp	r3, #33	; 0x21
 8005482:	d144      	bne.n	800550e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800548c:	d11a      	bne.n	80054c4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	881b      	ldrh	r3, [r3, #0]
 8005498:	461a      	mov	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054a2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	691b      	ldr	r3, [r3, #16]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d105      	bne.n	80054b8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a1b      	ldr	r3, [r3, #32]
 80054b0:	1c9a      	adds	r2, r3, #2
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	621a      	str	r2, [r3, #32]
 80054b6:	e00e      	b.n	80054d6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	1c5a      	adds	r2, r3, #1
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	621a      	str	r2, [r3, #32]
 80054c2:	e008      	b.n	80054d6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	1c59      	adds	r1, r3, #1
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6211      	str	r1, [r2, #32]
 80054ce:	781a      	ldrb	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054da:	b29b      	uxth	r3, r3
 80054dc:	3b01      	subs	r3, #1
 80054de:	b29b      	uxth	r3, r3
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	4619      	mov	r1, r3
 80054e4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d10f      	bne.n	800550a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68da      	ldr	r2, [r3, #12]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054f8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68da      	ldr	r2, [r3, #12]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005508:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800550a:	2300      	movs	r3, #0
 800550c:	e000      	b.n	8005510 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800550e:	2302      	movs	r3, #2
  }
}
 8005510:	4618      	mov	r0, r3
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	bc80      	pop	{r7}
 8005518:	4770      	bx	lr

0800551a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b082      	sub	sp, #8
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68da      	ldr	r2, [r3, #12]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005530:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2220      	movs	r2, #32
 8005536:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f7ff ff4c 	bl	80053d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3708      	adds	r7, #8
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800554a:	b580      	push	{r7, lr}
 800554c:	b084      	sub	sp, #16
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005558:	b2db      	uxtb	r3, r3
 800555a:	2b22      	cmp	r3, #34	; 0x22
 800555c:	d171      	bne.n	8005642 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005566:	d123      	bne.n	80055b0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10e      	bne.n	8005594 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	b29b      	uxth	r3, r3
 800557e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005582:	b29a      	uxth	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800558c:	1c9a      	adds	r2, r3, #2
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	629a      	str	r2, [r3, #40]	; 0x28
 8005592:	e029      	b.n	80055e8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	b29b      	uxth	r3, r3
 800559c:	b2db      	uxtb	r3, r3
 800559e:	b29a      	uxth	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a8:	1c5a      	adds	r2, r3, #1
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	629a      	str	r2, [r3, #40]	; 0x28
 80055ae:	e01b      	b.n	80055e8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	691b      	ldr	r3, [r3, #16]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d10a      	bne.n	80055ce <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	6858      	ldr	r0, [r3, #4]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c2:	1c59      	adds	r1, r3, #1
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	6291      	str	r1, [r2, #40]	; 0x28
 80055c8:	b2c2      	uxtb	r2, r0
 80055ca:	701a      	strb	r2, [r3, #0]
 80055cc:	e00c      	b.n	80055e8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	b2da      	uxtb	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055da:	1c58      	adds	r0, r3, #1
 80055dc:	6879      	ldr	r1, [r7, #4]
 80055de:	6288      	str	r0, [r1, #40]	; 0x28
 80055e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80055e4:	b2d2      	uxtb	r2, r2
 80055e6:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	3b01      	subs	r3, #1
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	4619      	mov	r1, r3
 80055f6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d120      	bne.n	800563e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68da      	ldr	r2, [r3, #12]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0220 	bic.w	r2, r2, #32
 800560a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68da      	ldr	r2, [r3, #12]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800561a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	695a      	ldr	r2, [r3, #20]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 0201 	bic.w	r2, r2, #1
 800562a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2220      	movs	r2, #32
 8005630:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f7ff fed8 	bl	80053ea <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800563a:	2300      	movs	r3, #0
 800563c:	e002      	b.n	8005644 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800563e:	2300      	movs	r3, #0
 8005640:	e000      	b.n	8005644 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005642:	2302      	movs	r3, #2
  }
}
 8005644:	4618      	mov	r0, r3
 8005646:	3710      	adds	r7, #16
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	68da      	ldr	r2, [r3, #12]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	689a      	ldr	r2, [r3, #8]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	431a      	orrs	r2, r3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	695b      	ldr	r3, [r3, #20]
 8005678:	4313      	orrs	r3, r2
 800567a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005686:	f023 030c 	bic.w	r3, r3, #12
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	6812      	ldr	r2, [r2, #0]
 800568e:	68f9      	ldr	r1, [r7, #12]
 8005690:	430b      	orrs	r3, r1
 8005692:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	699a      	ldr	r2, [r3, #24]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a52      	ldr	r2, [pc, #328]	; (80057f8 <UART_SetConfig+0x1ac>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d14e      	bne.n	8005752 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80056b4:	f7ff f872 	bl	800479c <HAL_RCC_GetPCLK2Freq>
 80056b8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056ba:	68ba      	ldr	r2, [r7, #8]
 80056bc:	4613      	mov	r3, r2
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	4413      	add	r3, r2
 80056c2:	009a      	lsls	r2, r3, #2
 80056c4:	441a      	add	r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d0:	4a4a      	ldr	r2, [pc, #296]	; (80057fc <UART_SetConfig+0x1b0>)
 80056d2:	fba2 2303 	umull	r2, r3, r2, r3
 80056d6:	095b      	lsrs	r3, r3, #5
 80056d8:	0119      	lsls	r1, r3, #4
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	4613      	mov	r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4413      	add	r3, r2
 80056e2:	009a      	lsls	r2, r3, #2
 80056e4:	441a      	add	r2, r3
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80056f0:	4b42      	ldr	r3, [pc, #264]	; (80057fc <UART_SetConfig+0x1b0>)
 80056f2:	fba3 0302 	umull	r0, r3, r3, r2
 80056f6:	095b      	lsrs	r3, r3, #5
 80056f8:	2064      	movs	r0, #100	; 0x64
 80056fa:	fb00 f303 	mul.w	r3, r0, r3
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	3332      	adds	r3, #50	; 0x32
 8005704:	4a3d      	ldr	r2, [pc, #244]	; (80057fc <UART_SetConfig+0x1b0>)
 8005706:	fba2 2303 	umull	r2, r3, r2, r3
 800570a:	095b      	lsrs	r3, r3, #5
 800570c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005710:	4419      	add	r1, r3
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	4613      	mov	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	009a      	lsls	r2, r3, #2
 800571c:	441a      	add	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	fbb2 f2f3 	udiv	r2, r2, r3
 8005728:	4b34      	ldr	r3, [pc, #208]	; (80057fc <UART_SetConfig+0x1b0>)
 800572a:	fba3 0302 	umull	r0, r3, r3, r2
 800572e:	095b      	lsrs	r3, r3, #5
 8005730:	2064      	movs	r0, #100	; 0x64
 8005732:	fb00 f303 	mul.w	r3, r0, r3
 8005736:	1ad3      	subs	r3, r2, r3
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	3332      	adds	r3, #50	; 0x32
 800573c:	4a2f      	ldr	r2, [pc, #188]	; (80057fc <UART_SetConfig+0x1b0>)
 800573e:	fba2 2303 	umull	r2, r3, r2, r3
 8005742:	095b      	lsrs	r3, r3, #5
 8005744:	f003 020f 	and.w	r2, r3, #15
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	440a      	add	r2, r1
 800574e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005750:	e04d      	b.n	80057ee <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8005752:	f7ff f80f 	bl	8004774 <HAL_RCC_GetPCLK1Freq>
 8005756:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	4613      	mov	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	4413      	add	r3, r2
 8005760:	009a      	lsls	r2, r3, #2
 8005762:	441a      	add	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	fbb2 f3f3 	udiv	r3, r2, r3
 800576e:	4a23      	ldr	r2, [pc, #140]	; (80057fc <UART_SetConfig+0x1b0>)
 8005770:	fba2 2303 	umull	r2, r3, r2, r3
 8005774:	095b      	lsrs	r3, r3, #5
 8005776:	0119      	lsls	r1, r3, #4
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	4613      	mov	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4413      	add	r3, r2
 8005780:	009a      	lsls	r2, r3, #2
 8005782:	441a      	add	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	fbb2 f2f3 	udiv	r2, r2, r3
 800578e:	4b1b      	ldr	r3, [pc, #108]	; (80057fc <UART_SetConfig+0x1b0>)
 8005790:	fba3 0302 	umull	r0, r3, r3, r2
 8005794:	095b      	lsrs	r3, r3, #5
 8005796:	2064      	movs	r0, #100	; 0x64
 8005798:	fb00 f303 	mul.w	r3, r0, r3
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	011b      	lsls	r3, r3, #4
 80057a0:	3332      	adds	r3, #50	; 0x32
 80057a2:	4a16      	ldr	r2, [pc, #88]	; (80057fc <UART_SetConfig+0x1b0>)
 80057a4:	fba2 2303 	umull	r2, r3, r2, r3
 80057a8:	095b      	lsrs	r3, r3, #5
 80057aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057ae:	4419      	add	r1, r3
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	4613      	mov	r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	4413      	add	r3, r2
 80057b8:	009a      	lsls	r2, r3, #2
 80057ba:	441a      	add	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80057c6:	4b0d      	ldr	r3, [pc, #52]	; (80057fc <UART_SetConfig+0x1b0>)
 80057c8:	fba3 0302 	umull	r0, r3, r3, r2
 80057cc:	095b      	lsrs	r3, r3, #5
 80057ce:	2064      	movs	r0, #100	; 0x64
 80057d0:	fb00 f303 	mul.w	r3, r0, r3
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	011b      	lsls	r3, r3, #4
 80057d8:	3332      	adds	r3, #50	; 0x32
 80057da:	4a08      	ldr	r2, [pc, #32]	; (80057fc <UART_SetConfig+0x1b0>)
 80057dc:	fba2 2303 	umull	r2, r3, r2, r3
 80057e0:	095b      	lsrs	r3, r3, #5
 80057e2:	f003 020f 	and.w	r2, r3, #15
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	440a      	add	r2, r1
 80057ec:	609a      	str	r2, [r3, #8]
}
 80057ee:	bf00      	nop
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	40013800 	.word	0x40013800
 80057fc:	51eb851f 	.word	0x51eb851f

08005800 <__errno>:
 8005800:	4b01      	ldr	r3, [pc, #4]	; (8005808 <__errno+0x8>)
 8005802:	6818      	ldr	r0, [r3, #0]
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	20000090 	.word	0x20000090

0800580c <__libc_init_array>:
 800580c:	b570      	push	{r4, r5, r6, lr}
 800580e:	2600      	movs	r6, #0
 8005810:	4d0c      	ldr	r5, [pc, #48]	; (8005844 <__libc_init_array+0x38>)
 8005812:	4c0d      	ldr	r4, [pc, #52]	; (8005848 <__libc_init_array+0x3c>)
 8005814:	1b64      	subs	r4, r4, r5
 8005816:	10a4      	asrs	r4, r4, #2
 8005818:	42a6      	cmp	r6, r4
 800581a:	d109      	bne.n	8005830 <__libc_init_array+0x24>
 800581c:	f000 fc9c 	bl	8006158 <_init>
 8005820:	2600      	movs	r6, #0
 8005822:	4d0a      	ldr	r5, [pc, #40]	; (800584c <__libc_init_array+0x40>)
 8005824:	4c0a      	ldr	r4, [pc, #40]	; (8005850 <__libc_init_array+0x44>)
 8005826:	1b64      	subs	r4, r4, r5
 8005828:	10a4      	asrs	r4, r4, #2
 800582a:	42a6      	cmp	r6, r4
 800582c:	d105      	bne.n	800583a <__libc_init_array+0x2e>
 800582e:	bd70      	pop	{r4, r5, r6, pc}
 8005830:	f855 3b04 	ldr.w	r3, [r5], #4
 8005834:	4798      	blx	r3
 8005836:	3601      	adds	r6, #1
 8005838:	e7ee      	b.n	8005818 <__libc_init_array+0xc>
 800583a:	f855 3b04 	ldr.w	r3, [r5], #4
 800583e:	4798      	blx	r3
 8005840:	3601      	adds	r6, #1
 8005842:	e7f2      	b.n	800582a <__libc_init_array+0x1e>
 8005844:	0800630c 	.word	0x0800630c
 8005848:	0800630c 	.word	0x0800630c
 800584c:	0800630c 	.word	0x0800630c
 8005850:	08006310 	.word	0x08006310

08005854 <memset>:
 8005854:	4603      	mov	r3, r0
 8005856:	4402      	add	r2, r0
 8005858:	4293      	cmp	r3, r2
 800585a:	d100      	bne.n	800585e <memset+0xa>
 800585c:	4770      	bx	lr
 800585e:	f803 1b01 	strb.w	r1, [r3], #1
 8005862:	e7f9      	b.n	8005858 <memset+0x4>

08005864 <siprintf>:
 8005864:	b40e      	push	{r1, r2, r3}
 8005866:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800586a:	b500      	push	{lr}
 800586c:	b09c      	sub	sp, #112	; 0x70
 800586e:	ab1d      	add	r3, sp, #116	; 0x74
 8005870:	9002      	str	r0, [sp, #8]
 8005872:	9006      	str	r0, [sp, #24]
 8005874:	9107      	str	r1, [sp, #28]
 8005876:	9104      	str	r1, [sp, #16]
 8005878:	4808      	ldr	r0, [pc, #32]	; (800589c <siprintf+0x38>)
 800587a:	4909      	ldr	r1, [pc, #36]	; (80058a0 <siprintf+0x3c>)
 800587c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005880:	9105      	str	r1, [sp, #20]
 8005882:	6800      	ldr	r0, [r0, #0]
 8005884:	a902      	add	r1, sp, #8
 8005886:	9301      	str	r3, [sp, #4]
 8005888:	f000 f868 	bl	800595c <_svfiprintf_r>
 800588c:	2200      	movs	r2, #0
 800588e:	9b02      	ldr	r3, [sp, #8]
 8005890:	701a      	strb	r2, [r3, #0]
 8005892:	b01c      	add	sp, #112	; 0x70
 8005894:	f85d eb04 	ldr.w	lr, [sp], #4
 8005898:	b003      	add	sp, #12
 800589a:	4770      	bx	lr
 800589c:	20000090 	.word	0x20000090
 80058a0:	ffff0208 	.word	0xffff0208

080058a4 <__ssputs_r>:
 80058a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058a8:	688e      	ldr	r6, [r1, #8]
 80058aa:	4682      	mov	sl, r0
 80058ac:	429e      	cmp	r6, r3
 80058ae:	460c      	mov	r4, r1
 80058b0:	4690      	mov	r8, r2
 80058b2:	461f      	mov	r7, r3
 80058b4:	d838      	bhi.n	8005928 <__ssputs_r+0x84>
 80058b6:	898a      	ldrh	r2, [r1, #12]
 80058b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80058bc:	d032      	beq.n	8005924 <__ssputs_r+0x80>
 80058be:	6825      	ldr	r5, [r4, #0]
 80058c0:	6909      	ldr	r1, [r1, #16]
 80058c2:	3301      	adds	r3, #1
 80058c4:	eba5 0901 	sub.w	r9, r5, r1
 80058c8:	6965      	ldr	r5, [r4, #20]
 80058ca:	444b      	add	r3, r9
 80058cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058d4:	106d      	asrs	r5, r5, #1
 80058d6:	429d      	cmp	r5, r3
 80058d8:	bf38      	it	cc
 80058da:	461d      	movcc	r5, r3
 80058dc:	0553      	lsls	r3, r2, #21
 80058de:	d531      	bpl.n	8005944 <__ssputs_r+0xa0>
 80058e0:	4629      	mov	r1, r5
 80058e2:	f000 fb6f 	bl	8005fc4 <_malloc_r>
 80058e6:	4606      	mov	r6, r0
 80058e8:	b950      	cbnz	r0, 8005900 <__ssputs_r+0x5c>
 80058ea:	230c      	movs	r3, #12
 80058ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058f0:	f8ca 3000 	str.w	r3, [sl]
 80058f4:	89a3      	ldrh	r3, [r4, #12]
 80058f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058fa:	81a3      	strh	r3, [r4, #12]
 80058fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005900:	464a      	mov	r2, r9
 8005902:	6921      	ldr	r1, [r4, #16]
 8005904:	f000 face 	bl	8005ea4 <memcpy>
 8005908:	89a3      	ldrh	r3, [r4, #12]
 800590a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800590e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005912:	81a3      	strh	r3, [r4, #12]
 8005914:	6126      	str	r6, [r4, #16]
 8005916:	444e      	add	r6, r9
 8005918:	6026      	str	r6, [r4, #0]
 800591a:	463e      	mov	r6, r7
 800591c:	6165      	str	r5, [r4, #20]
 800591e:	eba5 0509 	sub.w	r5, r5, r9
 8005922:	60a5      	str	r5, [r4, #8]
 8005924:	42be      	cmp	r6, r7
 8005926:	d900      	bls.n	800592a <__ssputs_r+0x86>
 8005928:	463e      	mov	r6, r7
 800592a:	4632      	mov	r2, r6
 800592c:	4641      	mov	r1, r8
 800592e:	6820      	ldr	r0, [r4, #0]
 8005930:	f000 fac6 	bl	8005ec0 <memmove>
 8005934:	68a3      	ldr	r3, [r4, #8]
 8005936:	2000      	movs	r0, #0
 8005938:	1b9b      	subs	r3, r3, r6
 800593a:	60a3      	str	r3, [r4, #8]
 800593c:	6823      	ldr	r3, [r4, #0]
 800593e:	4433      	add	r3, r6
 8005940:	6023      	str	r3, [r4, #0]
 8005942:	e7db      	b.n	80058fc <__ssputs_r+0x58>
 8005944:	462a      	mov	r2, r5
 8005946:	f000 fbb1 	bl	80060ac <_realloc_r>
 800594a:	4606      	mov	r6, r0
 800594c:	2800      	cmp	r0, #0
 800594e:	d1e1      	bne.n	8005914 <__ssputs_r+0x70>
 8005950:	4650      	mov	r0, sl
 8005952:	6921      	ldr	r1, [r4, #16]
 8005954:	f000 face 	bl	8005ef4 <_free_r>
 8005958:	e7c7      	b.n	80058ea <__ssputs_r+0x46>
	...

0800595c <_svfiprintf_r>:
 800595c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005960:	4698      	mov	r8, r3
 8005962:	898b      	ldrh	r3, [r1, #12]
 8005964:	4607      	mov	r7, r0
 8005966:	061b      	lsls	r3, r3, #24
 8005968:	460d      	mov	r5, r1
 800596a:	4614      	mov	r4, r2
 800596c:	b09d      	sub	sp, #116	; 0x74
 800596e:	d50e      	bpl.n	800598e <_svfiprintf_r+0x32>
 8005970:	690b      	ldr	r3, [r1, #16]
 8005972:	b963      	cbnz	r3, 800598e <_svfiprintf_r+0x32>
 8005974:	2140      	movs	r1, #64	; 0x40
 8005976:	f000 fb25 	bl	8005fc4 <_malloc_r>
 800597a:	6028      	str	r0, [r5, #0]
 800597c:	6128      	str	r0, [r5, #16]
 800597e:	b920      	cbnz	r0, 800598a <_svfiprintf_r+0x2e>
 8005980:	230c      	movs	r3, #12
 8005982:	603b      	str	r3, [r7, #0]
 8005984:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005988:	e0d1      	b.n	8005b2e <_svfiprintf_r+0x1d2>
 800598a:	2340      	movs	r3, #64	; 0x40
 800598c:	616b      	str	r3, [r5, #20]
 800598e:	2300      	movs	r3, #0
 8005990:	9309      	str	r3, [sp, #36]	; 0x24
 8005992:	2320      	movs	r3, #32
 8005994:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005998:	2330      	movs	r3, #48	; 0x30
 800599a:	f04f 0901 	mov.w	r9, #1
 800599e:	f8cd 800c 	str.w	r8, [sp, #12]
 80059a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005b48 <_svfiprintf_r+0x1ec>
 80059a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059aa:	4623      	mov	r3, r4
 80059ac:	469a      	mov	sl, r3
 80059ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059b2:	b10a      	cbz	r2, 80059b8 <_svfiprintf_r+0x5c>
 80059b4:	2a25      	cmp	r2, #37	; 0x25
 80059b6:	d1f9      	bne.n	80059ac <_svfiprintf_r+0x50>
 80059b8:	ebba 0b04 	subs.w	fp, sl, r4
 80059bc:	d00b      	beq.n	80059d6 <_svfiprintf_r+0x7a>
 80059be:	465b      	mov	r3, fp
 80059c0:	4622      	mov	r2, r4
 80059c2:	4629      	mov	r1, r5
 80059c4:	4638      	mov	r0, r7
 80059c6:	f7ff ff6d 	bl	80058a4 <__ssputs_r>
 80059ca:	3001      	adds	r0, #1
 80059cc:	f000 80aa 	beq.w	8005b24 <_svfiprintf_r+0x1c8>
 80059d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059d2:	445a      	add	r2, fp
 80059d4:	9209      	str	r2, [sp, #36]	; 0x24
 80059d6:	f89a 3000 	ldrb.w	r3, [sl]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	f000 80a2 	beq.w	8005b24 <_svfiprintf_r+0x1c8>
 80059e0:	2300      	movs	r3, #0
 80059e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80059e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059ea:	f10a 0a01 	add.w	sl, sl, #1
 80059ee:	9304      	str	r3, [sp, #16]
 80059f0:	9307      	str	r3, [sp, #28]
 80059f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059f6:	931a      	str	r3, [sp, #104]	; 0x68
 80059f8:	4654      	mov	r4, sl
 80059fa:	2205      	movs	r2, #5
 80059fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a00:	4851      	ldr	r0, [pc, #324]	; (8005b48 <_svfiprintf_r+0x1ec>)
 8005a02:	f000 fa41 	bl	8005e88 <memchr>
 8005a06:	9a04      	ldr	r2, [sp, #16]
 8005a08:	b9d8      	cbnz	r0, 8005a42 <_svfiprintf_r+0xe6>
 8005a0a:	06d0      	lsls	r0, r2, #27
 8005a0c:	bf44      	itt	mi
 8005a0e:	2320      	movmi	r3, #32
 8005a10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a14:	0711      	lsls	r1, r2, #28
 8005a16:	bf44      	itt	mi
 8005a18:	232b      	movmi	r3, #43	; 0x2b
 8005a1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a1e:	f89a 3000 	ldrb.w	r3, [sl]
 8005a22:	2b2a      	cmp	r3, #42	; 0x2a
 8005a24:	d015      	beq.n	8005a52 <_svfiprintf_r+0xf6>
 8005a26:	4654      	mov	r4, sl
 8005a28:	2000      	movs	r0, #0
 8005a2a:	f04f 0c0a 	mov.w	ip, #10
 8005a2e:	9a07      	ldr	r2, [sp, #28]
 8005a30:	4621      	mov	r1, r4
 8005a32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a36:	3b30      	subs	r3, #48	; 0x30
 8005a38:	2b09      	cmp	r3, #9
 8005a3a:	d94e      	bls.n	8005ada <_svfiprintf_r+0x17e>
 8005a3c:	b1b0      	cbz	r0, 8005a6c <_svfiprintf_r+0x110>
 8005a3e:	9207      	str	r2, [sp, #28]
 8005a40:	e014      	b.n	8005a6c <_svfiprintf_r+0x110>
 8005a42:	eba0 0308 	sub.w	r3, r0, r8
 8005a46:	fa09 f303 	lsl.w	r3, r9, r3
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	46a2      	mov	sl, r4
 8005a4e:	9304      	str	r3, [sp, #16]
 8005a50:	e7d2      	b.n	80059f8 <_svfiprintf_r+0x9c>
 8005a52:	9b03      	ldr	r3, [sp, #12]
 8005a54:	1d19      	adds	r1, r3, #4
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	9103      	str	r1, [sp, #12]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	bfbb      	ittet	lt
 8005a5e:	425b      	neglt	r3, r3
 8005a60:	f042 0202 	orrlt.w	r2, r2, #2
 8005a64:	9307      	strge	r3, [sp, #28]
 8005a66:	9307      	strlt	r3, [sp, #28]
 8005a68:	bfb8      	it	lt
 8005a6a:	9204      	strlt	r2, [sp, #16]
 8005a6c:	7823      	ldrb	r3, [r4, #0]
 8005a6e:	2b2e      	cmp	r3, #46	; 0x2e
 8005a70:	d10c      	bne.n	8005a8c <_svfiprintf_r+0x130>
 8005a72:	7863      	ldrb	r3, [r4, #1]
 8005a74:	2b2a      	cmp	r3, #42	; 0x2a
 8005a76:	d135      	bne.n	8005ae4 <_svfiprintf_r+0x188>
 8005a78:	9b03      	ldr	r3, [sp, #12]
 8005a7a:	3402      	adds	r4, #2
 8005a7c:	1d1a      	adds	r2, r3, #4
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	9203      	str	r2, [sp, #12]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	bfb8      	it	lt
 8005a86:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005a8a:	9305      	str	r3, [sp, #20]
 8005a8c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005b4c <_svfiprintf_r+0x1f0>
 8005a90:	2203      	movs	r2, #3
 8005a92:	4650      	mov	r0, sl
 8005a94:	7821      	ldrb	r1, [r4, #0]
 8005a96:	f000 f9f7 	bl	8005e88 <memchr>
 8005a9a:	b140      	cbz	r0, 8005aae <_svfiprintf_r+0x152>
 8005a9c:	2340      	movs	r3, #64	; 0x40
 8005a9e:	eba0 000a 	sub.w	r0, r0, sl
 8005aa2:	fa03 f000 	lsl.w	r0, r3, r0
 8005aa6:	9b04      	ldr	r3, [sp, #16]
 8005aa8:	3401      	adds	r4, #1
 8005aaa:	4303      	orrs	r3, r0
 8005aac:	9304      	str	r3, [sp, #16]
 8005aae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ab2:	2206      	movs	r2, #6
 8005ab4:	4826      	ldr	r0, [pc, #152]	; (8005b50 <_svfiprintf_r+0x1f4>)
 8005ab6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005aba:	f000 f9e5 	bl	8005e88 <memchr>
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	d038      	beq.n	8005b34 <_svfiprintf_r+0x1d8>
 8005ac2:	4b24      	ldr	r3, [pc, #144]	; (8005b54 <_svfiprintf_r+0x1f8>)
 8005ac4:	bb1b      	cbnz	r3, 8005b0e <_svfiprintf_r+0x1b2>
 8005ac6:	9b03      	ldr	r3, [sp, #12]
 8005ac8:	3307      	adds	r3, #7
 8005aca:	f023 0307 	bic.w	r3, r3, #7
 8005ace:	3308      	adds	r3, #8
 8005ad0:	9303      	str	r3, [sp, #12]
 8005ad2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad4:	4433      	add	r3, r6
 8005ad6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ad8:	e767      	b.n	80059aa <_svfiprintf_r+0x4e>
 8005ada:	460c      	mov	r4, r1
 8005adc:	2001      	movs	r0, #1
 8005ade:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ae2:	e7a5      	b.n	8005a30 <_svfiprintf_r+0xd4>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	f04f 0c0a 	mov.w	ip, #10
 8005aea:	4619      	mov	r1, r3
 8005aec:	3401      	adds	r4, #1
 8005aee:	9305      	str	r3, [sp, #20]
 8005af0:	4620      	mov	r0, r4
 8005af2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005af6:	3a30      	subs	r2, #48	; 0x30
 8005af8:	2a09      	cmp	r2, #9
 8005afa:	d903      	bls.n	8005b04 <_svfiprintf_r+0x1a8>
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d0c5      	beq.n	8005a8c <_svfiprintf_r+0x130>
 8005b00:	9105      	str	r1, [sp, #20]
 8005b02:	e7c3      	b.n	8005a8c <_svfiprintf_r+0x130>
 8005b04:	4604      	mov	r4, r0
 8005b06:	2301      	movs	r3, #1
 8005b08:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b0c:	e7f0      	b.n	8005af0 <_svfiprintf_r+0x194>
 8005b0e:	ab03      	add	r3, sp, #12
 8005b10:	9300      	str	r3, [sp, #0]
 8005b12:	462a      	mov	r2, r5
 8005b14:	4638      	mov	r0, r7
 8005b16:	4b10      	ldr	r3, [pc, #64]	; (8005b58 <_svfiprintf_r+0x1fc>)
 8005b18:	a904      	add	r1, sp, #16
 8005b1a:	f3af 8000 	nop.w
 8005b1e:	1c42      	adds	r2, r0, #1
 8005b20:	4606      	mov	r6, r0
 8005b22:	d1d6      	bne.n	8005ad2 <_svfiprintf_r+0x176>
 8005b24:	89ab      	ldrh	r3, [r5, #12]
 8005b26:	065b      	lsls	r3, r3, #25
 8005b28:	f53f af2c 	bmi.w	8005984 <_svfiprintf_r+0x28>
 8005b2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b2e:	b01d      	add	sp, #116	; 0x74
 8005b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b34:	ab03      	add	r3, sp, #12
 8005b36:	9300      	str	r3, [sp, #0]
 8005b38:	462a      	mov	r2, r5
 8005b3a:	4638      	mov	r0, r7
 8005b3c:	4b06      	ldr	r3, [pc, #24]	; (8005b58 <_svfiprintf_r+0x1fc>)
 8005b3e:	a904      	add	r1, sp, #16
 8005b40:	f000 f87c 	bl	8005c3c <_printf_i>
 8005b44:	e7eb      	b.n	8005b1e <_svfiprintf_r+0x1c2>
 8005b46:	bf00      	nop
 8005b48:	080062d8 	.word	0x080062d8
 8005b4c:	080062de 	.word	0x080062de
 8005b50:	080062e2 	.word	0x080062e2
 8005b54:	00000000 	.word	0x00000000
 8005b58:	080058a5 	.word	0x080058a5

08005b5c <_printf_common>:
 8005b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b60:	4616      	mov	r6, r2
 8005b62:	4699      	mov	r9, r3
 8005b64:	688a      	ldr	r2, [r1, #8]
 8005b66:	690b      	ldr	r3, [r1, #16]
 8005b68:	4607      	mov	r7, r0
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	bfb8      	it	lt
 8005b6e:	4613      	movlt	r3, r2
 8005b70:	6033      	str	r3, [r6, #0]
 8005b72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b76:	460c      	mov	r4, r1
 8005b78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b7c:	b10a      	cbz	r2, 8005b82 <_printf_common+0x26>
 8005b7e:	3301      	adds	r3, #1
 8005b80:	6033      	str	r3, [r6, #0]
 8005b82:	6823      	ldr	r3, [r4, #0]
 8005b84:	0699      	lsls	r1, r3, #26
 8005b86:	bf42      	ittt	mi
 8005b88:	6833      	ldrmi	r3, [r6, #0]
 8005b8a:	3302      	addmi	r3, #2
 8005b8c:	6033      	strmi	r3, [r6, #0]
 8005b8e:	6825      	ldr	r5, [r4, #0]
 8005b90:	f015 0506 	ands.w	r5, r5, #6
 8005b94:	d106      	bne.n	8005ba4 <_printf_common+0x48>
 8005b96:	f104 0a19 	add.w	sl, r4, #25
 8005b9a:	68e3      	ldr	r3, [r4, #12]
 8005b9c:	6832      	ldr	r2, [r6, #0]
 8005b9e:	1a9b      	subs	r3, r3, r2
 8005ba0:	42ab      	cmp	r3, r5
 8005ba2:	dc28      	bgt.n	8005bf6 <_printf_common+0x9a>
 8005ba4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ba8:	1e13      	subs	r3, r2, #0
 8005baa:	6822      	ldr	r2, [r4, #0]
 8005bac:	bf18      	it	ne
 8005bae:	2301      	movne	r3, #1
 8005bb0:	0692      	lsls	r2, r2, #26
 8005bb2:	d42d      	bmi.n	8005c10 <_printf_common+0xb4>
 8005bb4:	4649      	mov	r1, r9
 8005bb6:	4638      	mov	r0, r7
 8005bb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005bbc:	47c0      	blx	r8
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	d020      	beq.n	8005c04 <_printf_common+0xa8>
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	68e5      	ldr	r5, [r4, #12]
 8005bc6:	f003 0306 	and.w	r3, r3, #6
 8005bca:	2b04      	cmp	r3, #4
 8005bcc:	bf18      	it	ne
 8005bce:	2500      	movne	r5, #0
 8005bd0:	6832      	ldr	r2, [r6, #0]
 8005bd2:	f04f 0600 	mov.w	r6, #0
 8005bd6:	68a3      	ldr	r3, [r4, #8]
 8005bd8:	bf08      	it	eq
 8005bda:	1aad      	subeq	r5, r5, r2
 8005bdc:	6922      	ldr	r2, [r4, #16]
 8005bde:	bf08      	it	eq
 8005be0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005be4:	4293      	cmp	r3, r2
 8005be6:	bfc4      	itt	gt
 8005be8:	1a9b      	subgt	r3, r3, r2
 8005bea:	18ed      	addgt	r5, r5, r3
 8005bec:	341a      	adds	r4, #26
 8005bee:	42b5      	cmp	r5, r6
 8005bf0:	d11a      	bne.n	8005c28 <_printf_common+0xcc>
 8005bf2:	2000      	movs	r0, #0
 8005bf4:	e008      	b.n	8005c08 <_printf_common+0xac>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	4652      	mov	r2, sl
 8005bfa:	4649      	mov	r1, r9
 8005bfc:	4638      	mov	r0, r7
 8005bfe:	47c0      	blx	r8
 8005c00:	3001      	adds	r0, #1
 8005c02:	d103      	bne.n	8005c0c <_printf_common+0xb0>
 8005c04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c0c:	3501      	adds	r5, #1
 8005c0e:	e7c4      	b.n	8005b9a <_printf_common+0x3e>
 8005c10:	2030      	movs	r0, #48	; 0x30
 8005c12:	18e1      	adds	r1, r4, r3
 8005c14:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c18:	1c5a      	adds	r2, r3, #1
 8005c1a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c1e:	4422      	add	r2, r4
 8005c20:	3302      	adds	r3, #2
 8005c22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c26:	e7c5      	b.n	8005bb4 <_printf_common+0x58>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	4622      	mov	r2, r4
 8005c2c:	4649      	mov	r1, r9
 8005c2e:	4638      	mov	r0, r7
 8005c30:	47c0      	blx	r8
 8005c32:	3001      	adds	r0, #1
 8005c34:	d0e6      	beq.n	8005c04 <_printf_common+0xa8>
 8005c36:	3601      	adds	r6, #1
 8005c38:	e7d9      	b.n	8005bee <_printf_common+0x92>
	...

08005c3c <_printf_i>:
 8005c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c40:	7e0f      	ldrb	r7, [r1, #24]
 8005c42:	4691      	mov	r9, r2
 8005c44:	2f78      	cmp	r7, #120	; 0x78
 8005c46:	4680      	mov	r8, r0
 8005c48:	460c      	mov	r4, r1
 8005c4a:	469a      	mov	sl, r3
 8005c4c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c52:	d807      	bhi.n	8005c64 <_printf_i+0x28>
 8005c54:	2f62      	cmp	r7, #98	; 0x62
 8005c56:	d80a      	bhi.n	8005c6e <_printf_i+0x32>
 8005c58:	2f00      	cmp	r7, #0
 8005c5a:	f000 80d9 	beq.w	8005e10 <_printf_i+0x1d4>
 8005c5e:	2f58      	cmp	r7, #88	; 0x58
 8005c60:	f000 80a4 	beq.w	8005dac <_printf_i+0x170>
 8005c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c6c:	e03a      	b.n	8005ce4 <_printf_i+0xa8>
 8005c6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c72:	2b15      	cmp	r3, #21
 8005c74:	d8f6      	bhi.n	8005c64 <_printf_i+0x28>
 8005c76:	a101      	add	r1, pc, #4	; (adr r1, 8005c7c <_printf_i+0x40>)
 8005c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c7c:	08005cd5 	.word	0x08005cd5
 8005c80:	08005ce9 	.word	0x08005ce9
 8005c84:	08005c65 	.word	0x08005c65
 8005c88:	08005c65 	.word	0x08005c65
 8005c8c:	08005c65 	.word	0x08005c65
 8005c90:	08005c65 	.word	0x08005c65
 8005c94:	08005ce9 	.word	0x08005ce9
 8005c98:	08005c65 	.word	0x08005c65
 8005c9c:	08005c65 	.word	0x08005c65
 8005ca0:	08005c65 	.word	0x08005c65
 8005ca4:	08005c65 	.word	0x08005c65
 8005ca8:	08005df7 	.word	0x08005df7
 8005cac:	08005d19 	.word	0x08005d19
 8005cb0:	08005dd9 	.word	0x08005dd9
 8005cb4:	08005c65 	.word	0x08005c65
 8005cb8:	08005c65 	.word	0x08005c65
 8005cbc:	08005e19 	.word	0x08005e19
 8005cc0:	08005c65 	.word	0x08005c65
 8005cc4:	08005d19 	.word	0x08005d19
 8005cc8:	08005c65 	.word	0x08005c65
 8005ccc:	08005c65 	.word	0x08005c65
 8005cd0:	08005de1 	.word	0x08005de1
 8005cd4:	682b      	ldr	r3, [r5, #0]
 8005cd6:	1d1a      	adds	r2, r3, #4
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	602a      	str	r2, [r5, #0]
 8005cdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ce0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e0a4      	b.n	8005e32 <_printf_i+0x1f6>
 8005ce8:	6820      	ldr	r0, [r4, #0]
 8005cea:	6829      	ldr	r1, [r5, #0]
 8005cec:	0606      	lsls	r6, r0, #24
 8005cee:	f101 0304 	add.w	r3, r1, #4
 8005cf2:	d50a      	bpl.n	8005d0a <_printf_i+0xce>
 8005cf4:	680e      	ldr	r6, [r1, #0]
 8005cf6:	602b      	str	r3, [r5, #0]
 8005cf8:	2e00      	cmp	r6, #0
 8005cfa:	da03      	bge.n	8005d04 <_printf_i+0xc8>
 8005cfc:	232d      	movs	r3, #45	; 0x2d
 8005cfe:	4276      	negs	r6, r6
 8005d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d04:	230a      	movs	r3, #10
 8005d06:	485e      	ldr	r0, [pc, #376]	; (8005e80 <_printf_i+0x244>)
 8005d08:	e019      	b.n	8005d3e <_printf_i+0x102>
 8005d0a:	680e      	ldr	r6, [r1, #0]
 8005d0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d10:	602b      	str	r3, [r5, #0]
 8005d12:	bf18      	it	ne
 8005d14:	b236      	sxthne	r6, r6
 8005d16:	e7ef      	b.n	8005cf8 <_printf_i+0xbc>
 8005d18:	682b      	ldr	r3, [r5, #0]
 8005d1a:	6820      	ldr	r0, [r4, #0]
 8005d1c:	1d19      	adds	r1, r3, #4
 8005d1e:	6029      	str	r1, [r5, #0]
 8005d20:	0601      	lsls	r1, r0, #24
 8005d22:	d501      	bpl.n	8005d28 <_printf_i+0xec>
 8005d24:	681e      	ldr	r6, [r3, #0]
 8005d26:	e002      	b.n	8005d2e <_printf_i+0xf2>
 8005d28:	0646      	lsls	r6, r0, #25
 8005d2a:	d5fb      	bpl.n	8005d24 <_printf_i+0xe8>
 8005d2c:	881e      	ldrh	r6, [r3, #0]
 8005d2e:	2f6f      	cmp	r7, #111	; 0x6f
 8005d30:	bf0c      	ite	eq
 8005d32:	2308      	moveq	r3, #8
 8005d34:	230a      	movne	r3, #10
 8005d36:	4852      	ldr	r0, [pc, #328]	; (8005e80 <_printf_i+0x244>)
 8005d38:	2100      	movs	r1, #0
 8005d3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d3e:	6865      	ldr	r5, [r4, #4]
 8005d40:	2d00      	cmp	r5, #0
 8005d42:	bfa8      	it	ge
 8005d44:	6821      	ldrge	r1, [r4, #0]
 8005d46:	60a5      	str	r5, [r4, #8]
 8005d48:	bfa4      	itt	ge
 8005d4a:	f021 0104 	bicge.w	r1, r1, #4
 8005d4e:	6021      	strge	r1, [r4, #0]
 8005d50:	b90e      	cbnz	r6, 8005d56 <_printf_i+0x11a>
 8005d52:	2d00      	cmp	r5, #0
 8005d54:	d04d      	beq.n	8005df2 <_printf_i+0x1b6>
 8005d56:	4615      	mov	r5, r2
 8005d58:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d5c:	fb03 6711 	mls	r7, r3, r1, r6
 8005d60:	5dc7      	ldrb	r7, [r0, r7]
 8005d62:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d66:	4637      	mov	r7, r6
 8005d68:	42bb      	cmp	r3, r7
 8005d6a:	460e      	mov	r6, r1
 8005d6c:	d9f4      	bls.n	8005d58 <_printf_i+0x11c>
 8005d6e:	2b08      	cmp	r3, #8
 8005d70:	d10b      	bne.n	8005d8a <_printf_i+0x14e>
 8005d72:	6823      	ldr	r3, [r4, #0]
 8005d74:	07de      	lsls	r6, r3, #31
 8005d76:	d508      	bpl.n	8005d8a <_printf_i+0x14e>
 8005d78:	6923      	ldr	r3, [r4, #16]
 8005d7a:	6861      	ldr	r1, [r4, #4]
 8005d7c:	4299      	cmp	r1, r3
 8005d7e:	bfde      	ittt	le
 8005d80:	2330      	movle	r3, #48	; 0x30
 8005d82:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d86:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005d8a:	1b52      	subs	r2, r2, r5
 8005d8c:	6122      	str	r2, [r4, #16]
 8005d8e:	464b      	mov	r3, r9
 8005d90:	4621      	mov	r1, r4
 8005d92:	4640      	mov	r0, r8
 8005d94:	f8cd a000 	str.w	sl, [sp]
 8005d98:	aa03      	add	r2, sp, #12
 8005d9a:	f7ff fedf 	bl	8005b5c <_printf_common>
 8005d9e:	3001      	adds	r0, #1
 8005da0:	d14c      	bne.n	8005e3c <_printf_i+0x200>
 8005da2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005da6:	b004      	add	sp, #16
 8005da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dac:	4834      	ldr	r0, [pc, #208]	; (8005e80 <_printf_i+0x244>)
 8005dae:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005db2:	6829      	ldr	r1, [r5, #0]
 8005db4:	6823      	ldr	r3, [r4, #0]
 8005db6:	f851 6b04 	ldr.w	r6, [r1], #4
 8005dba:	6029      	str	r1, [r5, #0]
 8005dbc:	061d      	lsls	r5, r3, #24
 8005dbe:	d514      	bpl.n	8005dea <_printf_i+0x1ae>
 8005dc0:	07df      	lsls	r7, r3, #31
 8005dc2:	bf44      	itt	mi
 8005dc4:	f043 0320 	orrmi.w	r3, r3, #32
 8005dc8:	6023      	strmi	r3, [r4, #0]
 8005dca:	b91e      	cbnz	r6, 8005dd4 <_printf_i+0x198>
 8005dcc:	6823      	ldr	r3, [r4, #0]
 8005dce:	f023 0320 	bic.w	r3, r3, #32
 8005dd2:	6023      	str	r3, [r4, #0]
 8005dd4:	2310      	movs	r3, #16
 8005dd6:	e7af      	b.n	8005d38 <_printf_i+0xfc>
 8005dd8:	6823      	ldr	r3, [r4, #0]
 8005dda:	f043 0320 	orr.w	r3, r3, #32
 8005dde:	6023      	str	r3, [r4, #0]
 8005de0:	2378      	movs	r3, #120	; 0x78
 8005de2:	4828      	ldr	r0, [pc, #160]	; (8005e84 <_printf_i+0x248>)
 8005de4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005de8:	e7e3      	b.n	8005db2 <_printf_i+0x176>
 8005dea:	0659      	lsls	r1, r3, #25
 8005dec:	bf48      	it	mi
 8005dee:	b2b6      	uxthmi	r6, r6
 8005df0:	e7e6      	b.n	8005dc0 <_printf_i+0x184>
 8005df2:	4615      	mov	r5, r2
 8005df4:	e7bb      	b.n	8005d6e <_printf_i+0x132>
 8005df6:	682b      	ldr	r3, [r5, #0]
 8005df8:	6826      	ldr	r6, [r4, #0]
 8005dfa:	1d18      	adds	r0, r3, #4
 8005dfc:	6961      	ldr	r1, [r4, #20]
 8005dfe:	6028      	str	r0, [r5, #0]
 8005e00:	0635      	lsls	r5, r6, #24
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	d501      	bpl.n	8005e0a <_printf_i+0x1ce>
 8005e06:	6019      	str	r1, [r3, #0]
 8005e08:	e002      	b.n	8005e10 <_printf_i+0x1d4>
 8005e0a:	0670      	lsls	r0, r6, #25
 8005e0c:	d5fb      	bpl.n	8005e06 <_printf_i+0x1ca>
 8005e0e:	8019      	strh	r1, [r3, #0]
 8005e10:	2300      	movs	r3, #0
 8005e12:	4615      	mov	r5, r2
 8005e14:	6123      	str	r3, [r4, #16]
 8005e16:	e7ba      	b.n	8005d8e <_printf_i+0x152>
 8005e18:	682b      	ldr	r3, [r5, #0]
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	1d1a      	adds	r2, r3, #4
 8005e1e:	602a      	str	r2, [r5, #0]
 8005e20:	681d      	ldr	r5, [r3, #0]
 8005e22:	6862      	ldr	r2, [r4, #4]
 8005e24:	4628      	mov	r0, r5
 8005e26:	f000 f82f 	bl	8005e88 <memchr>
 8005e2a:	b108      	cbz	r0, 8005e30 <_printf_i+0x1f4>
 8005e2c:	1b40      	subs	r0, r0, r5
 8005e2e:	6060      	str	r0, [r4, #4]
 8005e30:	6863      	ldr	r3, [r4, #4]
 8005e32:	6123      	str	r3, [r4, #16]
 8005e34:	2300      	movs	r3, #0
 8005e36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e3a:	e7a8      	b.n	8005d8e <_printf_i+0x152>
 8005e3c:	462a      	mov	r2, r5
 8005e3e:	4649      	mov	r1, r9
 8005e40:	4640      	mov	r0, r8
 8005e42:	6923      	ldr	r3, [r4, #16]
 8005e44:	47d0      	blx	sl
 8005e46:	3001      	adds	r0, #1
 8005e48:	d0ab      	beq.n	8005da2 <_printf_i+0x166>
 8005e4a:	6823      	ldr	r3, [r4, #0]
 8005e4c:	079b      	lsls	r3, r3, #30
 8005e4e:	d413      	bmi.n	8005e78 <_printf_i+0x23c>
 8005e50:	68e0      	ldr	r0, [r4, #12]
 8005e52:	9b03      	ldr	r3, [sp, #12]
 8005e54:	4298      	cmp	r0, r3
 8005e56:	bfb8      	it	lt
 8005e58:	4618      	movlt	r0, r3
 8005e5a:	e7a4      	b.n	8005da6 <_printf_i+0x16a>
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	4632      	mov	r2, r6
 8005e60:	4649      	mov	r1, r9
 8005e62:	4640      	mov	r0, r8
 8005e64:	47d0      	blx	sl
 8005e66:	3001      	adds	r0, #1
 8005e68:	d09b      	beq.n	8005da2 <_printf_i+0x166>
 8005e6a:	3501      	adds	r5, #1
 8005e6c:	68e3      	ldr	r3, [r4, #12]
 8005e6e:	9903      	ldr	r1, [sp, #12]
 8005e70:	1a5b      	subs	r3, r3, r1
 8005e72:	42ab      	cmp	r3, r5
 8005e74:	dcf2      	bgt.n	8005e5c <_printf_i+0x220>
 8005e76:	e7eb      	b.n	8005e50 <_printf_i+0x214>
 8005e78:	2500      	movs	r5, #0
 8005e7a:	f104 0619 	add.w	r6, r4, #25
 8005e7e:	e7f5      	b.n	8005e6c <_printf_i+0x230>
 8005e80:	080062e9 	.word	0x080062e9
 8005e84:	080062fa 	.word	0x080062fa

08005e88 <memchr>:
 8005e88:	4603      	mov	r3, r0
 8005e8a:	b510      	push	{r4, lr}
 8005e8c:	b2c9      	uxtb	r1, r1
 8005e8e:	4402      	add	r2, r0
 8005e90:	4293      	cmp	r3, r2
 8005e92:	4618      	mov	r0, r3
 8005e94:	d101      	bne.n	8005e9a <memchr+0x12>
 8005e96:	2000      	movs	r0, #0
 8005e98:	e003      	b.n	8005ea2 <memchr+0x1a>
 8005e9a:	7804      	ldrb	r4, [r0, #0]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	428c      	cmp	r4, r1
 8005ea0:	d1f6      	bne.n	8005e90 <memchr+0x8>
 8005ea2:	bd10      	pop	{r4, pc}

08005ea4 <memcpy>:
 8005ea4:	440a      	add	r2, r1
 8005ea6:	4291      	cmp	r1, r2
 8005ea8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005eac:	d100      	bne.n	8005eb0 <memcpy+0xc>
 8005eae:	4770      	bx	lr
 8005eb0:	b510      	push	{r4, lr}
 8005eb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005eb6:	4291      	cmp	r1, r2
 8005eb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ebc:	d1f9      	bne.n	8005eb2 <memcpy+0xe>
 8005ebe:	bd10      	pop	{r4, pc}

08005ec0 <memmove>:
 8005ec0:	4288      	cmp	r0, r1
 8005ec2:	b510      	push	{r4, lr}
 8005ec4:	eb01 0402 	add.w	r4, r1, r2
 8005ec8:	d902      	bls.n	8005ed0 <memmove+0x10>
 8005eca:	4284      	cmp	r4, r0
 8005ecc:	4623      	mov	r3, r4
 8005ece:	d807      	bhi.n	8005ee0 <memmove+0x20>
 8005ed0:	1e43      	subs	r3, r0, #1
 8005ed2:	42a1      	cmp	r1, r4
 8005ed4:	d008      	beq.n	8005ee8 <memmove+0x28>
 8005ed6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005eda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ede:	e7f8      	b.n	8005ed2 <memmove+0x12>
 8005ee0:	4601      	mov	r1, r0
 8005ee2:	4402      	add	r2, r0
 8005ee4:	428a      	cmp	r2, r1
 8005ee6:	d100      	bne.n	8005eea <memmove+0x2a>
 8005ee8:	bd10      	pop	{r4, pc}
 8005eea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005eee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ef2:	e7f7      	b.n	8005ee4 <memmove+0x24>

08005ef4 <_free_r>:
 8005ef4:	b538      	push	{r3, r4, r5, lr}
 8005ef6:	4605      	mov	r5, r0
 8005ef8:	2900      	cmp	r1, #0
 8005efa:	d040      	beq.n	8005f7e <_free_r+0x8a>
 8005efc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f00:	1f0c      	subs	r4, r1, #4
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	bfb8      	it	lt
 8005f06:	18e4      	addlt	r4, r4, r3
 8005f08:	f000 f910 	bl	800612c <__malloc_lock>
 8005f0c:	4a1c      	ldr	r2, [pc, #112]	; (8005f80 <_free_r+0x8c>)
 8005f0e:	6813      	ldr	r3, [r2, #0]
 8005f10:	b933      	cbnz	r3, 8005f20 <_free_r+0x2c>
 8005f12:	6063      	str	r3, [r4, #4]
 8005f14:	6014      	str	r4, [r2, #0]
 8005f16:	4628      	mov	r0, r5
 8005f18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f1c:	f000 b90c 	b.w	8006138 <__malloc_unlock>
 8005f20:	42a3      	cmp	r3, r4
 8005f22:	d908      	bls.n	8005f36 <_free_r+0x42>
 8005f24:	6820      	ldr	r0, [r4, #0]
 8005f26:	1821      	adds	r1, r4, r0
 8005f28:	428b      	cmp	r3, r1
 8005f2a:	bf01      	itttt	eq
 8005f2c:	6819      	ldreq	r1, [r3, #0]
 8005f2e:	685b      	ldreq	r3, [r3, #4]
 8005f30:	1809      	addeq	r1, r1, r0
 8005f32:	6021      	streq	r1, [r4, #0]
 8005f34:	e7ed      	b.n	8005f12 <_free_r+0x1e>
 8005f36:	461a      	mov	r2, r3
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	b10b      	cbz	r3, 8005f40 <_free_r+0x4c>
 8005f3c:	42a3      	cmp	r3, r4
 8005f3e:	d9fa      	bls.n	8005f36 <_free_r+0x42>
 8005f40:	6811      	ldr	r1, [r2, #0]
 8005f42:	1850      	adds	r0, r2, r1
 8005f44:	42a0      	cmp	r0, r4
 8005f46:	d10b      	bne.n	8005f60 <_free_r+0x6c>
 8005f48:	6820      	ldr	r0, [r4, #0]
 8005f4a:	4401      	add	r1, r0
 8005f4c:	1850      	adds	r0, r2, r1
 8005f4e:	4283      	cmp	r3, r0
 8005f50:	6011      	str	r1, [r2, #0]
 8005f52:	d1e0      	bne.n	8005f16 <_free_r+0x22>
 8005f54:	6818      	ldr	r0, [r3, #0]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	4401      	add	r1, r0
 8005f5a:	6011      	str	r1, [r2, #0]
 8005f5c:	6053      	str	r3, [r2, #4]
 8005f5e:	e7da      	b.n	8005f16 <_free_r+0x22>
 8005f60:	d902      	bls.n	8005f68 <_free_r+0x74>
 8005f62:	230c      	movs	r3, #12
 8005f64:	602b      	str	r3, [r5, #0]
 8005f66:	e7d6      	b.n	8005f16 <_free_r+0x22>
 8005f68:	6820      	ldr	r0, [r4, #0]
 8005f6a:	1821      	adds	r1, r4, r0
 8005f6c:	428b      	cmp	r3, r1
 8005f6e:	bf01      	itttt	eq
 8005f70:	6819      	ldreq	r1, [r3, #0]
 8005f72:	685b      	ldreq	r3, [r3, #4]
 8005f74:	1809      	addeq	r1, r1, r0
 8005f76:	6021      	streq	r1, [r4, #0]
 8005f78:	6063      	str	r3, [r4, #4]
 8005f7a:	6054      	str	r4, [r2, #4]
 8005f7c:	e7cb      	b.n	8005f16 <_free_r+0x22>
 8005f7e:	bd38      	pop	{r3, r4, r5, pc}
 8005f80:	2000031c 	.word	0x2000031c

08005f84 <sbrk_aligned>:
 8005f84:	b570      	push	{r4, r5, r6, lr}
 8005f86:	4e0e      	ldr	r6, [pc, #56]	; (8005fc0 <sbrk_aligned+0x3c>)
 8005f88:	460c      	mov	r4, r1
 8005f8a:	6831      	ldr	r1, [r6, #0]
 8005f8c:	4605      	mov	r5, r0
 8005f8e:	b911      	cbnz	r1, 8005f96 <sbrk_aligned+0x12>
 8005f90:	f000 f8bc 	bl	800610c <_sbrk_r>
 8005f94:	6030      	str	r0, [r6, #0]
 8005f96:	4621      	mov	r1, r4
 8005f98:	4628      	mov	r0, r5
 8005f9a:	f000 f8b7 	bl	800610c <_sbrk_r>
 8005f9e:	1c43      	adds	r3, r0, #1
 8005fa0:	d00a      	beq.n	8005fb8 <sbrk_aligned+0x34>
 8005fa2:	1cc4      	adds	r4, r0, #3
 8005fa4:	f024 0403 	bic.w	r4, r4, #3
 8005fa8:	42a0      	cmp	r0, r4
 8005faa:	d007      	beq.n	8005fbc <sbrk_aligned+0x38>
 8005fac:	1a21      	subs	r1, r4, r0
 8005fae:	4628      	mov	r0, r5
 8005fb0:	f000 f8ac 	bl	800610c <_sbrk_r>
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	d101      	bne.n	8005fbc <sbrk_aligned+0x38>
 8005fb8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005fbc:	4620      	mov	r0, r4
 8005fbe:	bd70      	pop	{r4, r5, r6, pc}
 8005fc0:	20000320 	.word	0x20000320

08005fc4 <_malloc_r>:
 8005fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fc8:	1ccd      	adds	r5, r1, #3
 8005fca:	f025 0503 	bic.w	r5, r5, #3
 8005fce:	3508      	adds	r5, #8
 8005fd0:	2d0c      	cmp	r5, #12
 8005fd2:	bf38      	it	cc
 8005fd4:	250c      	movcc	r5, #12
 8005fd6:	2d00      	cmp	r5, #0
 8005fd8:	4607      	mov	r7, r0
 8005fda:	db01      	blt.n	8005fe0 <_malloc_r+0x1c>
 8005fdc:	42a9      	cmp	r1, r5
 8005fde:	d905      	bls.n	8005fec <_malloc_r+0x28>
 8005fe0:	230c      	movs	r3, #12
 8005fe2:	2600      	movs	r6, #0
 8005fe4:	603b      	str	r3, [r7, #0]
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fec:	4e2e      	ldr	r6, [pc, #184]	; (80060a8 <_malloc_r+0xe4>)
 8005fee:	f000 f89d 	bl	800612c <__malloc_lock>
 8005ff2:	6833      	ldr	r3, [r6, #0]
 8005ff4:	461c      	mov	r4, r3
 8005ff6:	bb34      	cbnz	r4, 8006046 <_malloc_r+0x82>
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	4638      	mov	r0, r7
 8005ffc:	f7ff ffc2 	bl	8005f84 <sbrk_aligned>
 8006000:	1c43      	adds	r3, r0, #1
 8006002:	4604      	mov	r4, r0
 8006004:	d14d      	bne.n	80060a2 <_malloc_r+0xde>
 8006006:	6834      	ldr	r4, [r6, #0]
 8006008:	4626      	mov	r6, r4
 800600a:	2e00      	cmp	r6, #0
 800600c:	d140      	bne.n	8006090 <_malloc_r+0xcc>
 800600e:	6823      	ldr	r3, [r4, #0]
 8006010:	4631      	mov	r1, r6
 8006012:	4638      	mov	r0, r7
 8006014:	eb04 0803 	add.w	r8, r4, r3
 8006018:	f000 f878 	bl	800610c <_sbrk_r>
 800601c:	4580      	cmp	r8, r0
 800601e:	d13a      	bne.n	8006096 <_malloc_r+0xd2>
 8006020:	6821      	ldr	r1, [r4, #0]
 8006022:	3503      	adds	r5, #3
 8006024:	1a6d      	subs	r5, r5, r1
 8006026:	f025 0503 	bic.w	r5, r5, #3
 800602a:	3508      	adds	r5, #8
 800602c:	2d0c      	cmp	r5, #12
 800602e:	bf38      	it	cc
 8006030:	250c      	movcc	r5, #12
 8006032:	4638      	mov	r0, r7
 8006034:	4629      	mov	r1, r5
 8006036:	f7ff ffa5 	bl	8005f84 <sbrk_aligned>
 800603a:	3001      	adds	r0, #1
 800603c:	d02b      	beq.n	8006096 <_malloc_r+0xd2>
 800603e:	6823      	ldr	r3, [r4, #0]
 8006040:	442b      	add	r3, r5
 8006042:	6023      	str	r3, [r4, #0]
 8006044:	e00e      	b.n	8006064 <_malloc_r+0xa0>
 8006046:	6822      	ldr	r2, [r4, #0]
 8006048:	1b52      	subs	r2, r2, r5
 800604a:	d41e      	bmi.n	800608a <_malloc_r+0xc6>
 800604c:	2a0b      	cmp	r2, #11
 800604e:	d916      	bls.n	800607e <_malloc_r+0xba>
 8006050:	1961      	adds	r1, r4, r5
 8006052:	42a3      	cmp	r3, r4
 8006054:	6025      	str	r5, [r4, #0]
 8006056:	bf18      	it	ne
 8006058:	6059      	strne	r1, [r3, #4]
 800605a:	6863      	ldr	r3, [r4, #4]
 800605c:	bf08      	it	eq
 800605e:	6031      	streq	r1, [r6, #0]
 8006060:	5162      	str	r2, [r4, r5]
 8006062:	604b      	str	r3, [r1, #4]
 8006064:	4638      	mov	r0, r7
 8006066:	f104 060b 	add.w	r6, r4, #11
 800606a:	f000 f865 	bl	8006138 <__malloc_unlock>
 800606e:	f026 0607 	bic.w	r6, r6, #7
 8006072:	1d23      	adds	r3, r4, #4
 8006074:	1af2      	subs	r2, r6, r3
 8006076:	d0b6      	beq.n	8005fe6 <_malloc_r+0x22>
 8006078:	1b9b      	subs	r3, r3, r6
 800607a:	50a3      	str	r3, [r4, r2]
 800607c:	e7b3      	b.n	8005fe6 <_malloc_r+0x22>
 800607e:	6862      	ldr	r2, [r4, #4]
 8006080:	42a3      	cmp	r3, r4
 8006082:	bf0c      	ite	eq
 8006084:	6032      	streq	r2, [r6, #0]
 8006086:	605a      	strne	r2, [r3, #4]
 8006088:	e7ec      	b.n	8006064 <_malloc_r+0xa0>
 800608a:	4623      	mov	r3, r4
 800608c:	6864      	ldr	r4, [r4, #4]
 800608e:	e7b2      	b.n	8005ff6 <_malloc_r+0x32>
 8006090:	4634      	mov	r4, r6
 8006092:	6876      	ldr	r6, [r6, #4]
 8006094:	e7b9      	b.n	800600a <_malloc_r+0x46>
 8006096:	230c      	movs	r3, #12
 8006098:	4638      	mov	r0, r7
 800609a:	603b      	str	r3, [r7, #0]
 800609c:	f000 f84c 	bl	8006138 <__malloc_unlock>
 80060a0:	e7a1      	b.n	8005fe6 <_malloc_r+0x22>
 80060a2:	6025      	str	r5, [r4, #0]
 80060a4:	e7de      	b.n	8006064 <_malloc_r+0xa0>
 80060a6:	bf00      	nop
 80060a8:	2000031c 	.word	0x2000031c

080060ac <_realloc_r>:
 80060ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060b0:	4680      	mov	r8, r0
 80060b2:	4614      	mov	r4, r2
 80060b4:	460e      	mov	r6, r1
 80060b6:	b921      	cbnz	r1, 80060c2 <_realloc_r+0x16>
 80060b8:	4611      	mov	r1, r2
 80060ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060be:	f7ff bf81 	b.w	8005fc4 <_malloc_r>
 80060c2:	b92a      	cbnz	r2, 80060d0 <_realloc_r+0x24>
 80060c4:	f7ff ff16 	bl	8005ef4 <_free_r>
 80060c8:	4625      	mov	r5, r4
 80060ca:	4628      	mov	r0, r5
 80060cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060d0:	f000 f838 	bl	8006144 <_malloc_usable_size_r>
 80060d4:	4284      	cmp	r4, r0
 80060d6:	4607      	mov	r7, r0
 80060d8:	d802      	bhi.n	80060e0 <_realloc_r+0x34>
 80060da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80060de:	d812      	bhi.n	8006106 <_realloc_r+0x5a>
 80060e0:	4621      	mov	r1, r4
 80060e2:	4640      	mov	r0, r8
 80060e4:	f7ff ff6e 	bl	8005fc4 <_malloc_r>
 80060e8:	4605      	mov	r5, r0
 80060ea:	2800      	cmp	r0, #0
 80060ec:	d0ed      	beq.n	80060ca <_realloc_r+0x1e>
 80060ee:	42bc      	cmp	r4, r7
 80060f0:	4622      	mov	r2, r4
 80060f2:	4631      	mov	r1, r6
 80060f4:	bf28      	it	cs
 80060f6:	463a      	movcs	r2, r7
 80060f8:	f7ff fed4 	bl	8005ea4 <memcpy>
 80060fc:	4631      	mov	r1, r6
 80060fe:	4640      	mov	r0, r8
 8006100:	f7ff fef8 	bl	8005ef4 <_free_r>
 8006104:	e7e1      	b.n	80060ca <_realloc_r+0x1e>
 8006106:	4635      	mov	r5, r6
 8006108:	e7df      	b.n	80060ca <_realloc_r+0x1e>
	...

0800610c <_sbrk_r>:
 800610c:	b538      	push	{r3, r4, r5, lr}
 800610e:	2300      	movs	r3, #0
 8006110:	4d05      	ldr	r5, [pc, #20]	; (8006128 <_sbrk_r+0x1c>)
 8006112:	4604      	mov	r4, r0
 8006114:	4608      	mov	r0, r1
 8006116:	602b      	str	r3, [r5, #0]
 8006118:	f7fb ff74 	bl	8002004 <_sbrk>
 800611c:	1c43      	adds	r3, r0, #1
 800611e:	d102      	bne.n	8006126 <_sbrk_r+0x1a>
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	b103      	cbz	r3, 8006126 <_sbrk_r+0x1a>
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	bd38      	pop	{r3, r4, r5, pc}
 8006128:	20000324 	.word	0x20000324

0800612c <__malloc_lock>:
 800612c:	4801      	ldr	r0, [pc, #4]	; (8006134 <__malloc_lock+0x8>)
 800612e:	f000 b811 	b.w	8006154 <__retarget_lock_acquire_recursive>
 8006132:	bf00      	nop
 8006134:	20000328 	.word	0x20000328

08006138 <__malloc_unlock>:
 8006138:	4801      	ldr	r0, [pc, #4]	; (8006140 <__malloc_unlock+0x8>)
 800613a:	f000 b80c 	b.w	8006156 <__retarget_lock_release_recursive>
 800613e:	bf00      	nop
 8006140:	20000328 	.word	0x20000328

08006144 <_malloc_usable_size_r>:
 8006144:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006148:	1f18      	subs	r0, r3, #4
 800614a:	2b00      	cmp	r3, #0
 800614c:	bfbc      	itt	lt
 800614e:	580b      	ldrlt	r3, [r1, r0]
 8006150:	18c0      	addlt	r0, r0, r3
 8006152:	4770      	bx	lr

08006154 <__retarget_lock_acquire_recursive>:
 8006154:	4770      	bx	lr

08006156 <__retarget_lock_release_recursive>:
 8006156:	4770      	bx	lr

08006158 <_init>:
 8006158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800615a:	bf00      	nop
 800615c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800615e:	bc08      	pop	{r3}
 8006160:	469e      	mov	lr, r3
 8006162:	4770      	bx	lr

08006164 <_fini>:
 8006164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006166:	bf00      	nop
 8006168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800616a:	bc08      	pop	{r3}
 800616c:	469e      	mov	lr, r3
 800616e:	4770      	bx	lr
