{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400598269256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400598269257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 17:04:28 2014 " "Processing started: Tue May 20 17:04:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400598269257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400598269257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CASHE -c CASHE " "Command: quartus_map --read_settings_files=on --write_settings_files=off CASHE -c CASHE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400598269258 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400598270908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_cache_mem-behavior " "Found design unit 1: instruction_cache_mem-behavior" {  } { { "INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400598273314 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_mem " "Found entity 1: instruction_cache_mem" {  } { { "INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400598273314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400598273314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-behavior " "Found design unit 1: Data_Mem-behavior" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400598273322 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400598273322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400598273322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction_cache_mem " "Elaborating entity \"instruction_cache_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400598273949 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "tag " "RAM logic \"tag\" is uninferred due to asynchronous read logic" {  } { { "INSTRUCTION.vhd" "tag" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1400598274841 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data " "RAM logic \"data\" is uninferred due to asynchronous read logic" {  } { { "INSTRUCTION.vhd" "data" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1400598274841 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1400598274841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400598287508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400598287508 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[0\] " "No output dependent on input pin \"address\[0\]\"" {  } { { "INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400598290001 "|instruction_cache_mem|address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[1\] " "No output dependent on input pin \"address\[1\]\"" {  } { { "INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400598290001 "|instruction_cache_mem|address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd " "No output dependent on input pin \"rd\"" {  } { { "INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400598290001 "|instruction_cache_mem|rd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1400598290001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4401 " "Implemented 4401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400598290003 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400598290003 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1400598290003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4266 " "Implemented 4266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400598290003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400598290003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400598290141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 17:04:50 2014 " "Processing ended: Tue May 20 17:04:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400598290141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400598290141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400598290141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400598290141 ""}
