<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_131dfcce1b254e5e8548c702521e4e82.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32h7xx_ll_fmc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h7xx__ll__fmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_SRAM_MODULE_ENABLED) || defined(HAL_NAND_MODULE_ENABLED) || defined(HAL_SDRAM_MODULE_ENABLED)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/* ----------------------- FMC registers bit mask --------------------------- */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* --- BCR Register ---*/</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* BCR register clear mask */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* --- BTR Register ---*/</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* BTR register clear mask */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTRx_ADDSET | FMC_BTRx_ADDHLD  |\</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">                                      FMC_BTRx_DATAST | FMC_BTRx_BUSTURN |\</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">                                      FMC_BTRx_CLKDIV | FMC_BTRx_DATLAT  |\</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">                                      FMC_BTRx_ACCMOD))</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* --- BWTR Register ---*/</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/* BWTR register clear mask */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">                                      FMC_BWTRx_DATAST | FMC_BWTRx_BUSTURN |\</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">                                      FMC_BWTRx_ACCMOD))</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/* --- PCR Register ---*/</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* PCR register clear mask */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">                                      FMC_PCR_PWID    | FMC_PCR_ECCEN  | \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">                                      FMC_PCR_TCLR    | FMC_PCR_TAR    | \</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">                                      FMC_PCR_ECCPS))</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* --- PMEM Register ---*/</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* PMEM register clear mask */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET  | FMC_PMEM_MEMWAIT |\</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">                                      FMC_PMEM_MEMHOLD | FMC_PMEM_MEMHIZ))</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/* --- PATT Register ---*/</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* PATT register clear mask */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET  | FMC_PATT_ATTWAIT |\</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">                                      FMC_PATT_ATTHOLD | FMC_PATT_ATTHIZ))</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* --- SDCR Register ---*/</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* SDCR register clear mask */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define SDCR_CLEAR_MASK   ((uint32_t)(FMC_SDCRx_NC    | FMC_SDCRx_NR     | \</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">                                      FMC_SDCRx_MWID  | FMC_SDCRx_NB     | \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">                                      FMC_SDCRx_CAS   | FMC_SDCRx_WP     | \</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">                                      FMC_SDCRx_SDCLK | FMC_SDCRx_RBURST | \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">                                      FMC_SDCRx_RPIPE))</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* --- SDTR Register ---*/</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* SDTR register clear mask */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define SDTR_CLEAR_MASK   ((uint32_t)(FMC_SDTRx_TMRD  | FMC_SDTRx_TXSR   | \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">                                      FMC_SDTRx_TRAS  | FMC_SDTRx_TRC    | \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                                      FMC_SDTRx_TWR   | FMC_SDTRx_TRP    | \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">                                      FMC_SDTRx_TRCD))</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                                    <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a> *Init)</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>{</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  uint32_t flashaccess;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  uint32_t btcr_reg;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  uint32_t mask;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7600cac759e0eacc1f8a266a6d9188e4">NSBank</a>));</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad87f37e2727d76c5ae4db83123968694">IS_FMC_MUX</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a68ecc8c1940dc428f17a46dedae23134">DataAddressMux</a>));</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga65201c4e5988afaf4c14d8c3d451458a">IS_FMC_MEMORY</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a99e4a45c24a5573ee962b3b2e91d0762">MemoryType</a>));</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga2ebc54cd97fd88ad6286338fce3ffe48">IS_FMC_NORSRAM_MEMORY_WIDTH</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>));</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8ee4ea72b19ce42032042ef40d71d8a0">IS_FMC_BURSTMODE</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4962912dc6ad9d381a354c61cbc6052b">BurstAccessMode</a>));</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga3e45c42296be40252db7166cab9c2957">IS_FMC_WAIT_POLARITY</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a14d4216d4dbb59a2ba955ed98d718760">WaitSignalPolarity</a>));</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga60a02187e4d7ea8c535150859180bfac">IS_FMC_WAIT_SIGNAL_ACTIVE</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab61cbe549054f4e69e7ca996962f3853">WaitSignalActive</a>));</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga441e854710b80b55470e998a3040a452">IS_FMC_WRITE_OPERATION</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ade840494c74f63e7e72aaa5eafd5d4cf">WriteOperation</a>));</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gac78f27571ace17ee6b78dfa8142a31be">IS_FMC_WAITE_SIGNAL</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab34d9616483186ea29a4404cc60c03cf">WaitSignal</a>));</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga4f2d212064380f3558a355a35d502129">IS_FMC_EXTENDED_MODE</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a8c1965c3c7e4f310cfc62fcc951ca299">ExtendedMode</a>));</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga41a6c6b8e61711609c2b1c7092af5b4c">IS_FMC_ASYNWAIT</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#aa9157ae38555dda499d51a74bd1c818d">AsynchronousWait</a>));</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gaa086b431bbb5a722303649cacdf5963f">IS_FMC_WRITE_BURST</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac8ee9b40b1c5a9900da70cf436248d56">WriteBurst</a>));</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gae947eea7c54e01b5e96f9152dc3f0e90">IS_FMC_CONTINOUS_CLOCK</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a3e3e984a2e525db2171e32e8456771cf">ContinuousClock</a>));</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga507a7489e5416486f92a2edf841ad915">IS_FMC_WRITE_FIFO</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a95ce1b693338a51ee8e27520ca49fe16">WriteFifo</a>));</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga0aea060c641910bdadc1f48044f2ed8f">IS_FMC_PAGESIZE</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad306bf1f21bcec4d48b73131ad2c174f">PageSize</a>));</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="comment">/* Disable NORSRAM Device */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <a class="code hl_define" href="group___f_m_c___l_l___n_o_r___macros.html#gafca44410b72dec386bf717bd0a5b878f">__FMC_NORSRAM_DISABLE</a>(Device, Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7600cac759e0eacc1f8a266a6d9188e4">NSBank</a>);</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="comment">/* Set NORSRAM device control parameters */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keywordflow">if</span> (Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a99e4a45c24a5573ee962b3b2e91d0762">MemoryType</a> == <a class="code hl_define" href="group___f_m_c___memory___type.html#ga09cccfa7eb21563c0573214113a64ab5">FMC_MEMORY_TYPE_NOR</a>)</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  {</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    flashaccess = <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___flash___access.html#ga6d3f3cbae61452a085ff8dbe2b3ae7c9">FMC_NORSRAM_FLASH_ACCESS_ENABLE</a>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  }</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  {</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    flashaccess = <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___flash___access.html#gada21371f712db11ebd92f152f712a2bf">FMC_NORSRAM_FLASH_ACCESS_DISABLE</a>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  }</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  btcr_reg = (flashaccess                   | \</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a68ecc8c1940dc428f17a46dedae23134">DataAddressMux</a>          | \</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a99e4a45c24a5573ee962b3b2e91d0762">MemoryType</a>              | \</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>         | \</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4962912dc6ad9d381a354c61cbc6052b">BurstAccessMode</a>         | \</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a14d4216d4dbb59a2ba955ed98d718760">WaitSignalPolarity</a>      | \</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab61cbe549054f4e69e7ca996962f3853">WaitSignalActive</a>        | \</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ade840494c74f63e7e72aaa5eafd5d4cf">WriteOperation</a>          | \</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab34d9616483186ea29a4404cc60c03cf">WaitSignal</a>              | \</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a8c1965c3c7e4f310cfc62fcc951ca299">ExtendedMode</a>            | \</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#aa9157ae38555dda499d51a74bd1c818d">AsynchronousWait</a>        | \</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>              Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac8ee9b40b1c5a9900da70cf436248d56">WriteBurst</a>);</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  btcr_reg |= Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a3e3e984a2e525db2171e32e8456771cf">ContinuousClock</a>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  btcr_reg |= Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a95ce1b693338a51ee8e27520ca49fe16">WriteFifo</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  btcr_reg |= Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad306bf1f21bcec4d48b73131ad2c174f">PageSize</a>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  mask = (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e6aaaf5c3a78550ae8226963624489b">FMC_BCRx_MBKEN</a>                |</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5b5ef3624608b114a13ae3b1555e3f9">FMC_BCRx_MUXEN</a>                |</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga02f8ffcd59ed3d8074480ee776b824b1">FMC_BCRx_MTYP</a>                 |</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc7b2a969824443050fcbe98ed77fba8">FMC_BCRx_MWID</a>                 |</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade9fb0d48f45a7c73d6641f698d37995">FMC_BCRx_FACCEN</a>               |</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa592a384c66fe0c0d9e9d16d9f27de4e">FMC_BCRx_BURSTEN</a>              |</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed5477407a9b62a1a6f36933f01cf4f6">FMC_BCRx_WAITPOL</a>              |</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4939b39fb415f4c15dfeba1c986e1cf">FMC_BCRx_WAITCFG</a>              |</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8c60dc80fab132122b4581d136d669b0">FMC_BCRx_WREN</a>                 |</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5bec0c15803bdf26cb7b611576b7bdfa">FMC_BCRx_WAITEN</a>               |</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0854cedd5f3cba1e77c328d0b1aa03a7">FMC_BCRx_EXTMOD</a>               |</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5563562206d8ca90177b3da453651f97">FMC_BCRx_ASYNCWAIT</a>            |</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga966b7de22cf4a03a341d2de404f724c6">FMC_BCRx_CBURSTRW</a>);</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9126627358994c4a4957d22187bb173d">FMC_BCR1_WFDIS</a>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3379277bc88eca7e309876ac963081f2">FMC_BCRx_CPSIZE</a>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7600cac759e0eacc1f8a266a6d9188e4">NSBank</a>], mask, btcr_reg);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="comment">/* Configure synchronous mode when Continuous clock is enabled for bank2..4 */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordflow">if</span> ((Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a3e3e984a2e525db2171e32e8456771cf">ContinuousClock</a> == <a class="code hl_define" href="group___f_m_c___continous___clock.html#gaa8893acc7cf9c703518f8182926679ed">FMC_CONTINUOUS_CLOCK_SYNC_ASYNC</a>) &amp;&amp; (Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7600cac759e0eacc1f8a266a6d9188e4">NSBank</a> != <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>))</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>], <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>, Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a3e3e984a2e525db2171e32e8456771cf">ContinuousClock</a>);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  }</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keywordflow">if</span> (Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7600cac759e0eacc1f8a266a6d9188e4">NSBank</a> != <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>)</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  {</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    <span class="comment">/* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>], (uint32_t)(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a95ce1b693338a51ee8e27520ca49fe16">WriteFifo</a>));</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  }</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>}</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>                                     <a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *ExDevice, uint32_t Bank)</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>{</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gaa2787b85b3e1e61eb35f81c941b61907">IS_FMC_NORSRAM_EXTENDED_DEVICE</a>(ExDevice));</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="comment">/* Disable the FMC_NORSRAM device */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <a class="code hl_define" href="group___f_m_c___l_l___n_o_r___macros.html#gafca44410b72dec386bf717bd0a5b878f">__FMC_NORSRAM_DISABLE</a>(Device, Bank);</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="comment">/* De-initialize the FMC_NORSRAM device */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="comment">/* FMC_NORSRAM_BANK1 */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="keywordflow">if</span> (Bank == <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>)</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  {</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    Device-&gt;BTCR[Bank] = 0x000030DBU;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  }</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <span class="comment">/* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  {</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    Device-&gt;BTCR[Bank] = 0x000030D2U;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  }</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  Device-&gt;BTCR[Bank + 1U] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  ExDevice-&gt;BWTR[Bank]   = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>}</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                                          <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>{</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  uint32_t tmpr;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga4fadec8f0a31f6bdf492741ab05d0320">IS_FMC_ADDRESS_SETUP_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a343f5fa0ee5337da2dcc5e0030b98ebc">AddressSetupTime</a>));</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga6fb34ef685df279f1cbde9cf83601edd">IS_FMC_ADDRESS_HOLD_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad47d0e1b85091847eba7d27310ec4b3d">AddressHoldTime</a>));</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga84ceccc7ed460666c05db824b8f12f4f">IS_FMC_DATASETUP_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5541245850d61fd3306d7620853be7b2">DataSetupTime</a>));</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga552d2f02f418cd96d3a16b743b7b0098">IS_FMC_TURNAROUND_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5dfbe4d45f02ff38382fea1fbdd0b68">BusTurnAroundDuration</a>));</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gae5a73bdee17f71e21e502c1dfe1d9f9e">IS_FMC_CLK_DIV</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a9e04fdf4ceafaa002ecd083324bbf327">CLKDivision</a>));</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gaff7bf46d90db1e9fc9960e25728d7524">IS_FMC_DATA_LATENCY</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a1853dc663b50dfdafb5fe3a2274f43e6">DataLatency</a>));</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gab45579566f53756a93ae84d15922db5f">IS_FMC_ACCESS_MODE</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5881d0ba0e6768140628ee122595c40b">AccessMode</a>));</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="comment">/* Set FMC_NORSRAM device timing parameters */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a343f5fa0ee5337da2dcc5e0030b98ebc">AddressSetupTime</a>                                  |</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>                                                       ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad47d0e1b85091847eba7d27310ec4b3d">AddressHoldTime</a>)        &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga448b82fde16dc0d93c95f5dae88cdeef">FMC_BTRx_ADDHLD_Pos</a>)  |</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>                                                       ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5541245850d61fd3306d7620853be7b2">DataSetupTime</a>)          &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad5f5f647b854fe60627a21db59daaa17">FMC_BTRx_DATAST_Pos</a>)  |</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                                                       ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5dfbe4d45f02ff38382fea1fbdd0b68">BusTurnAroundDuration</a>)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga18ee562286dd184fc3e24fbce0af45be">FMC_BTRx_BUSTURN_Pos</a>) |</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                                                       (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a9e04fdf4ceafaa002ecd083324bbf327">CLKDivision</a>) - 1U)     &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga43a1938877426e5953613b19e21907d5">FMC_BTRx_CLKDIV_Pos</a>)  |</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>                                                       (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a1853dc663b50dfdafb5fe3a2274f43e6">DataLatency</a>) - 2U)     &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac3e368af0be1c33963437e35b46dda8c">FMC_BTRx_DATLAT_Pos</a>)  |</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                                                       (Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5881d0ba0e6768140628ee122595c40b">AccessMode</a>)));</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="comment">/* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(Device-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>], <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>))</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  {</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    tmpr = (uint32_t)(Device-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a> + 1U] &amp; ~((0x0FU) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga43a1938877426e5953613b19e21907d5">FMC_BTRx_CLKDIV_Pos</a>));</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    tmpr |= (uint32_t)(((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a9e04fdf4ceafaa002ecd083324bbf327">CLKDivision</a>) - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga43a1938877426e5953613b19e21907d5">FMC_BTRx_CLKDIV_Pos</a>);</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a> + 1U], <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabbafdb66e6638b43f34ff89263a02783">FMC_BTRx_CLKDIV</a>, tmpr);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  }</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>}</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *Device,</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>                                                   <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank,</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>                                                   uint32_t ExtendedMode)</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>{</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga4f2d212064380f3558a355a35d502129">IS_FMC_EXTENDED_MODE</a>(ExtendedMode));</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <span class="keywordflow">if</span> (ExtendedMode == <a class="code hl_define" href="group___f_m_c___extended___mode.html#ga9239a72c8a1a58ee12189743905b8e29">FMC_EXTENDED_MODE_ENABLE</a>)</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  {</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gaa2787b85b3e1e61eb35f81c941b61907">IS_FMC_NORSRAM_EXTENDED_DEVICE</a>(Device));</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga4fadec8f0a31f6bdf492741ab05d0320">IS_FMC_ADDRESS_SETUP_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a343f5fa0ee5337da2dcc5e0030b98ebc">AddressSetupTime</a>));</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga6fb34ef685df279f1cbde9cf83601edd">IS_FMC_ADDRESS_HOLD_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad47d0e1b85091847eba7d27310ec4b3d">AddressHoldTime</a>));</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga84ceccc7ed460666c05db824b8f12f4f">IS_FMC_DATASETUP_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5541245850d61fd3306d7620853be7b2">DataSetupTime</a>));</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga552d2f02f418cd96d3a16b743b7b0098">IS_FMC_TURNAROUND_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5dfbe4d45f02ff38382fea1fbdd0b68">BusTurnAroundDuration</a>));</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gab45579566f53756a93ae84d15922db5f">IS_FMC_ACCESS_MODE</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5881d0ba0e6768140628ee122595c40b">AccessMode</a>));</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BWTR[Bank], BWTR_CLEAR_MASK, (Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a343f5fa0ee5337da2dcc5e0030b98ebc">AddressSetupTime</a>                                    |</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                                                     ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad47d0e1b85091847eba7d27310ec4b3d">AddressHoldTime</a>)        &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79034ffa710da4c0494c909d08d0ff42">FMC_BWTRx_ADDHLD_Pos</a>)  |</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                                                     ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5541245850d61fd3306d7620853be7b2">DataSetupTime</a>)          &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f116c9d0766af076166e0e7b7009499">FMC_BWTRx_DATAST_Pos</a>)  |</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>                                                     Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5881d0ba0e6768140628ee122595c40b">AccessMode</a>                                          |</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                                                     ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5dfbe4d45f02ff38382fea1fbdd0b68">BusTurnAroundDuration</a>)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf36d55639556875163bd54eba35e3b6a">FMC_BWTRx_BUSTURN_Pos</a>)));</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  }</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  {</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    Device-&gt;BWTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  }</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>}</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>{</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="comment">/* Enable write operation */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[Bank], <a class="code hl_define" href="group___f_m_c___write___operation.html#ga80e96126e1aa1194164504b1e76b5fb6">FMC_WRITE_OPERATION_ENABLE</a>);</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>}</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>{</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  <span class="comment">/* Disable write operation */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;BTCR[Bank], <a class="code hl_define" href="group___f_m_c___write___operation.html#ga80e96126e1aa1194164504b1e76b5fb6">FMC_WRITE_OPERATION_ENABLE</a>);</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>}</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, <a class="code hl_struct" href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a> *Init)</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>{</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a662484d3210a1fdce1500f83fcb3ce40">NandBank</a>));</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga742fdeaeb9643171c25bb0db3a08aead">IS_FMC_WAIT_FEATURE</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a431d385dc9ed763d0d1e4f221c71543c">Waitfeature</a>));</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga91d26a1d2a469d32f98c940341219274">IS_FMC_NAND_MEMORY_WIDTH</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>));</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga5f44655899c2a891ee14631279421313">IS_FMC_ECC_STATE</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#ada1d87c4ffa75c1c4e87b0608af46c9c">EccComputation</a>));</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8be3779dd2458ffabe6d801927ca37b9">IS_FMC_ECCPAGE_SIZE</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a41f8a09e79ca92318399f07cff759464">ECCPageSize</a>));</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga677da7875fd938d22b61ea6b6d3f600d">IS_FMC_TCLR_TIME</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a2540f2ca1a1d2d1a095f32d04b7cd6ba">TCLRSetupTime</a>));</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gaeb0b1c09b58da7c5b94e492d004c3d8a">IS_FMC_TAR_TIME</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a672a705f158dc1d609641c743b859c98">TARSetupTime</a>));</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR, PCR_CLEAR_MASK, (Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a431d385dc9ed763d0d1e4f221c71543c">Waitfeature</a>                            |</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>                                           <a class="code hl_define" href="group___f_m_c___p_c_r___memory___type.html#ga5c234a89c5d925a16c55eeee5d5173b2">FMC_PCR_MEMORY_TYPE_NAND</a>                     |</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>                                           Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>                        |</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>                                           Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#ada1d87c4ffa75c1c4e87b0608af46c9c">EccComputation</a>                         |</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>                                           Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a41f8a09e79ca92318399f07cff759464">ECCPageSize</a>                            |</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>                                           ((Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a2540f2ca1a1d2d1a095f32d04b7cd6ba">TCLRSetupTime</a>) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9af6578a6b5ed0d0808ef50b6da6334">FMC_PCR_TCLR_Pos</a>)  |</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>                                           ((Init-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a672a705f158dc1d609641c743b859c98">TARSetupTime</a>)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6da70cd6989ab65f6581bb09a4cb4770">FMC_PCR_TAR_Pos</a>)));</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>}</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>                                                   <a class="code hl_struct" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>{</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gaafd6756c6bf870d89b1b876e26ceb70e">IS_FMC_SETUP_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1e748cf19bff9c906727857e203ba245">SetupTime</a>));</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga54f7f362ab35efe816f13738e357c8f7">IS_FMC_WAIT_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a770286e79b4d0176694482496912a4d9">WaitSetupTime</a>));</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga350b471e546bc646fa90b67747cc3127">IS_FMC_HOLD_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a8b3b7705835f1b9af156860ffc03e0d8">HoldSetupTime</a>));</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8570ab8f8973ac56682f213254d57a37">IS_FMC_HIZ_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#aedfd0bf70fffb7922fd7127ebe5212c5">HiZSetupTime</a>));</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PMEM, PMEM_CLEAR_MASK, (Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1e748cf19bff9c906727857e203ba245">SetupTime</a>                                 |</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>                                             ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a770286e79b4d0176694482496912a4d9">WaitSetupTime</a>) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad78425642ebd0843621f92dcc778f275">FMC_PMEM_MEMWAIT_Pos</a>) |</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>                                             ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a8b3b7705835f1b9af156860ffc03e0d8">HoldSetupTime</a>) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf1bbf766704ac10a61fe843f3c7517ae">FMC_PMEM_MEMHOLD_Pos</a>) |</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>                                             ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#aedfd0bf70fffb7922fd7127ebe5212c5">HiZSetupTime</a>)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9bdf7ea492f7575bdc81c1c1741ce459">FMC_PMEM_MEMHIZ_Pos</a>)));</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>}</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>                                                      <a class="code hl_struct" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>{</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gaafd6756c6bf870d89b1b876e26ceb70e">IS_FMC_SETUP_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1e748cf19bff9c906727857e203ba245">SetupTime</a>));</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga54f7f362ab35efe816f13738e357c8f7">IS_FMC_WAIT_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a770286e79b4d0176694482496912a4d9">WaitSetupTime</a>));</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga350b471e546bc646fa90b67747cc3127">IS_FMC_HOLD_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a8b3b7705835f1b9af156860ffc03e0d8">HoldSetupTime</a>));</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8570ab8f8973ac56682f213254d57a37">IS_FMC_HIZ_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#aedfd0bf70fffb7922fd7127ebe5212c5">HiZSetupTime</a>));</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PATT, PATT_CLEAR_MASK, (Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1e748cf19bff9c906727857e203ba245">SetupTime</a>                                 |</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>                                             ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a770286e79b4d0176694482496912a4d9">WaitSetupTime</a>) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac816e463e123c787cbc4f86258982a3c">FMC_PATT_ATTWAIT_Pos</a>) |</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>                                             ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a8b3b7705835f1b9af156860ffc03e0d8">HoldSetupTime</a>) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa8d17ddaf2d6650f7ae4c798230582bb">FMC_PATT_ATTHOLD_Pos</a>) |</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>                                             ((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#aedfd0bf70fffb7922fd7127ebe5212c5">HiZSetupTime</a>)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c2e4783b0b7933ea5ceea1a43a7a278">FMC_PATT_ATTHIZ_Pos</a>)));</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>}</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>{</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <span class="comment">/* Disable the NAND Bank */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <a class="code hl_define" href="group___f_m_c___l_l___n_a_n_d___macros.html#ga0acd69e4346d06332021a4dea5e16666">__FMC_NAND_DISABLE</a>(Device, Bank);</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <span class="comment">/* De-initialize the NAND Bank */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <span class="comment">/* Set the FMC_NAND_BANK3 registers to their reset values */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PCR,  0x00000018U);</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;SR,   0x00000040U);</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>}</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>{</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="comment">/* Enable ECC feature */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a>);</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>}</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span> </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>{</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  <span class="comment">/* Disable ECC feature */</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a>);</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>}</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t *ECCval, uint32_t Bank,</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>                                  uint32_t Timeout)</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>{</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a>(Device));</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a>(Bank));</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <span class="comment">/* Get tick */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <span class="comment">/* Wait until FIFO is empty */</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="group___f_m_c___l_l___n_a_n_d___interrupt.html#ga2d5410e74f47125ccd059b590c250aaa">__FMC_NAND_GET_FLAG</a>(Device, Bank, <a class="code hl_define" href="group___f_m_c___l_l___flag__definition.html#gaea0e27112081804b8a00a6d1d51e3787">FMC_FLAG_FEMPT</a>) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  {</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <span class="keywordflow">if</span> (Timeout != <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    {</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>      <span class="keywordflow">if</span> (((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; Timeout) || (Timeout == 0U))</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>      {</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>      }</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    }</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  }</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="comment">/* Get the ECCR register value */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  *ECCval = (uint32_t)Device-&gt;ECCR;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>}</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, <a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a> *Init)</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>{</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a479911631ba9f327542552bb21a759fb">SDBank</a>));</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gabb01c64da09cf165970746dcc232406f">IS_FMC_COLUMNBITS_NUMBER</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#acbbfb0bee838a8a0a04982ffeb8a95a5">ColumnBitsNumber</a>));</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gaf456ae17edbf51e0ab9a961f81eab335">IS_FMC_ROWBITS_NUMBER</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a1500cf40e0f5747c5a2bde595d223b22">RowBitsNumber</a>));</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga7977874b28d1914847e3e9b6315bdd50">IS_FMC_SDMEMORY_WIDTH</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>));</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gabb6c4f17d25c769b8092373aa511cbaf">IS_FMC_INTERNALBANK_NUMBER</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2b4c8c6b060984db4056f6721390507b">InternalBankNumber</a>));</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gac2fb8438e2864c275694bc4c3629bc71">IS_FMC_CAS_LATENCY</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a544cf8496562a4ab2eda92daa2e5a293">CASLatency</a>));</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga56ef3ab18901d4fa2b33ebd3ffe0cac8">IS_FMC_WRITE_PROTECTION</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aefcc23c240bc3c3a4fea3244db56bb42">WriteProtection</a>));</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gab8da2c2718d93e50fa8069ae0026da71">IS_FMC_SDCLOCK_PERIOD</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a0bac0f3d69aa0901f88497ae43425bf8">SDClockPeriod</a>));</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gafda7de8481c742b3f11b368abf37037c">IS_FMC_READ_BURST</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a687019d20e8465ab5e2bd29d7d2696d5">ReadBurst</a>));</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga782b8f96953251d1ad51f0e04821f2ad">IS_FMC_READPIPE_DELAY</a>(Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a087d85bcc9a70a0f36d8baf81cc98ef6">ReadPipeDelay</a>));</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  <span class="comment">/* Set SDRAM bank configuration parameters */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="keywordflow">if</span> (Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a479911631ba9f327542552bb21a759fb">SDBank</a> == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>)</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  {</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>],</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>               SDCR_CLEAR_MASK,</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>               (Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#acbbfb0bee838a8a0a04982ffeb8a95a5">ColumnBitsNumber</a>   |</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a1500cf40e0f5747c5a2bde595d223b22">RowBitsNumber</a>      |</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>    |</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2b4c8c6b060984db4056f6721390507b">InternalBankNumber</a> |</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a544cf8496562a4ab2eda92daa2e5a293">CASLatency</a>         |</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aefcc23c240bc3c3a4fea3244db56bb42">WriteProtection</a>    |</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a0bac0f3d69aa0901f88497ae43425bf8">SDClockPeriod</a>      |</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a687019d20e8465ab5e2bd29d7d2696d5">ReadBurst</a>          |</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a087d85bcc9a70a0f36d8baf81cc98ef6">ReadPipeDelay</a>));</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  }</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  <span class="keywordflow">else</span> <span class="comment">/* FMC_Bank2_SDRAM */</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  {</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>],</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7151dd05ac6ee179dc0394074d8770b4">FMC_SDCRx_SDCLK</a>           |</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2228ac180e6909772e59f03c200e07cd">FMC_SDCRx_RBURST</a>          |</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac62d53c285825d758204c027a0c66e81">FMC_SDCRx_RPIPE</a>,</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>               (Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a0bac0f3d69aa0901f88497ae43425bf8">SDClockPeriod</a>      |</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a687019d20e8465ab5e2bd29d7d2696d5">ReadBurst</a>          |</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a087d85bcc9a70a0f36d8baf81cc98ef6">ReadPipeDelay</a>));</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga8006b2913c143929ed0e5bd4c38aa7e9">FMC_SDRAM_BANK2</a>],</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>               SDCR_CLEAR_MASK,</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>               (Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#acbbfb0bee838a8a0a04982ffeb8a95a5">ColumnBitsNumber</a>   |</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a1500cf40e0f5747c5a2bde595d223b22">RowBitsNumber</a>      |</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>    |</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2b4c8c6b060984db4056f6721390507b">InternalBankNumber</a> |</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a544cf8496562a4ab2eda92daa2e5a293">CASLatency</a>         |</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>                Init-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aefcc23c240bc3c3a4fea3244db56bb42">WriteProtection</a>));</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  }</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>}</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>                                        <a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a> *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>{</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga6be3859bec5de9f6a63ce388b9ad8be4">IS_FMC_LOADTOACTIVE_DELAY</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0f5789baa8b6011855a2eacda1233960">LoadToActiveDelay</a>));</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga27027c0cb683f8076f5234b4090f5017">IS_FMC_EXITSELFREFRESH_DELAY</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0187ada95f0f6bd759815ab0726f044c">ExitSelfRefreshDelay</a>));</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga7f10e7cf9422fdc7c49a28439f28f7ba">IS_FMC_SELFREFRESH_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ab3c404cd50c7929cec8a50eb807a4bf9">SelfRefreshTime</a>));</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gabaab80aee88f3edea630198a603b9ed6">IS_FMC_ROWCYCLE_DELAY</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#abad82a3fc84ba674ad2be56e99462bee">RowCycleDelay</a>));</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga3de73eb610365a7ee8b54227f3e60b1c">IS_FMC_WRITE_RECOVERY_TIME</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a53fc20897927686901b6402366ce0629">WriteRecoveryTime</a>));</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga6772c6d22dda7439f0afb800bd6f68f6">IS_FMC_RP_DELAY</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a5407d40d8106afbe24cb73d04d2dbae4">RPDelay</a>));</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad113c5a105839c2257f7fe8a1e6ad018">IS_FMC_RCD_DELAY</a>(Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0af8f0dd975acf4edfec5b950d26a451">RCDDelay</a>));</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <span class="comment">/* Set SDRAM device timing parameters */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <span class="keywordflow">if</span> (Bank == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>)</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  {</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>],</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>               SDTR_CLEAR_MASK,</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>               (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0f5789baa8b6011855a2eacda1233960">LoadToActiveDelay</a>) - 1U)                                      |</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0187ada95f0f6bd759815ab0726f044c">ExitSelfRefreshDelay</a>) - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14dd71d357a99882d865c21f1cdb558e">FMC_SDTRx_TXSR_Pos</a>) |</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ab3c404cd50c7929cec8a50eb807a4bf9">SelfRefreshTime</a>) - 1U)      &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecf83b6ccfa5bbbec7bd642c317faad1">FMC_SDTRx_TRAS_Pos</a>) |</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#abad82a3fc84ba674ad2be56e99462bee">RowCycleDelay</a>) - 1U)        &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga70a1df3280f4b22c77bdd1370ab062fa">FMC_SDTRx_TRC_Pos</a>)  |</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a53fc20897927686901b6402366ce0629">WriteRecoveryTime</a>) - 1U)    &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga613b19dc53d27b3acb590d50ebcd2090">FMC_SDTRx_TWR_Pos</a>)  |</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a5407d40d8106afbe24cb73d04d2dbae4">RPDelay</a>) - 1U)              &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga54f45b912ad0a01bdfa6eacc45b7553d">FMC_SDTRx_TRP_Pos</a>)  |</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0af8f0dd975acf4edfec5b950d26a451">RCDDelay</a>) - 1U)             &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3fb3c64c43d9ad41770f8808f18e1d7">FMC_SDTRx_TRCD_Pos</a>)));</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  }</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  <span class="keywordflow">else</span> <span class="comment">/* FMC_Bank2_SDRAM */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  {</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>],</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3d4d82d08a287dff07074268843de7a5">FMC_SDTRx_TRC</a> |</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2267dc1047d1ecfe03de2f430bcd7ab0">FMC_SDTRx_TRP</a>,</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>               (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#abad82a3fc84ba674ad2be56e99462bee">RowCycleDelay</a>) - 1U)         &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga70a1df3280f4b22c77bdd1370ab062fa">FMC_SDTRx_TRC_Pos</a>)  |</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>               (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a5407d40d8106afbe24cb73d04d2dbae4">RPDelay</a>) - 1U)               &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga54f45b912ad0a01bdfa6eacc45b7553d">FMC_SDTRx_TRP_Pos</a>));</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga8006b2913c143929ed0e5bd4c38aa7e9">FMC_SDRAM_BANK2</a>],</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>               SDTR_CLEAR_MASK,</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>               (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0f5789baa8b6011855a2eacda1233960">LoadToActiveDelay</a>) - 1U)                                      |</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0187ada95f0f6bd759815ab0726f044c">ExitSelfRefreshDelay</a>) - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14dd71d357a99882d865c21f1cdb558e">FMC_SDTRx_TXSR_Pos</a>) |</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ab3c404cd50c7929cec8a50eb807a4bf9">SelfRefreshTime</a>) - 1U)      &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecf83b6ccfa5bbbec7bd642c317faad1">FMC_SDTRx_TRAS_Pos</a>) |</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a53fc20897927686901b6402366ce0629">WriteRecoveryTime</a>) - 1U)    &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga613b19dc53d27b3acb590d50ebcd2090">FMC_SDTRx_TWR_Pos</a>)  |</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>                (((Timing-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0af8f0dd975acf4edfec5b950d26a451">RCDDelay</a>) - 1U)             &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad3fb3c64c43d9ad41770f8808f18e1d7">FMC_SDTRx_TRCD_Pos</a>)));</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  }</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>}</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>{</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  <span class="comment">/* De-initialize the SDRAM device */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  Device-&gt;SDCR[Bank] = 0x000002D0U;</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  Device-&gt;SDTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  Device-&gt;SDCMR      = 0x00000000U;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  Device-&gt;SDRTR      = 0x00000000U;</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  Device-&gt;SDSR       = 0x00000000U;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>}</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>{</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <span class="comment">/* Enable write protection */</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;SDCR[Bank], <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___write___protection.html#ga6ea4cf7132de5ff229c48cafd6998545">FMC_SDRAM_WRITE_PROTECTION_ENABLE</a>);</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span> </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>}</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>{</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <span class="comment">/* Disable write protection */</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;SDCR[Bank], <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___write___protection.html#ga6ea4cf7132de5ff229c48cafd6998545">FMC_SDRAM_WRITE_PROTECTION_ENABLE</a>);</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>}</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>                                        <a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a> *Command, uint32_t Timeout)</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>{</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gaa6729b1267d2487bcb3c0766394ee3ad">IS_FMC_COMMAND_MODE</a>(Command-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a18d8074e29522d689a7b9d05d8ca6239">CommandMode</a>));</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga69cadb51fb2b16bfed4c1867f6a38a76">IS_FMC_COMMAND_TARGET</a>(Command-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a850837fdc643c233c69634e6f4669417">CommandTarget</a>));</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gabe4be7d09ec5f9c2ed328b0219db4960">IS_FMC_AUTOREFRESH_NUMBER</a>(Command-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a3fb350812607ba38594ec98c1db594d1">AutoRefreshNumber</a>));</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga707f535d97d59f32e72842b9a905de64">IS_FMC_MODE_REGISTER</a>(Command-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#af50b3abf0250e42eb7014d164761cfa4">ModeRegisterDefinition</a>));</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <span class="comment">/* Set command register */</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCMR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51b461484a0933d1a4986e421e5d526f">FMC_SDCMR_MODE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87be0a3520cec2885d2fc16589b97ba0">FMC_SDCMR_CTB2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e5ca0bd4982c8354c021b53ef8e65e9">FMC_SDCMR_CTB1</a> | </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga38d24d604092db07d03256b149437920">FMC_SDCMR_MRD</a>), ((Command-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a18d8074e29522d689a7b9d05d8ca6239">CommandMode</a>) | </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>             (Command-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a850837fdc643c233c69634e6f4669417">CommandTarget</a>) | (((Command-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a3fb350812607ba38594ec98c1db594d1">AutoRefreshNumber</a>) - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a>) |</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>             ((Command-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#af50b3abf0250e42eb7014d164761cfa4">ModeRegisterDefinition</a>) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2d38e79e4fb3d46eb4e989d3898521b9">FMC_SDCMR_MRD_Pos</a>)));</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Timeout);</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>}</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t RefreshRate)</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>{</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga7c1256453227d10256142f1b5d15fcfc">IS_FMC_REFRESH_RATE</a>(RefreshRate));</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  <span class="comment">/* Set the refresh rate in command register */</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDRTR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga481bad1d54c3eae0b2581c867b5e0e68">FMC_SDRTR_COUNT</a>, (RefreshRate &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga82a35b0430898592dfc5332e97d0cf55">FMC_SDRTR_COUNT_Pos</a>));</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>}</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>                                                 uint32_t AutoRefreshNumber)</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>{</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gabe4be7d09ec5f9c2ed328b0219db4960">IS_FMC_AUTOREFRESH_NUMBER</a>(AutoRefreshNumber));</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <span class="comment">/* Set the Auto-refresh number in command register */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCMR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a>, ((AutoRefreshNumber - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a>));</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>}</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>uint32_t <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>{</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  uint32_t tmpreg;</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span> </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a>(Device));</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___l_l___private___macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a>(Bank));</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <span class="comment">/* Get the corresponding bank mode */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  <span class="keywordflow">if</span> (Bank == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a>)</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  {</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>    tmpreg = (uint32_t)(Device-&gt;SDSR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga258c6e1bc24052baac9319394072e929">FMC_SDSR_MODES1</a>);</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  }</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  {</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    tmpreg = ((uint32_t)(Device-&gt;SDSR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga10c0603a55b13a06b5100bd9bf970238">FMC_SDSR_MODES2</a>) &gt;&gt; 2U);</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  }</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  <span class="comment">/* Return the mode status */</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  <span class="keywordflow">return</span> tmpreg;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>}</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_NOR_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00203">stm32h7xx.h:203</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00201">stm32h7xx.h:201</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00209">stm32h7xx.h:209</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00213">stm32h7xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00176">stm32h7xx.h:176</a></div></div>
<div class="ttc" id="agroup___f_m_c___continous___clock_html_gaa8893acc7cf9c703518f8182926679ed"><div class="ttname"><a href="group___f_m_c___continous___clock.html#gaa8893acc7cf9c703518f8182926679ed">FMC_CONTINUOUS_CLOCK_SYNC_ASYNC</a></div><div class="ttdeci">#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00596">stm32h7xx_ll_fmc.h:596</a></div></div>
<div class="ttc" id="agroup___f_m_c___extended___mode_html_ga9239a72c8a1a58ee12189743905b8e29"><div class="ttname"><a href="group___f_m_c___extended___mode.html#ga9239a72c8a1a58ee12189743905b8e29">FMC_EXTENDED_MODE_ENABLE</a></div><div class="ttdeci">#define FMC_EXTENDED_MODE_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00556">stm32h7xx_ll_fmc.h:556</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga3c2be18a99209a78da8e80b28cf2f5b7"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00178">stm32h7xx_ll_fmc.h:178</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga622edd64de89d4a45a09947818be1082"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_EXTENDED_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00179">stm32h7xx_ll_fmc.h:179</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga6d8a647bc5306f6eed892982ffc88158"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a></div><div class="ttdeci">#define FMC_NAND_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00180">stm32h7xx_ll_fmc.h:180</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_gaba1c548ce7fd2d0d4da284ad845ab6f5"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a></div><div class="ttdeci">#define FMC_SDRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00181">stm32h7xx_ll_fmc.h:181</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___flag__definition_html_gaea0e27112081804b8a00a6d1d51e3787"><div class="ttname"><a href="group___f_m_c___l_l___flag__definition.html#gaea0e27112081804b8a00a6d1d51e3787">FMC_FLAG_FEMPT</a></div><div class="ttdeci">#define FMC_FLAG_FEMPT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00845">stm32h7xx_ll_fmc.h:845</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___interrupt_html_ga2d5410e74f47125ccd059b590c250aaa"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___interrupt.html#ga2d5410e74f47125ccd059b590c250aaa">__FMC_NAND_GET_FLAG</a></div><div class="ttdeci">#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)</div><div class="ttdoc">Get flag status of the NAND device.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00968">stm32h7xx_ll_fmc.h:968</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___macros_html_ga0acd69e4346d06332021a4dea5e16666"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___macros.html#ga0acd69e4346d06332021a4dea5e16666">__FMC_NAND_DISABLE</a></div><div class="ttdeci">#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__)</div><div class="ttdoc">Disable the NAND device access.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00921">stm32h7xx_ll_fmc.h:921</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga1d4a635307ee611e2367ca2cba97d9d6"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga350a12b485a4873077c17ea33e8135e6"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga4466e188ee95374ab26afffaae8dd496"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group1_html_gaa08341e94ce1b34d8008ca45b162c8b8"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group2_html_ga567e17faf0dd3db7148be9dd1dc1da4b"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group2_html_ga9f4f2bd5aac7047be227344b99b371a1"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group2_html_gad992995f2c9337ca28d4fad0de69a8d3"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r___macros_html_gafca44410b72dec386bf717bd0a5b878f"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r___macros.html#gafca44410b72dec386bf717bd0a5b878f">__FMC_NORSRAM_DISABLE</a></div><div class="ttdeci">#define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__)</div><div class="ttdoc">Disable the NORSRAM device access.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00896">stm32h7xx_ll_fmc.h:896</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga5bdfef91b866a10a7c91385018db5618"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga69f71e9189dab5f8b384065a9165b8bd"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga95dcf37fab03f8995bbacca99f7092ff"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_gaf59154ca6a3208092f248fe25cd421c5"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_html_ga5db03521d17c15b98685cc34540d638d"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_html_gaf65abd6e124e49bf83af3c80b27ad332"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga0aea060c641910bdadc1f48044f2ed8f"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga0aea060c641910bdadc1f48044f2ed8f">IS_FMC_PAGESIZE</a></div><div class="ttdeci">#define IS_FMC_PAGESIZE(__SIZE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00055">stm32h7xx_ll_fmc.h:55</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga2344b23ef5debdfbb2f00b61c1547c14"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">IS_FMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_BANK(__BANK__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00043">stm32h7xx_ll_fmc.h:43</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga27027c0cb683f8076f5234b4090f5017"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga27027c0cb683f8076f5234b4090f5017">IS_FMC_EXITSELFREFRESH_DELAY</a></div><div class="ttdeci">#define IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00142">stm32h7xx_ll_fmc.h:142</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga2ebc54cd97fd88ad6286338fce3ffe48"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga2ebc54cd97fd88ad6286338fce3ffe48">IS_FMC_NORSRAM_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00052">stm32h7xx_ll_fmc.h:52</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga350b471e546bc646fa90b67747cc3127"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga350b471e546bc646fa90b67747cc3127">IS_FMC_HOLD_TIME</a></div><div class="ttdeci">#define IS_FMC_HOLD_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00113">stm32h7xx_ll_fmc.h:113</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga3de73eb610365a7ee8b54227f3e60b1c"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga3de73eb610365a7ee8b54227f3e60b1c">IS_FMC_WRITE_RECOVERY_TIME</a></div><div class="ttdeci">#define IS_FMC_WRITE_RECOVERY_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00145">stm32h7xx_ll_fmc.h:145</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga3e45c42296be40252db7166cab9c2957"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga3e45c42296be40252db7166cab9c2957">IS_FMC_WAIT_POLARITY</a></div><div class="ttdeci">#define IS_FMC_WAIT_POLARITY(__POLARITY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00068">stm32h7xx_ll_fmc.h:68</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga41a6c6b8e61711609c2b1c7092af5b4c"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga41a6c6b8e61711609c2b1c7092af5b4c">IS_FMC_ASYNWAIT</a></div><div class="ttdeci">#define IS_FMC_ASYNWAIT(__STATE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00078">stm32h7xx_ll_fmc.h:78</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga441e854710b80b55470e998a3040a452"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga441e854710b80b55470e998a3040a452">IS_FMC_WRITE_OPERATION</a></div><div class="ttdeci">#define IS_FMC_WRITE_OPERATION(__OPERATION__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00072">stm32h7xx_ll_fmc.h:72</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga4f2d212064380f3558a355a35d502129"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga4f2d212064380f3558a355a35d502129">IS_FMC_EXTENDED_MODE</a></div><div class="ttdeci">#define IS_FMC_EXTENDED_MODE(__MODE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00076">stm32h7xx_ll_fmc.h:76</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga4fadec8f0a31f6bdf492741ab05d0320"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga4fadec8f0a31f6bdf492741ab05d0320">IS_FMC_ADDRESS_SETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00085">stm32h7xx_ll_fmc.h:85</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga507a7489e5416486f92a2edf841ad915"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga507a7489e5416486f92a2edf841ad915">IS_FMC_WRITE_FIFO</a></div><div class="ttdeci">#define IS_FMC_WRITE_FIFO(__FIFO__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00060">stm32h7xx_ll_fmc.h:60</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga54f7f362ab35efe816f13738e357c8f7"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga54f7f362ab35efe816f13738e357c8f7">IS_FMC_WAIT_TIME</a></div><div class="ttdeci">#define IS_FMC_WAIT_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00112">stm32h7xx_ll_fmc.h:112</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga552d2f02f418cd96d3a16b743b7b0098"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga552d2f02f418cd96d3a16b743b7b0098">IS_FMC_TURNAROUND_TIME</a></div><div class="ttdeci">#define IS_FMC_TURNAROUND_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00089">stm32h7xx_ll_fmc.h:89</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga56ef3ab18901d4fa2b33ebd3ffe0cac8"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga56ef3ab18901d4fa2b33ebd3ffe0cac8">IS_FMC_WRITE_PROTECTION</a></div><div class="ttdeci">#define IS_FMC_WRITE_PROTECTION(__WRITE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00121">stm32h7xx_ll_fmc.h:121</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga5f44655899c2a891ee14631279421313"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga5f44655899c2a891ee14631279421313">IS_FMC_ECC_STATE</a></div><div class="ttdeci">#define IS_FMC_ECC_STATE(__STATE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00100">stm32h7xx_ll_fmc.h:100</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga60a02187e4d7ea8c535150859180bfac"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga60a02187e4d7ea8c535150859180bfac">IS_FMC_WAIT_SIGNAL_ACTIVE</a></div><div class="ttdeci">#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00070">stm32h7xx_ll_fmc.h:70</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga65201c4e5988afaf4c14d8c3d451458a"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga65201c4e5988afaf4c14d8c3d451458a">IS_FMC_MEMORY</a></div><div class="ttdeci">#define IS_FMC_MEMORY(__MEMORY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00049">stm32h7xx_ll_fmc.h:49</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga6772c6d22dda7439f0afb800bd6f68f6"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga6772c6d22dda7439f0afb800bd6f68f6">IS_FMC_RP_DELAY</a></div><div class="ttdeci">#define IS_FMC_RP_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00146">stm32h7xx_ll_fmc.h:146</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga677da7875fd938d22b61ea6b6d3f600d"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga677da7875fd938d22b61ea6b6d3f600d">IS_FMC_TCLR_TIME</a></div><div class="ttdeci">#define IS_FMC_TCLR_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00109">stm32h7xx_ll_fmc.h:109</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga69cadb51fb2b16bfed4c1867f6a38a76"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga69cadb51fb2b16bfed4c1867f6a38a76">IS_FMC_COMMAND_TARGET</a></div><div class="ttdeci">#define IS_FMC_COMMAND_TARGET(__TARGET__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00138">stm32h7xx_ll_fmc.h:138</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga6be3859bec5de9f6a63ce388b9ad8be4"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga6be3859bec5de9f6a63ce388b9ad8be4">IS_FMC_LOADTOACTIVE_DELAY</a></div><div class="ttdeci">#define IS_FMC_LOADTOACTIVE_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00141">stm32h7xx_ll_fmc.h:141</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga6fb34ef685df279f1cbde9cf83601edd"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga6fb34ef685df279f1cbde9cf83601edd">IS_FMC_ADDRESS_HOLD_TIME</a></div><div class="ttdeci">#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00086">stm32h7xx_ll_fmc.h:86</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga707f535d97d59f32e72842b9a905de64"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga707f535d97d59f32e72842b9a905de64">IS_FMC_MODE_REGISTER</a></div><div class="ttdeci">#define IS_FMC_MODE_REGISTER(__CONTENT__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00149">stm32h7xx_ll_fmc.h:149</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga742fdeaeb9643171c25bb0db3a08aead"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga742fdeaeb9643171c25bb0db3a08aead">IS_FMC_WAIT_FEATURE</a></div><div class="ttdeci">#define IS_FMC_WAIT_FEATURE(__FEATURE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00096">stm32h7xx_ll_fmc.h:96</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga782b8f96953251d1ad51f0e04821f2ad"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga782b8f96953251d1ad51f0e04821f2ad">IS_FMC_READPIPE_DELAY</a></div><div class="ttdeci">#define IS_FMC_READPIPE_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00128">stm32h7xx_ll_fmc.h:128</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga7977874b28d1914847e3e9b6315bdd50"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga7977874b28d1914847e3e9b6315bdd50">IS_FMC_SDMEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_SDMEMORY_WIDTH(__WIDTH__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00118">stm32h7xx_ll_fmc.h:118</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga7c1256453227d10256142f1b5d15fcfc"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga7c1256453227d10256142f1b5d15fcfc">IS_FMC_REFRESH_RATE</a></div><div class="ttdeci">#define IS_FMC_REFRESH_RATE(__RATE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00150">stm32h7xx_ll_fmc.h:150</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga7f10e7cf9422fdc7c49a28439f28f7ba"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga7f10e7cf9422fdc7c49a28439f28f7ba">IS_FMC_SELFREFRESH_TIME</a></div><div class="ttdeci">#define IS_FMC_SELFREFRESH_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00143">stm32h7xx_ll_fmc.h:143</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga84ceccc7ed460666c05db824b8f12f4f"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga84ceccc7ed460666c05db824b8f12f4f">IS_FMC_DATASETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_DATASETUP_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00087">stm32h7xx_ll_fmc.h:87</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga8570ab8f8973ac56682f213254d57a37"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga8570ab8f8973ac56682f213254d57a37">IS_FMC_HIZ_TIME</a></div><div class="ttdeci">#define IS_FMC_HIZ_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00114">stm32h7xx_ll_fmc.h:114</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga85e8dee1f3363e5a020887cb9ba73fec"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">IS_FMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FMC_NAND_BANK(__BANK__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00095">stm32h7xx_ll_fmc.h:95</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga8be3779dd2458ffabe6d801927ca37b9"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga8be3779dd2458ffabe6d801927ca37b9">IS_FMC_ECCPAGE_SIZE</a></div><div class="ttdeci">#define IS_FMC_ECCPAGE_SIZE(__SIZE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00103">stm32h7xx_ll_fmc.h:103</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga8cc715bd3b1dbcc55c9f5f080649b226"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">IS_FMC_SDRAM_DEVICE</a></div><div class="ttdeci">#define IS_FMC_SDRAM_DEVICE(__INSTANCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00151">stm32h7xx_ll_fmc.h:151</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga8ee4ea72b19ce42032042ef40d71d8a0"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga8ee4ea72b19ce42032042ef40d71d8a0">IS_FMC_BURSTMODE</a></div><div class="ttdeci">#define IS_FMC_BURSTMODE(__STATE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00066">stm32h7xx_ll_fmc.h:66</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_ga91d26a1d2a469d32f98c940341219274"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#ga91d26a1d2a469d32f98c940341219274">IS_FMC_NAND_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_NAND_MEMORY_WIDTH(__WIDTH__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00098">stm32h7xx_ll_fmc.h:98</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gaa086b431bbb5a722303649cacdf5963f"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gaa086b431bbb5a722303649cacdf5963f">IS_FMC_WRITE_BURST</a></div><div class="ttdeci">#define IS_FMC_WRITE_BURST(__BURST__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00081">stm32h7xx_ll_fmc.h:81</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gaa2787b85b3e1e61eb35f81c941b61907"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gaa2787b85b3e1e61eb35f81c941b61907">IS_FMC_NORSRAM_EXTENDED_DEVICE</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00092">stm32h7xx_ll_fmc.h:92</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gaa6729b1267d2487bcb3c0766394ee3ad"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gaa6729b1267d2487bcb3c0766394ee3ad">IS_FMC_COMMAND_MODE</a></div><div class="ttdeci">#define IS_FMC_COMMAND_MODE(__COMMAND__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00131">stm32h7xx_ll_fmc.h:131</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gaafd6756c6bf870d89b1b876e26ceb70e"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gaafd6756c6bf870d89b1b876e26ceb70e">IS_FMC_SETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_SETUP_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00111">stm32h7xx_ll_fmc.h:111</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gab45579566f53756a93ae84d15922db5f"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gab45579566f53756a93ae84d15922db5f">IS_FMC_ACCESS_MODE</a></div><div class="ttdeci">#define IS_FMC_ACCESS_MODE(__MODE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00062">stm32h7xx_ll_fmc.h:62</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gab8da2c2718d93e50fa8069ae0026da71"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gab8da2c2718d93e50fa8069ae0026da71">IS_FMC_SDCLOCK_PERIOD</a></div><div class="ttdeci">#define IS_FMC_SDCLOCK_PERIOD(__PERIOD__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00123">stm32h7xx_ll_fmc.h:123</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gabaab80aee88f3edea630198a603b9ed6"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gabaab80aee88f3edea630198a603b9ed6">IS_FMC_ROWCYCLE_DELAY</a></div><div class="ttdeci">#define IS_FMC_ROWCYCLE_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00144">stm32h7xx_ll_fmc.h:144</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gabb01c64da09cf165970746dcc232406f"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gabb01c64da09cf165970746dcc232406f">IS_FMC_COLUMNBITS_NUMBER</a></div><div class="ttdeci">#define IS_FMC_COLUMNBITS_NUMBER(__COLUMN__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00154">stm32h7xx_ll_fmc.h:154</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gabb6c4f17d25c769b8092373aa511cbaf"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gabb6c4f17d25c769b8092373aa511cbaf">IS_FMC_INTERNALBANK_NUMBER</a></div><div class="ttdeci">#define IS_FMC_INTERNALBANK_NUMBER(__NUMBER__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00161">stm32h7xx_ll_fmc.h:161</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gabe4be7d09ec5f9c2ed328b0219db4960"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gabe4be7d09ec5f9c2ed328b0219db4960">IS_FMC_AUTOREFRESH_NUMBER</a></div><div class="ttdeci">#define IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00148">stm32h7xx_ll_fmc.h:148</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gac2fb8438e2864c275694bc4c3629bc71"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gac2fb8438e2864c275694bc4c3629bc71">IS_FMC_CAS_LATENCY</a></div><div class="ttdeci">#define IS_FMC_CAS_LATENCY(__LATENCY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00163">stm32h7xx_ll_fmc.h:163</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gac78f27571ace17ee6b78dfa8142a31be"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gac78f27571ace17ee6b78dfa8142a31be">IS_FMC_WAITE_SIGNAL</a></div><div class="ttdeci">#define IS_FMC_WAITE_SIGNAL(__SIGNAL__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00074">stm32h7xx_ll_fmc.h:74</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gad113c5a105839c2257f7fe8a1e6ad018"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gad113c5a105839c2257f7fe8a1e6ad018">IS_FMC_RCD_DELAY</a></div><div class="ttdeci">#define IS_FMC_RCD_DELAY(__DELAY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00147">stm32h7xx_ll_fmc.h:147</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gad453f7aca1266cec4356666b275b2415"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gad453f7aca1266cec4356666b275b2415">IS_FMC_SDRAM_BANK</a></div><div class="ttdeci">#define IS_FMC_SDRAM_BANK(__BANK__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00152">stm32h7xx_ll_fmc.h:152</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gad87f37e2727d76c5ae4db83123968694"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gad87f37e2727d76c5ae4db83123968694">IS_FMC_MUX</a></div><div class="ttdeci">#define IS_FMC_MUX(__MUX__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00047">stm32h7xx_ll_fmc.h:47</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gad89e84c79ff91fd8f9f6ed5243321484"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gad89e84c79ff91fd8f9f6ed5243321484">IS_FMC_NAND_DEVICE</a></div><div class="ttdeci">#define IS_FMC_NAND_DEVICE(__INSTANCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00115">stm32h7xx_ll_fmc.h:115</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gae5a73bdee17f71e21e502c1dfe1d9f9e"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gae5a73bdee17f71e21e502c1dfe1d9f9e">IS_FMC_CLK_DIV</a></div><div class="ttdeci">#define IS_FMC_CLK_DIV(__DIV__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00090">stm32h7xx_ll_fmc.h:90</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gae947eea7c54e01b5e96f9152dc3f0e90"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gae947eea7c54e01b5e96f9152dc3f0e90">IS_FMC_CONTINOUS_CLOCK</a></div><div class="ttdeci">#define IS_FMC_CONTINOUS_CLOCK(__CCLOCK__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00083">stm32h7xx_ll_fmc.h:83</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gaeb0b1c09b58da7c5b94e492d004c3d8a"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gaeb0b1c09b58da7c5b94e492d004c3d8a">IS_FMC_TAR_TIME</a></div><div class="ttdeci">#define IS_FMC_TAR_TIME(__TIME__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00110">stm32h7xx_ll_fmc.h:110</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gaf456ae17edbf51e0ab9a961f81eab335"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gaf456ae17edbf51e0ab9a961f81eab335">IS_FMC_ROWBITS_NUMBER</a></div><div class="ttdeci">#define IS_FMC_ROWBITS_NUMBER(__ROW__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00158">stm32h7xx_ll_fmc.h:158</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gafc79ec87631dad2edba9be9334bf100d"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gafc79ec87631dad2edba9be9334bf100d">IS_FMC_NORSRAM_DEVICE</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00091">stm32h7xx_ll_fmc.h:91</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gafda7de8481c742b3f11b368abf37037c"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gafda7de8481c742b3f11b368abf37037c">IS_FMC_READ_BURST</a></div><div class="ttdeci">#define IS_FMC_READ_BURST(__RBURST__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00126">stm32h7xx_ll_fmc.h:126</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___private___macros_html_gaff7bf46d90db1e9fc9960e25728d7524"><div class="ttname"><a href="group___f_m_c___l_l___private___macros.html#gaff7bf46d90db1e9fc9960e25728d7524">IS_FMC_DATA_LATENCY</a></div><div class="ttdeci">#define IS_FMC_DATA_LATENCY(__LATENCY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00080">stm32h7xx_ll_fmc.h:80</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_ga7c28889074955caf3b854e8c99dced73"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_ga893cc61d8d10a5f828937665c32ae6a3"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_gac31e934f1ffb131dccc62b6fe6844560"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_ga277d3d1a938a9482d66a14cd45ed1305"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_ga4f18f59507119e129bfdea88f25ca896"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gacc01c14afaa0f4c1685a8ad52e0c9eeb"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a></div><div class="ttdeci">uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gad35de253de4db9128388a51e4ba56e8f"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gae479dff64b562136b1630ece63af9e98"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gaf8704a78ec9ae7b0fa92dd5ae5df95e0"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)</div></div>
<div class="ttc" id="agroup___f_m_c___memory___type_html_ga09cccfa7eb21563c0573214113a64ab5"><div class="ttname"><a href="group___f_m_c___memory___type.html#ga09cccfa7eb21563c0573214113a64ab5">FMC_MEMORY_TYPE_NOR</a></div><div class="ttdeci">#define FMC_MEMORY_TYPE_NOR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00483">stm32h7xx_ll_fmc.h:483</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___bank_html_gae21fc4cb32bdf66a091f9b07542128c0"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a></div><div class="ttdeci">#define FMC_NORSRAM_BANK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00461">stm32h7xx_ll_fmc.h:461</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___flash___access_html_ga6d3f3cbae61452a085ff8dbe2b3ae7c9"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___flash___access.html#ga6d3f3cbae61452a085ff8dbe2b3ae7c9">FMC_NORSRAM_FLASH_ACCESS_ENABLE</a></div><div class="ttdeci">#define FMC_NORSRAM_FLASH_ACCESS_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00501">stm32h7xx_ll_fmc.h:501</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___flash___access_html_gada21371f712db11ebd92f152f712a2bf"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___flash___access.html#gada21371f712db11ebd92f152f712a2bf">FMC_NORSRAM_FLASH_ACCESS_DISABLE</a></div><div class="ttdeci">#define FMC_NORSRAM_FLASH_ACCESS_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00502">stm32h7xx_ll_fmc.h:502</a></div></div>
<div class="ttc" id="agroup___f_m_c___p_c_r___memory___type_html_ga5c234a89c5d925a16c55eeee5d5173b2"><div class="ttname"><a href="group___f_m_c___p_c_r___memory___type.html#ga5c234a89c5d925a16c55eeee5d5173b2">FMC_PCR_MEMORY_TYPE_NAND</a></div><div class="ttdeci">#define FMC_PCR_MEMORY_TYPE_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00649">stm32h7xx_ll_fmc.h:649</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_r_a_m___bank_html_ga16cd8f57889d0d38ab07a21e7a0075a8"><div class="ttname"><a href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">FMC_SDRAM_BANK1</a></div><div class="ttdeci">#define FMC_SDRAM_BANK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00695">stm32h7xx_ll_fmc.h:695</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_r_a_m___bank_html_ga8006b2913c143929ed0e5bd4c38aa7e9"><div class="ttname"><a href="group___f_m_c___s_d_r_a_m___bank.html#ga8006b2913c143929ed0e5bd4c38aa7e9">FMC_SDRAM_BANK2</a></div><div class="ttdeci">#define FMC_SDRAM_BANK2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00696">stm32h7xx_ll_fmc.h:696</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_r_a_m___write___protection_html_ga6ea4cf7132de5ff229c48cafd6998545"><div class="ttname"><a href="group___f_m_c___s_d_r_a_m___write___protection.html#ga6ea4cf7132de5ff229c48cafd6998545">FMC_SDRAM_WRITE_PROTECTION_ENABLE</a></div><div class="ttdeci">#define FMC_SDRAM_WRITE_PROTECTION_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00755">stm32h7xx_ll_fmc.h:755</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___operation_html_ga80e96126e1aa1194164504b1e76b5fb6"><div class="ttname"><a href="group___f_m_c___write___operation.html#ga80e96126e1aa1194164504b1e76b5fb6">FMC_WRITE_OPERATION_ENABLE</a></div><div class="ttdeci">#define FMC_WRITE_OPERATION_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00538">stm32h7xx_ll_fmc.h:538</a></div></div>
<div class="ttc" id="agroup___h_a_l_html_gaf2c4f03d53e997a54e1fd5e80daa55c4"><div class="ttname"><a href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8c_source.html#l00338">stm32h7xx_hal.c:338</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga002da315c29cdb3bfd54e7599be390e2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a></div><div class="ttdeci">#define FMC_PCR_ECCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11195">stm32h743xx.h:11195</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga02f8ffcd59ed3d8074480ee776b824b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga02f8ffcd59ed3d8074480ee776b824b1">FMC_BCRx_MTYP</a></div><div class="ttdeci">#define FMC_BCRx_MTYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11031">stm32h743xx.h:11031</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0854cedd5f3cba1e77c328d0b1aa03a7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0854cedd5f3cba1e77c328d0b1aa03a7">FMC_BCRx_EXTMOD</a></div><div class="ttdeci">#define FMC_BCRx_EXTMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11061">stm32h743xx.h:11061</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f116c9d0766af076166e0e7b7009499"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f116c9d0766af076166e0e7b7009499">FMC_BWTRx_DATAST_Pos</a></div><div class="ttdeci">#define FMC_BWTRx_DATAST_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11153">stm32h743xx.h:11153</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga10c0603a55b13a06b5100bd9bf970238"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga10c0603a55b13a06b5100bd9bf970238">FMC_SDSR_MODES2</a></div><div class="ttdeci">#define FMC_SDSR_MODES2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11502">stm32h743xx.h:11502</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14dd71d357a99882d865c21f1cdb558e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14dd71d357a99882d865c21f1cdb558e">FMC_SDTRx_TXSR_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TXSR_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11404">stm32h743xx.h:11404</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga18ee562286dd184fc3e24fbce0af45be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga18ee562286dd184fc3e24fbce0af45be">FMC_BTRx_BUSTURN_Pos</a></div><div class="ttdeci">#define FMC_BTRx_BUSTURN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11106">stm32h743xx.h:11106</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e6aaaf5c3a78550ae8226963624489b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e6aaaf5c3a78550ae8226963624489b">FMC_BCRx_MBKEN</a></div><div class="ttdeci">#define FMC_BCRx_MBKEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11024">stm32h743xx.h:11024</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2228ac180e6909772e59f03c200e07cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2228ac180e6909772e59f03c200e07cd">FMC_SDCRx_RBURST</a></div><div class="ttdeci">#define FMC_SDCRx_RBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11387">stm32h743xx.h:11387</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2267dc1047d1ecfe03de2f430bcd7ab0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2267dc1047d1ecfe03de2f430bcd7ab0">FMC_SDTRx_TRP</a></div><div class="ttdeci">#define FMC_SDTRx_TRP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11436">stm32h743xx.h:11436</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga258c6e1bc24052baac9319394072e929"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga258c6e1bc24052baac9319394072e929">FMC_SDSR_MODES1</a></div><div class="ttdeci">#define FMC_SDSR_MODES1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11496">stm32h743xx.h:11496</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2d38e79e4fb3d46eb4e989d3898521b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d38e79e4fb3d46eb4e989d3898521b9">FMC_SDCMR_MRD_Pos</a></div><div class="ttdeci">#define FMC_SDCMR_MRD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11472">stm32h743xx.h:11472</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3379277bc88eca7e309876ac963081f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3379277bc88eca7e309876ac963081f2">FMC_BCRx_CPSIZE</a></div><div class="ttdeci">#define FMC_BCRx_CPSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11068">stm32h743xx.h:11068</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga38d24d604092db07d03256b149437920"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga38d24d604092db07d03256b149437920">FMC_SDCMR_MRD</a></div><div class="ttdeci">#define FMC_SDCMR_MRD</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11474">stm32h743xx.h:11474</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3d4d82d08a287dff07074268843de7a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3d4d82d08a287dff07074268843de7a5">FMC_SDTRx_TRC</a></div><div class="ttdeci">#define FMC_SDTRx_TRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11422">stm32h743xx.h:11422</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga43a1938877426e5953613b19e21907d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga43a1938877426e5953613b19e21907d5">FMC_BTRx_CLKDIV_Pos</a></div><div class="ttdeci">#define FMC_BTRx_CLKDIV_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11114">stm32h743xx.h:11114</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga448b82fde16dc0d93c95f5dae88cdeef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga448b82fde16dc0d93c95f5dae88cdeef">FMC_BTRx_ADDHLD_Pos</a></div><div class="ttdeci">#define FMC_BTRx_ADDHLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11086">stm32h743xx.h:11086</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga481bad1d54c3eae0b2581c867b5e0e68"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga481bad1d54c3eae0b2581c867b5e0e68">FMC_SDRTR_COUNT</a></div><div class="ttdeci">#define FMC_SDRTR_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11483">stm32h743xx.h:11483</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e5ca0bd4982c8354c021b53ef8e65e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e5ca0bd4982c8354c021b53ef8e65e9">FMC_SDCMR_CTB1</a></div><div class="ttdeci">#define FMC_SDCMR_CTB1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11462">stm32h743xx.h:11462</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga51b461484a0933d1a4986e421e5d526f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51b461484a0933d1a4986e421e5d526f">FMC_SDCMR_MODE</a></div><div class="ttdeci">#define FMC_SDCMR_MODE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11451">stm32h743xx.h:11451</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga54f45b912ad0a01bdfa6eacc45b7553d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga54f45b912ad0a01bdfa6eacc45b7553d">FMC_SDTRx_TRP_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TRP_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11434">stm32h743xx.h:11434</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5563562206d8ca90177b3da453651f97"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5563562206d8ca90177b3da453651f97">FMC_BCRx_ASYNCWAIT</a></div><div class="ttdeci">#define FMC_BCRx_ASYNCWAIT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11064">stm32h743xx.h:11064</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5bec0c15803bdf26cb7b611576b7bdfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5bec0c15803bdf26cb7b611576b7bdfa">FMC_BCRx_WAITEN</a></div><div class="ttdeci">#define FMC_BCRx_WAITEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11058">stm32h743xx.h:11058</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga613b19dc53d27b3acb590d50ebcd2090"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga613b19dc53d27b3acb590d50ebcd2090">FMC_SDTRx_TWR_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TWR_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11427">stm32h743xx.h:11427</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c2e4783b0b7933ea5ceea1a43a7a278"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c2e4783b0b7933ea5ceea1a43a7a278">FMC_PATT_ATTHIZ_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTHIZ_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11329">stm32h743xx.h:11329</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6da70cd6989ab65f6581bb09a4cb4770"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6da70cd6989ab65f6581bb09a4cb4770">FMC_PCR_TAR_Pos</a></div><div class="ttdeci">#define FMC_PCR_TAR_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11205">stm32h743xx.h:11205</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ec58da17fd13c9ac14223d51803b9bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a></div><div class="ttdeci">#define FMC_SDCMR_NRFS_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11464">stm32h743xx.h:11464</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga70a1df3280f4b22c77bdd1370ab062fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70a1df3280f4b22c77bdd1370ab062fa">FMC_SDTRx_TRC_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TRC_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11420">stm32h743xx.h:11420</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7151dd05ac6ee179dc0394074d8770b4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7151dd05ac6ee179dc0394074d8770b4">FMC_SDCRx_SDCLK</a></div><div class="ttdeci">#define FMC_SDCRx_SDCLK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11381">stm32h743xx.h:11381</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79034ffa710da4c0494c909d08d0ff42"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79034ffa710da4c0494c909d08d0ff42">FMC_BWTRx_ADDHLD_Pos</a></div><div class="ttdeci">#define FMC_BWTRx_ADDHLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11145">stm32h743xx.h:11145</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga82a35b0430898592dfc5332e97d0cf55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga82a35b0430898592dfc5332e97d0cf55">FMC_SDRTR_COUNT_Pos</a></div><div class="ttdeci">#define FMC_SDRTR_COUNT_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11481">stm32h743xx.h:11481</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga87be0a3520cec2885d2fc16589b97ba0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87be0a3520cec2885d2fc16589b97ba0">FMC_SDCMR_CTB2</a></div><div class="ttdeci">#define FMC_SDCMR_CTB2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11458">stm32h743xx.h:11458</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8c60dc80fab132122b4581d136d669b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c60dc80fab132122b4581d136d669b0">FMC_BCRx_WREN</a></div><div class="ttdeci">#define FMC_BCRx_WREN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11055">stm32h743xx.h:11055</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9126627358994c4a4957d22187bb173d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9126627358994c4a4957d22187bb173d">FMC_BCR1_WFDIS</a></div><div class="ttdeci">#define FMC_BCR1_WFDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11010">stm32h743xx.h:11010</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga966b7de22cf4a03a341d2de404f724c6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga966b7de22cf4a03a341d2de404f724c6">FMC_BCRx_CBURSTRW</a></div><div class="ttdeci">#define FMC_BCRx_CBURSTRW</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11075">stm32h743xx.h:11075</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9bdf7ea492f7575bdc81c1c1741ce459"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9bdf7ea492f7575bdc81c1c1741ce459">FMC_PMEM_MEMHIZ_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMHIZ_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11280">stm32h743xx.h:11280</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa4939b39fb415f4c15dfeba1c986e1cf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4939b39fb415f4c15dfeba1c986e1cf">FMC_BCRx_WAITCFG</a></div><div class="ttdeci">#define FMC_BCRx_WAITCFG</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11052">stm32h743xx.h:11052</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa592a384c66fe0c0d9e9d16d9f27de4e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa592a384c66fe0c0d9e9d16d9f27de4e">FMC_BCRx_BURSTEN</a></div><div class="ttdeci">#define FMC_BCRx_BURSTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11046">stm32h743xx.h:11046</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa8d17ddaf2d6650f7ae4c798230582bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa8d17ddaf2d6650f7ae4c798230582bb">FMC_PATT_ATTHOLD_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTHOLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11317">stm32h743xx.h:11317</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9af6578a6b5ed0d0808ef50b6da6334"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9af6578a6b5ed0d0808ef50b6da6334">FMC_PCR_TCLR_Pos</a></div><div class="ttdeci">#define FMC_PCR_TCLR_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11197">stm32h743xx.h:11197</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabaeb56b5aa330ef73e41e266d097563a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a></div><div class="ttdeci">#define FMC_SDCMR_NRFS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11466">stm32h743xx.h:11466</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabbafdb66e6638b43f34ff89263a02783"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabbafdb66e6638b43f34ff89263a02783">FMC_BTRx_CLKDIV</a></div><div class="ttdeci">#define FMC_BTRx_CLKDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11116">stm32h743xx.h:11116</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac3e368af0be1c33963437e35b46dda8c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac3e368af0be1c33963437e35b46dda8c">FMC_BTRx_DATLAT_Pos</a></div><div class="ttdeci">#define FMC_BTRx_DATLAT_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11122">stm32h743xx.h:11122</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac584fdb8c76d8407c6653ed8ab97ccef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a></div><div class="ttdeci">#define FMC_BCR1_CCLKEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11007">stm32h743xx.h:11007</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac62d53c285825d758204c027a0c66e81"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac62d53c285825d758204c027a0c66e81">FMC_SDCRx_RPIPE</a></div><div class="ttdeci">#define FMC_SDCRx_RPIPE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11391">stm32h743xx.h:11391</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac816e463e123c787cbc4f86258982a3c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac816e463e123c787cbc4f86258982a3c">FMC_PATT_ATTWAIT_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTWAIT_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11305">stm32h743xx.h:11305</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad3fb3c64c43d9ad41770f8808f18e1d7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad3fb3c64c43d9ad41770f8808f18e1d7">FMC_SDTRx_TRCD_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TRCD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11441">stm32h743xx.h:11441</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad5b5ef3624608b114a13ae3b1555e3f9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad5b5ef3624608b114a13ae3b1555e3f9">FMC_BCRx_MUXEN</a></div><div class="ttdeci">#define FMC_BCRx_MUXEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11027">stm32h743xx.h:11027</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad5f5f647b854fe60627a21db59daaa17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad5f5f647b854fe60627a21db59daaa17">FMC_BTRx_DATAST_Pos</a></div><div class="ttdeci">#define FMC_BTRx_DATAST_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11094">stm32h743xx.h:11094</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad78425642ebd0843621f92dcc778f275"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad78425642ebd0843621f92dcc778f275">FMC_PMEM_MEMWAIT_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMWAIT_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11256">stm32h743xx.h:11256</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadc7b2a969824443050fcbe98ed77fba8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc7b2a969824443050fcbe98ed77fba8">FMC_BCRx_MWID</a></div><div class="ttdeci">#define FMC_BCRx_MWID</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11037">stm32h743xx.h:11037</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade9fb0d48f45a7c73d6641f698d37995"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade9fb0d48f45a7c73d6641f698d37995">FMC_BCRx_FACCEN</a></div><div class="ttdeci">#define FMC_BCRx_FACCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11043">stm32h743xx.h:11043</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaecf83b6ccfa5bbbec7bd642c317faad1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaecf83b6ccfa5bbbec7bd642c317faad1">FMC_SDTRx_TRAS_Pos</a></div><div class="ttdeci">#define FMC_SDTRx_TRAS_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11412">stm32h743xx.h:11412</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed5477407a9b62a1a6f36933f01cf4f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed5477407a9b62a1a6f36933f01cf4f6">FMC_BCRx_WAITPOL</a></div><div class="ttdeci">#define FMC_BCRx_WAITPOL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11049">stm32h743xx.h:11049</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf1bbf766704ac10a61fe843f3c7517ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf1bbf766704ac10a61fe843f3c7517ae">FMC_PMEM_MEMHOLD_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMHOLD_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11268">stm32h743xx.h:11268</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf36d55639556875163bd54eba35e3b6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf36d55639556875163bd54eba35e3b6a">FMC_BWTRx_BUSTURN_Pos</a></div><div class="ttdeci">#define FMC_BWTRx_BUSTURN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l11165">stm32h743xx.h:11165</a></div></div>
<div class="ttc" id="astm32h7xx__hal_8h_html"><div class="ttname"><a href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Uncomment the line below to expanse the &quot;assert_param&quot; macro in the HAL drivers code.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00503">stm32h7xx_hal_conf.h:503</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a5b44dfd2a26f85f7b628b0945daff2c3"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a></div><div class="ttdeci">#define HAL_IS_BIT_SET(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00061">stm32h7xx_hal_def.h:61</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00040">stm32h7xx_hal_def.h:41</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdeci">@ HAL_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00046">stm32h7xx_hal_def.h:45</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00042">stm32h7xx_hal_def.h:42</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a86d500a34c624c2cae56bc25a31b12f3"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a></div><div class="ttdeci">#define UNUSED(x)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00070">stm32h7xx_hal_def.h:70</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_aad28bc64749c50dcedd6bf819fdc6974"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a></div><div class="ttdeci">#define HAL_MAX_DELAY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00059">stm32h7xx_hal_def.h:59</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a></div><div class="ttdoc">FMC NAND Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00298">stm32h7xx_ll_fmc.h:299</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a2540f2ca1a1d2d1a095f32d04b7cd6ba"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a2540f2ca1a1d2d1a095f32d04b7cd6ba">FMC_NAND_InitTypeDef::TCLRSetupTime</a></div><div class="ttdeci">uint32_t TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00315">stm32h7xx_ll_fmc.h:315</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a41f8a09e79ca92318399f07cff759464"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a41f8a09e79ca92318399f07cff759464">FMC_NAND_InitTypeDef::ECCPageSize</a></div><div class="ttdeci">uint32_t ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00312">stm32h7xx_ll_fmc.h:312</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a431d385dc9ed763d0d1e4f221c71543c"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a431d385dc9ed763d0d1e4f221c71543c">FMC_NAND_InitTypeDef::Waitfeature</a></div><div class="ttdeci">uint32_t Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00303">stm32h7xx_ll_fmc.h:303</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a662484d3210a1fdce1500f83fcb3ce40"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a662484d3210a1fdce1500f83fcb3ce40">FMC_NAND_InitTypeDef::NandBank</a></div><div class="ttdeci">uint32_t NandBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00300">stm32h7xx_ll_fmc.h:300</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a672a705f158dc1d609641c743b859c98"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a672a705f158dc1d609641c743b859c98">FMC_NAND_InitTypeDef::TARSetupTime</a></div><div class="ttdeci">uint32_t TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00319">stm32h7xx_ll_fmc.h:319</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_ada1d87c4ffa75c1c4e87b0608af46c9c"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#ada1d87c4ffa75c1c4e87b0608af46c9c">FMC_NAND_InitTypeDef::EccComputation</a></div><div class="ttdeci">uint32_t EccComputation</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00309">stm32h7xx_ll_fmc.h:309</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_af0394bcbd36a3a795896fe8c61371ab2"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">FMC_NAND_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00306">stm32h7xx_ll_fmc.h:306</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a></div><div class="ttdoc">FMC NAND Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00327">stm32h7xx_ll_fmc.h:328</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a1e748cf19bff9c906727857e203ba245"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1e748cf19bff9c906727857e203ba245">FMC_NAND_PCC_TimingTypeDef::SetupTime</a></div><div class="ttdeci">uint32_t SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00329">stm32h7xx_ll_fmc.h:329</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a770286e79b4d0176694482496912a4d9"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a770286e79b4d0176694482496912a4d9">FMC_NAND_PCC_TimingTypeDef::WaitSetupTime</a></div><div class="ttdeci">uint32_t WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00335">stm32h7xx_ll_fmc.h:335</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a8b3b7705835f1b9af156860ffc03e0d8"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a8b3b7705835f1b9af156860ffc03e0d8">FMC_NAND_PCC_TimingTypeDef::HoldSetupTime</a></div><div class="ttdeci">uint32_t HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00341">stm32h7xx_ll_fmc.h:341</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_aedfd0bf70fffb7922fd7127ebe5212c5"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#aedfd0bf70fffb7922fd7127ebe5212c5">FMC_NAND_PCC_TimingTypeDef::HiZSetupTime</a></div><div class="ttdeci">uint32_t HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00348">stm32h7xx_ll_fmc.h:348</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a></div><div class="ttdoc">FMC NORSRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00191">stm32h7xx_ll_fmc.h:192</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a14d4216d4dbb59a2ba955ed98d718760"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a14d4216d4dbb59a2ba955ed98d718760">FMC_NORSRAM_InitTypeDef::WaitSignalPolarity</a></div><div class="ttdeci">uint32_t WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00211">stm32h7xx_ll_fmc.h:211</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a3e3e984a2e525db2171e32e8456771cf"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a3e3e984a2e525db2171e32e8456771cf">FMC_NORSRAM_InitTypeDef::ContinuousClock</a></div><div class="ttdeci">uint32_t ContinuousClock</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00237">stm32h7xx_ll_fmc.h:237</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a4962912dc6ad9d381a354c61cbc6052b"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4962912dc6ad9d381a354c61cbc6052b">FMC_NORSRAM_InitTypeDef::BurstAccessMode</a></div><div class="ttdeci">uint32_t BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00207">stm32h7xx_ll_fmc.h:207</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a68ecc8c1940dc428f17a46dedae23134"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a68ecc8c1940dc428f17a46dedae23134">FMC_NORSRAM_InitTypeDef::DataAddressMux</a></div><div class="ttdeci">uint32_t DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00196">stm32h7xx_ll_fmc.h:196</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a7600cac759e0eacc1f8a266a6d9188e4"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7600cac759e0eacc1f8a266a6d9188e4">FMC_NORSRAM_InitTypeDef::NSBank</a></div><div class="ttdeci">uint32_t NSBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00193">stm32h7xx_ll_fmc.h:193</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a8c1965c3c7e4f310cfc62fcc951ca299"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a8c1965c3c7e4f310cfc62fcc951ca299">FMC_NORSRAM_InitTypeDef::ExtendedMode</a></div><div class="ttdeci">uint32_t ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00227">stm32h7xx_ll_fmc.h:227</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a95ce1b693338a51ee8e27520ca49fe16"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a95ce1b693338a51ee8e27520ca49fe16">FMC_NORSRAM_InitTypeDef::WriteFifo</a></div><div class="ttdeci">uint32_t WriteFifo</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00242">stm32h7xx_ll_fmc.h:242</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a99e4a45c24a5573ee962b3b2e91d0762"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a99e4a45c24a5573ee962b3b2e91d0762">FMC_NORSRAM_InitTypeDef::MemoryType</a></div><div class="ttdeci">uint32_t MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00200">stm32h7xx_ll_fmc.h:200</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_aa9157ae38555dda499d51a74bd1c818d"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#aa9157ae38555dda499d51a74bd1c818d">FMC_NORSRAM_InitTypeDef::AsynchronousWait</a></div><div class="ttdeci">uint32_t AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00230">stm32h7xx_ll_fmc.h:230</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ab34d9616483186ea29a4404cc60c03cf"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab34d9616483186ea29a4404cc60c03cf">FMC_NORSRAM_InitTypeDef::WaitSignal</a></div><div class="ttdeci">uint32_t WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00223">stm32h7xx_ll_fmc.h:223</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ab61cbe549054f4e69e7ca996962f3853"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab61cbe549054f4e69e7ca996962f3853">FMC_NORSRAM_InitTypeDef::WaitSignalActive</a></div><div class="ttdeci">uint32_t WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00215">stm32h7xx_ll_fmc.h:215</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ac8ee9b40b1c5a9900da70cf436248d56"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac8ee9b40b1c5a9900da70cf436248d56">FMC_NORSRAM_InitTypeDef::WriteBurst</a></div><div class="ttdeci">uint32_t WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00234">stm32h7xx_ll_fmc.h:234</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ad306bf1f21bcec4d48b73131ad2c174f"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad306bf1f21bcec4d48b73131ad2c174f">FMC_NORSRAM_InitTypeDef::PageSize</a></div><div class="ttdeci">uint32_t PageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00247">stm32h7xx_ll_fmc.h:247</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ade840494c74f63e7e72aaa5eafd5d4cf"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ade840494c74f63e7e72aaa5eafd5d4cf">FMC_NORSRAM_InitTypeDef::WriteOperation</a></div><div class="ttdeci">uint32_t WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00220">stm32h7xx_ll_fmc.h:220</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_af0394bcbd36a3a795896fe8c61371ab2"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">FMC_NORSRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00204">stm32h7xx_ll_fmc.h:204</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdoc">FMC NORSRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00254">stm32h7xx_ll_fmc.h:255</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a1853dc663b50dfdafb5fe3a2274f43e6"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a1853dc663b50dfdafb5fe3a2274f43e6">FMC_NORSRAM_TimingTypeDef::DataLatency</a></div><div class="ttdeci">uint32_t DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00283">stm32h7xx_ll_fmc.h:283</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a343f5fa0ee5337da2dcc5e0030b98ebc"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a343f5fa0ee5337da2dcc5e0030b98ebc">FMC_NORSRAM_TimingTypeDef::AddressSetupTime</a></div><div class="ttdeci">uint32_t AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00256">stm32h7xx_ll_fmc.h:256</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a5541245850d61fd3306d7620853be7b2"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5541245850d61fd3306d7620853be7b2">FMC_NORSRAM_TimingTypeDef::DataSetupTime</a></div><div class="ttdeci">uint32_t DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00266">stm32h7xx_ll_fmc.h:266</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a5881d0ba0e6768140628ee122595c40b"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5881d0ba0e6768140628ee122595c40b">FMC_NORSRAM_TimingTypeDef::AccessMode</a></div><div class="ttdeci">uint32_t AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00291">stm32h7xx_ll_fmc.h:291</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a9e04fdf4ceafaa002ecd083324bbf327"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a9e04fdf4ceafaa002ecd083324bbf327">FMC_NORSRAM_TimingTypeDef::CLKDivision</a></div><div class="ttdeci">uint32_t CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00277">stm32h7xx_ll_fmc.h:277</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_ad47d0e1b85091847eba7d27310ec4b3d"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad47d0e1b85091847eba7d27310ec4b3d">FMC_NORSRAM_TimingTypeDef::AddressHoldTime</a></div><div class="ttdeci">uint32_t AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00261">stm32h7xx_ll_fmc.h:261</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_af5dfbe4d45f02ff38382fea1fbdd0b68"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5dfbe4d45f02ff38382fea1fbdd0b68">FMC_NORSRAM_TimingTypeDef::BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00272">stm32h7xx_ll_fmc.h:272</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a></div><div class="ttdoc">SDRAM command parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00431">stm32h7xx_ll_fmc.h:432</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html_a18d8074e29522d689a7b9d05d8ca6239"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a18d8074e29522d689a7b9d05d8ca6239">FMC_SDRAM_CommandTypeDef::CommandMode</a></div><div class="ttdeci">uint32_t CommandMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00433">stm32h7xx_ll_fmc.h:433</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html_a3fb350812607ba38594ec98c1db594d1"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a3fb350812607ba38594ec98c1db594d1">FMC_SDRAM_CommandTypeDef::AutoRefreshNumber</a></div><div class="ttdeci">uint32_t AutoRefreshNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00439">stm32h7xx_ll_fmc.h:439</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html_a850837fdc643c233c69634e6f4669417"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a850837fdc643c233c69634e6f4669417">FMC_SDRAM_CommandTypeDef::CommandTarget</a></div><div class="ttdeci">uint32_t CommandTarget</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00436">stm32h7xx_ll_fmc.h:436</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html_af50b3abf0250e42eb7014d164761cfa4"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#af50b3abf0250e42eb7014d164761cfa4">FMC_SDRAM_CommandTypeDef::ModeRegisterDefinition</a></div><div class="ttdeci">uint32_t ModeRegisterDefinition</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00443">stm32h7xx_ll_fmc.h:443</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a></div><div class="ttdoc">FMC SDRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00359">stm32h7xx_ll_fmc.h:360</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a087d85bcc9a70a0f36d8baf81cc98ef6"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a087d85bcc9a70a0f36d8baf81cc98ef6">FMC_SDRAM_InitTypeDef::ReadPipeDelay</a></div><div class="ttdeci">uint32_t ReadPipeDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00390">stm32h7xx_ll_fmc.h:390</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a0bac0f3d69aa0901f88497ae43425bf8"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a0bac0f3d69aa0901f88497ae43425bf8">FMC_SDRAM_InitTypeDef::SDClockPeriod</a></div><div class="ttdeci">uint32_t SDClockPeriod</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00382">stm32h7xx_ll_fmc.h:382</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a1500cf40e0f5747c5a2bde595d223b22"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a1500cf40e0f5747c5a2bde595d223b22">FMC_SDRAM_InitTypeDef::RowBitsNumber</a></div><div class="ttdeci">uint32_t RowBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00367">stm32h7xx_ll_fmc.h:367</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a2b4c8c6b060984db4056f6721390507b"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2b4c8c6b060984db4056f6721390507b">FMC_SDRAM_InitTypeDef::InternalBankNumber</a></div><div class="ttdeci">uint32_t InternalBankNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00373">stm32h7xx_ll_fmc.h:373</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a479911631ba9f327542552bb21a759fb"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a479911631ba9f327542552bb21a759fb">FMC_SDRAM_InitTypeDef::SDBank</a></div><div class="ttdeci">uint32_t SDBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00361">stm32h7xx_ll_fmc.h:361</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a544cf8496562a4ab2eda92daa2e5a293"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a544cf8496562a4ab2eda92daa2e5a293">FMC_SDRAM_InitTypeDef::CASLatency</a></div><div class="ttdeci">uint32_t CASLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00376">stm32h7xx_ll_fmc.h:376</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a687019d20e8465ab5e2bd29d7d2696d5"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a687019d20e8465ab5e2bd29d7d2696d5">FMC_SDRAM_InitTypeDef::ReadBurst</a></div><div class="ttdeci">uint32_t ReadBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00386">stm32h7xx_ll_fmc.h:386</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_acbbfb0bee838a8a0a04982ffeb8a95a5"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#acbbfb0bee838a8a0a04982ffeb8a95a5">FMC_SDRAM_InitTypeDef::ColumnBitsNumber</a></div><div class="ttdeci">uint32_t ColumnBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00364">stm32h7xx_ll_fmc.h:364</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_aefcc23c240bc3c3a4fea3244db56bb42"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aefcc23c240bc3c3a4fea3244db56bb42">FMC_SDRAM_InitTypeDef::WriteProtection</a></div><div class="ttdeci">uint32_t WriteProtection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00379">stm32h7xx_ll_fmc.h:379</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_af0394bcbd36a3a795896fe8c61371ab2"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">FMC_SDRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00370">stm32h7xx_ll_fmc.h:370</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a></div><div class="ttdoc">FMC SDRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00397">stm32h7xx_ll_fmc.h:398</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a0187ada95f0f6bd759815ab0726f044c"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0187ada95f0f6bd759815ab0726f044c">FMC_SDRAM_TimingTypeDef::ExitSelfRefreshDelay</a></div><div class="ttdeci">uint32_t ExitSelfRefreshDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00403">stm32h7xx_ll_fmc.h:403</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a0af8f0dd975acf4edfec5b950d26a451"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0af8f0dd975acf4edfec5b950d26a451">FMC_SDRAM_TimingTypeDef::RCDDelay</a></div><div class="ttdeci">uint32_t RCDDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00423">stm32h7xx_ll_fmc.h:423</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a0f5789baa8b6011855a2eacda1233960"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0f5789baa8b6011855a2eacda1233960">FMC_SDRAM_TimingTypeDef::LoadToActiveDelay</a></div><div class="ttdeci">uint32_t LoadToActiveDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00399">stm32h7xx_ll_fmc.h:399</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a53fc20897927686901b6402366ce0629"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a53fc20897927686901b6402366ce0629">FMC_SDRAM_TimingTypeDef::WriteRecoveryTime</a></div><div class="ttdeci">uint32_t WriteRecoveryTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00416">stm32h7xx_ll_fmc.h:416</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a5407d40d8106afbe24cb73d04d2dbae4"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a5407d40d8106afbe24cb73d04d2dbae4">FMC_SDRAM_TimingTypeDef::RPDelay</a></div><div class="ttdeci">uint32_t RPDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00419">stm32h7xx_ll_fmc.h:419</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_ab3c404cd50c7929cec8a50eb807a4bf9"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ab3c404cd50c7929cec8a50eb807a4bf9">FMC_SDRAM_TimingTypeDef::SelfRefreshTime</a></div><div class="ttdeci">uint32_t SelfRefreshTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00407">stm32h7xx_ll_fmc.h:407</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_abad82a3fc84ba674ad2be56e99462bee"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#abad82a3fc84ba674ad2be56e99462bee">FMC_SDRAM_TimingTypeDef::RowCycleDelay</a></div><div class="ttdeci">uint32_t RowCycleDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00411">stm32h7xx_ll_fmc.h:411</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
