Double-buffered interrupt status register