#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr  6 20:32:51 2025
# Process ID: 21496
# Current directory: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11548 C:\Users\timhs\OneDrive\Documents\Vivado\Lab_7.2\Lab7.2\Lab7.2.xpr
# Log file: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/vivado.log
# Journal file: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2\vivado.jou
# Running On: Tims-Laptop, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 4, Host memory: 16913 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_1' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_1' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_1' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_1' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_1' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_text_controller_0_3' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_3/design_1_hdmi_text_controller_0_3.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_text_controller_0_3' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_3/design_1_hdmi_text_controller_0_3_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_text_controller_0_3' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_3/design_1_hdmi_text_controller_0_3_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_text_controller_0_3' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_3/design_1_hdmi_text_controller_0_3_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_hdmi_text_controller_0_3' generated file not found 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/ip/design_1_hdmi_text_controller_0_3/design_1_hdmi_text_controller_0_3_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.793 ; gain = 354.715
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v1_0_project -directory C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v1_0_project c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.805 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/component.xml' ignored by IP packager.
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property version 2.0 [ipx::current_core]
set_property display_name hdmi_text_controller_v2.0 [ipx::current_core]
set_property previous_version_for_upgrade xilinx.com:user:hdmi_text_controller:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo'
open_bd_design {C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:user:hdmi_text_controller:1.0 - hdmi_text_controller_0
Successfully read diagram <design_1> from block design file <C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets hdmi_text_controller_0_HDMI] [get_bd_cells hdmi_text_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 hdmi_text_controller_0
endgroup
set_property location {7 1940 458} [get_bd_cells hdmi_text_controller_0]
set_property location {6 2006 383} [get_bd_cells hdmi_text_controller_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/hdmi_text_controller_0/AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hdmi_text_controller_0/AXI]
Slave segment '/hdmi_text_controller_0/AXI/AXI_reg' is being assigned into address space '/microblaze_0/Data' at <0x44A0_0000 [ 64K ]>.
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_ports HDMI_0] [get_bd_intf_pins hdmi_text_controller_0/HDMI]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\timhs\OneDrive\Documents\Vivado\Lab_7.2\Lab7.2\Lab7.2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v2_0_project -directory C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1974.160 ; gain = 0.000
update_compile_order -fileset sources_1
current_project Lab7.2
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo'.
report_ip_status -name ip_status
current_project hdmi_text_controller_v2_0_project
current_project Lab7.2
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 [get_ips  design_1_hdmi_text_controller_0_4] -log ip_upgrade.log
Upgrading 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_hdmi_text_controller_0_4 to use current project options
Wrote  : <C:\Users\timhs\OneDrive\Documents\Vivado\Lab_7.2\Lab7.2\Lab7.2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_hdmi_text_controller_0_4] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\timhs\OneDrive\Documents\Vivado\Lab_7.2\Lab7.2\Lab7.2.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_text_controller_0 .
Exporting to file c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2207.441 ; gain = 110.887
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_0_1
catch { config_ip_cache -export [get_ips -all design_1_hdmi_text_controller_0_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_hdmi_text_controller_0_4
export_ip_user_files -of_objects [get_files C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_microblaze_0_1_synth_1 design_1_lmb_bram_1_synth_1 design_1_hdmi_text_controller_0_4_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_microblaze_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_hdmi_text_controller_0_4
[Sun Apr  6 20:47:39 2025] Launched design_1_microblaze_0_1_synth_1, design_1_lmb_bram_1_synth_1, design_1_hdmi_text_controller_0_4_synth_1...
Run output will be captured here:
design_1_microblaze_0_1_synth_1: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_microblaze_0_1_synth_1/runme.log
design_1_lmb_bram_1_synth_1: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_lmb_bram_1_synth_1/runme.log
design_1_hdmi_text_controller_0_4_synth_1: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_4_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.ip_user_files -ipstatic_source_dir C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.cache/compile_simlib/modelsim} {questa=C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.cache/compile_simlib/questa} {riviera=C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.cache/compile_simlib/riviera} {activehdl=C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project hdmi_text_controller_v2_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/component.xml' ignored by IP packager.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo'
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 [get_ips  design_1_hdmi_text_controller_0_4] -log ip_upgrade.log
Upgrading 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_4_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_hdmi_text_controller_0_4 (hdmi_text_controller_v2.0 2.0) from revision 1 to revision 2
Wrote  : <C:\Users\timhs\OneDrive\Documents\Vivado\Lab_7.2\Lab7.2\Lab7.2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_hdmi_text_controller_0_4] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\timhs\OneDrive\Documents\Vivado\Lab_7.2\Lab7.2\Lab7.2.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
can't set "::ipgui_realdigital_org_realdigital_hdmi_tx_1_0_1::ipinstname": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_realdigital_org_realdigital_hdmi_tx_1_0_1::ipinstname' in Tcl scope '::ipgui_realdigital_org_realdigital_hdmi_tx_1_0': can't set "::ipgui_realdigital_org_realdigital_hdmi_tx_1_0_1::ipinstname": parent namespace doesn't exist
can't set "::ipgui_realdigital_org_realdigital_hdmi_tx_1_0_1::updation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_realdigital_org_realdigital_hdmi_tx_1_0_1::updation_group_index' in Tcl scope '::ipgui_realdigital_org_realdigital_hdmi_tx_1_0': can't set "::ipgui_realdigital_org_realdigital_hdmi_tx_1_0_1::updation_group_index": parent namespace doesn't exist
can't set "::ipgui_realdigital_org_realdigital_hdmi_tx_1_0_1::validation_group_index": parent namespace doesn't exist
WARNING: [IP_Flow 19-4815] Failed to restore variable '::ipgui_realdigital_org_realdigital_hdmi_tx_1_0_1::validation_group_index' in Tcl scope '::ipgui_realdigital_org_realdigital_hdmi_tx_1_0': can't set "::ipgui_realdigital_org_realdigital_hdmi_tx_1_0_1::validation_group_index": parent namespace doesn't exist
ERROR: [IP_Flow 19-3428] Failed to create Customization object hdmi_text_controller_0/vga_to_hdmi
CRITICAL WARNING: [IP_Flow 19-978] Failed to recreate IP instance 'hdmi_tx_0'. Error during recustomization.
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'hdmi_text_controller_0'. Failed to create IP subcores.
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'hdmi_text_controller_0'. Failed to create IP subcores.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block hdmi_text_controller_0 
Exporting to file c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.441 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v2_0_project -directory C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_4/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_4/clk_wiz_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {175.402} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} \
  CONFIG.CLKOUT2_JITTER {125.247} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {8} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.PRIM_SOURCE {No_buffer} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Sun Apr  6 20:49:38 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0.xci] -directory c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_3/hdmi_tx_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_3/hdmi_tx_0.xci
create_ip -name hdmi_tx -vendor realdigital.org -library realdigital -version 1.0 -module_name hdmi_tx_0 -dir c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src
set_property -dict [list \
  CONFIG.C_BLUE_WIDTH {4} \
  CONFIG.C_GREEN_WIDTH {4} \
  CONFIG.C_RED_WIDTH {4} \
  CONFIG.MODE {HDMI} \
] [get_ips hdmi_tx_0]
generate_target {instantiation_template} [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdmi_tx_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_tx_0'...
generate_target all [get_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdmi_tx_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_tx_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_tx_0'...
catch { config_ip_cache -export [get_ips -all hdmi_tx_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hdmi_tx_0
export_ip_user_files -of_objects [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdmi_tx_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdmi_tx_0.xci]
launch_runs hdmi_tx_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hdmi_tx_0
[Sun Apr  6 20:50:10 2025] Launched hdmi_tx_0_synth_1...
Run output will be captured here: c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.runs/hdmi_tx_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdmi_tx_0.xci] -directory c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_3/hdmi_tx_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_4/clk_wiz_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_3/hdmi_tx_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_4/clk_wiz_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project Lab7.2
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo'.
report_ip_status -name ip_status
current_project hdmi_text_controller_v2_0_project
current_project Lab7.2
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 [get_ips  design_1_hdmi_text_controller_0_4] -log ip_upgrade.log
Upgrading 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_hdmi_text_controller_0_4 (hdmi_text_controller_v2.0 2.0) from revision 2 to revision 3
Wrote  : <C:\Users\timhs\OneDrive\Documents\Vivado\Lab_7.2\Lab7.2\Lab7.2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_hdmi_text_controller_0_4] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\timhs\OneDrive\Documents\Vivado\Lab_7.2\Lab7.2\Lab7.2.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_text_controller_0 .
Exporting to file c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2425.500 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_hdmi_text_controller_0_4] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_hdmi_text_controller_0_4
export_ip_user_files -of_objects [get_files C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_hdmi_text_controller_0_4_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_hdmi_text_controller_0_4
[Sun Apr  6 20:50:55 2025] Launched design_1_hdmi_text_controller_0_4_synth_1...
Run output will be captured here: C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.runs/design_1_hdmi_text_controller_0_4_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.ip_user_files -ipstatic_source_dir C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.cache/compile_simlib/modelsim} {questa=C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.cache/compile_simlib/questa} {riviera=C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.cache/compile_simlib/riviera} {activehdl=C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project hdmi_text_controller_v2_0_project
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src
set_property -dict [list \
  CONFIG.Byte_Size {8} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Use_Byte_Write_Enable {true} \
  CONFIG.Write_Depth_A {1200} \
  CONFIG.Write_Width_A {32} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Sun Apr  6 21:25:02 2025] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
ERROR: [XSIM 43-4307] Invalid entry in the project file, expecting a file name but specified path '../../../../../../../ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5' represents a directory name.
ERROR: [XSIM 43-3217] hdmi_text_controller_tb_vlog.prj (line 3): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
ERROR: [XSIM 43-4307] Invalid entry in the project file, expecting a file name but specified path '../../../../../../../ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5' represents a directory name.
ERROR: [XSIM 43-3217] hdmi_text_controller_tb_vlog.prj (line 3): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv]
set_property library xil_defaultlib [get_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv]
set_property library xil_defaultlib [get_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv]
set_property library xil_defaultlib [get_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv]
set_property library xil_defaultlib [get_files  c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 148 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:152]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 86 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:171]
WARNING: [VRFC 10-2938] 'vram_data' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:184]
WARNING: [VRFC 10-3248] data object 'dinA' is already declared [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:282]
WARNING: [VRFC 10-9364] second declaration of 'dinA' is ignored [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:282]
ERROR: [VRFC 10-2989] 'axi_wraddr' is not declared [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:301]
ERROR: [VRFC 10-8530] module 'hdmi_text_controller_v1_0' is ignored due to previous errors [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 148 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:152]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 86 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:171]
WARNING: [VRFC 10-2938] 'vram_data' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:184]
WARNING: [VRFC 10-3248] data object 'dinA' is already declared [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:282]
WARNING: [VRFC 10-9364] second declaration of 'dinA' is ignored [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:282]
ERROR: [VRFC 10-2989] 'axi_wraddr' is not declared [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:301]
ERROR: [VRFC 10-8530] module 'hdmi_text_controller_v1_0' is ignored due to previous errors [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_4/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0_5/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 148 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:152]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 86 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:171]
WARNING: [VRFC 10-2938] 'vram_data' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addra' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:310]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dina' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:312]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addrb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'doutb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:323]
WARNING: [VRFC 10-3823] variable 'axi_rdata' might have multiple concurrent drivers [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:313]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI_de...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0(C_RED_WIDTH=4,C_GRE...
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.font_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2429.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.block_mem1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_text_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2429.684 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {all} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 148 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:152]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 86 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:171]
WARNING: [VRFC 10-2938] 'vram_data' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addra' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:310]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dina' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:312]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addrb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'doutb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:323]
WARNING: [VRFC 10-3823] variable 'axi_rdata' might have multiple concurrent drivers [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:313]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI_de...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0(C_RED_WIDTH=4,C_GRE...
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.font_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2429.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.block_mem1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Error: AXI readback mismatch at address 00000000. Expected: 00000000. Actual:xxxxxxxx.
Time: 96360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Info: Read back of control register: 001f6000
Time: 192360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 290
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:03:20 ; elapsed = 00:09:47 . Memory (MB): peak = 2782.855 ; gain = 353.172
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:03:23 ; elapsed = 00:09:49 . Memory (MB): peak = 2782.855 ; gain = 353.172
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:03:23 ; elapsed = 00:10:03 . Memory (MB): peak = 2782.855 ; gain = 353.172
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 70276 KB (Peak: 70276 KB), Simulation CPU Usage: 236655 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 148 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:152]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 86 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:171]
WARNING: [VRFC 10-2938] 'vram_data' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'INDEX' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addra' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dina' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addrb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:321]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'doutb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:324]
WARNING: [VRFC 10-3823] variable 'axi_rdata' might have multiple concurrent drivers [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:314]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI_de...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0(C_RED_WIDTH=4,C_GRE...
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.font_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2782.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.block_mem1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Error: AXI readback mismatch at address 00000000. Expected: 00000000. Actual:xxxxxxxx.
Time: 96360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Info: Read back of control register: 001f6000
Time: 192360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 290
Saving bitmap 'lab7_1_sim.bmp'.
$finish called at time : 15648350 ns : File "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" Line 299
run: Time (s): cpu = 00:01:52 ; elapsed = 00:09:47 . Memory (MB): peak = 2783.793 ; gain = 0.434
xsim: Time (s): cpu = 00:01:54 ; elapsed = 00:09:50 . Memory (MB): peak = 2783.793 ; gain = 0.938
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_text_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:01:55 ; elapsed = 00:10:03 . Memory (MB): peak = 2783.793 ; gain = 0.938
close_sim
INFO: xsimkernel Simulation Memory Usage: 81368 KB (Peak: 81368 KB), Simulation CPU Usage: 294655 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 148 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:152]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 86 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:171]
WARNING: [VRFC 10-2938] 'vram_data' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:184]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'INDEX' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addra' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dina' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addrb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:321]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'doutb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:324]
WARNING: [VRFC 10-3823] variable 'vram_data' might have multiple concurrent drivers [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:307]
WARNING: [VRFC 10-3823] variable 'axi_rdata' might have multiple concurrent drivers [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:314]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI_de...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0(C_RED_WIDTH=4,C_GRE...
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.font_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.block_mem1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Error: AXI readback mismatch at address 00000000. Expected: 00000000. Actual:xxxxxxxx.
Time: 96360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Info: Read back of control register: 001f6000
Time: 192360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 290
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:03:51 ; elapsed = 00:08:28 . Memory (MB): peak = 2784.242 ; gain = 0.117
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:03:55 ; elapsed = 00:08:32 . Memory (MB): peak = 2784.242 ; gain = 0.449
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:03:56 ; elapsed = 00:08:53 . Memory (MB): peak = 2784.242 ; gain = 0.449
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 70284 KB (Peak: 70284 KB), Simulation CPU Usage: 182671 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 146 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:150]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:170]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 146 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:150]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:170]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'INDEX' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addra' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:310]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dina' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:312]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addrb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:320]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'doutb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:323]
WARNING: [VRFC 10-3823] variable 'axi_rdata' might have multiple concurrent drivers [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:313]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI_de...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0(C_RED_WIDTH=4,C_GRE...
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.font_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2784.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.block_mem1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Error: AXI readback mismatch at address 00000000. Expected: 00000000. Actual:xxxxxxxx.
Time: 96360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Info: Read back of control register: 001f6000
Time: 192360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 290
Saving bitmap 'lab7_1_sim.bmp'.
$finish called at time : 15648350 ns : File "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" Line 299
run: Time (s): cpu = 00:02:18 ; elapsed = 00:10:06 . Memory (MB): peak = 2787.629 ; gain = 0.000
xsim: Time (s): cpu = 00:02:22 ; elapsed = 00:10:09 . Memory (MB): peak = 2787.629 ; gain = 3.387
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_text_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:02:23 ; elapsed = 00:10:29 . Memory (MB): peak = 2787.629 ; gain = 3.387
close_sim
INFO: xsimkernel Simulation Memory Usage: 81388 KB (Peak: 81388 KB), Simulation CPU Usage: 309749 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 146 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:150]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:170]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
ERROR: [VRFC 10-4982] syntax error near 'b' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:238]
ERROR: [VRFC 10-4982] syntax error near 'b' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:239]
ERROR: [VRFC 10-4982] syntax error near ''1' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:240]
ERROR: [VRFC 10-4982] syntax error near 'b' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:247]
ERROR: [VRFC 10-4982] syntax error near 'b' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:248]
ERROR: [VRFC 10-4982] syntax error near ''0' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:249]
ERROR: [VRFC 10-4982] syntax error near 'b' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:260]
ERROR: [VRFC 10-4982] syntax error near 'b' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:261]
ERROR: [VRFC 10-4982] syntax error near ''0' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:262]
ERROR: [VRFC 10-4982] syntax error near 'b' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:270]
ERROR: [VRFC 10-4982] syntax error near 'b' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:271]
ERROR: [VRFC 10-4982] syntax error near ''1' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:272]
ERROR: [VRFC 10-8530] module 'hdmi_text_controller_v1_0' is ignored due to previous errors [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/Lab7.2/Lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_p' is already implicitly declared on line 146 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:150]
WARNING: [VRFC 10-2938] 'hdmi_tmds_data_n' is already implicitly declared on line 147 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:151]
WARNING: [VRFC 10-2938] 'rgb_reg' is already implicitly declared on line 85 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:170]
WARNING: [VRFC 10-2938] 'index' is already implicitly declared on line 84 [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:183]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'INDEX' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addra' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:325]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'addrb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'doutb' [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:338]
WARNING: [VRFC 10-3823] variable 'axi_rdata' might have multiple concurrent drivers [c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:328]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI_de...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0(C_RED_WIDTH=4,C_GRE...
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.font_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2787.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/timhs/onedrive/documents/vivado/lab_7.2/lab7.2/lab7.2.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.block_mem1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Error: AXI readback mismatch at address 00000000. Expected: 00000000. Actual:xxxxxxxx.
Time: 96360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000001. Expected: 00000001. Actual:xxxxxxxx.
Time: 96520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000002. Expected: 00000002. Actual:xxxxxxxx.
Time: 96680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000003. Expected: 00000003. Actual:xxxxxxxx.
Time: 96840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000004. Expected: 00000004. Actual:xxxxxxxx.
Time: 97 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000005. Expected: 00000005. Actual:xxxxxxxx.
Time: 97160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000006. Expected: 00000006. Actual:xxxxxxxx.
Time: 97320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000007. Expected: 00000007. Actual:xxxxxxxx.
Time: 97480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000008. Expected: 00000008. Actual:xxxxxxxx.
Time: 97640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000009. Expected: 00000009. Actual:xxxxxxxx.
Time: 97800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000000a. Expected: 0000000a. Actual:xxxxxxxx.
Time: 97960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000000b. Expected: 0000000b. Actual:xxxxxxxx.
Time: 98120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000000c. Expected: 0000000c. Actual:xxxxxxxx.
Time: 98280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000000d. Expected: 0000000d. Actual:xxxxxxxx.
Time: 98440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000000e. Expected: 0000000e. Actual:xxxxxxxx.
Time: 98600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000000f. Expected: 0000000f. Actual:xxxxxxxx.
Time: 98760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000010. Expected: 00000010. Actual:xxxxxxxx.
Time: 98920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000011. Expected: 00000011. Actual:xxxxxxxx.
Time: 99080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000012. Expected: 00000012. Actual:xxxxxxxx.
Time: 99240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000013. Expected: 00000013. Actual:xxxxxxxx.
Time: 99400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000014. Expected: 00000014. Actual:xxxxxxxx.
Time: 99560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000015. Expected: 00000015. Actual:xxxxxxxx.
Time: 99720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000016. Expected: 00000016. Actual:xxxxxxxx.
Time: 99880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000017. Expected: 00000017. Actual:xxxxxxxx.
Time: 100040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000018. Expected: 00000018. Actual:xxxxxxxx.
Time: 100200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000019. Expected: 00000019. Actual:xxxxxxxx.
Time: 100360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000001a. Expected: 0000001a. Actual:xxxxxxxx.
Time: 100520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000001b. Expected: 0000001b. Actual:xxxxxxxx.
Time: 100680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000001c. Expected: 0000001c. Actual:xxxxxxxx.
Time: 100840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000001d. Expected: 0000001d. Actual:xxxxxxxx.
Time: 101 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000001e. Expected: 0000001e. Actual:xxxxxxxx.
Time: 101160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000001f. Expected: 0000001f. Actual:xxxxxxxx.
Time: 101320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000020. Expected: 00000020. Actual:xxxxxxxx.
Time: 101480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000021. Expected: 00000021. Actual:xxxxxxxx.
Time: 101640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000022. Expected: 00000022. Actual:xxxxxxxx.
Time: 101800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000023. Expected: 00000023. Actual:xxxxxxxx.
Time: 101960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000024. Expected: 00000024. Actual:xxxxxxxx.
Time: 102120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000025. Expected: 00000025. Actual:xxxxxxxx.
Time: 102280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000026. Expected: 00000026. Actual:xxxxxxxx.
Time: 102440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000027. Expected: 00000027. Actual:xxxxxxxx.
Time: 102600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000028. Expected: 00000028. Actual:xxxxxxxx.
Time: 102760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000029. Expected: 00000029. Actual:xxxxxxxx.
Time: 102920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000002a. Expected: 0000002a. Actual:xxxxxxxx.
Time: 103080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000002b. Expected: 0000002b. Actual:xxxxxxxx.
Time: 103240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000002c. Expected: 0000002c. Actual:xxxxxxxx.
Time: 103400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000002d. Expected: 0000002d. Actual:xxxxxxxx.
Time: 103560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000002e. Expected: 0000002e. Actual:xxxxxxxx.
Time: 103720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000002f. Expected: 0000002f. Actual:xxxxxxxx.
Time: 103880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000030. Expected: 00000030. Actual:xxxxxxxx.
Time: 104040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000031. Expected: 00000031. Actual:xxxxxxxx.
Time: 104200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000032. Expected: 00000032. Actual:xxxxxxxx.
Time: 104360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000033. Expected: 00000033. Actual:xxxxxxxx.
Time: 104520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000034. Expected: 00000034. Actual:xxxxxxxx.
Time: 104680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000035. Expected: 00000035. Actual:xxxxxxxx.
Time: 104840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000036. Expected: 00000036. Actual:xxxxxxxx.
Time: 105 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000037. Expected: 00000037. Actual:xxxxxxxx.
Time: 105160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000038. Expected: 00000038. Actual:xxxxxxxx.
Time: 105320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000039. Expected: 00000039. Actual:xxxxxxxx.
Time: 105480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000003a. Expected: 0000003a. Actual:xxxxxxxx.
Time: 105640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000003b. Expected: 0000003b. Actual:xxxxxxxx.
Time: 105800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000003c. Expected: 0000003c. Actual:xxxxxxxx.
Time: 105960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000003d. Expected: 0000003d. Actual:xxxxxxxx.
Time: 106120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000003e. Expected: 0000003e. Actual:xxxxxxxx.
Time: 106280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000003f. Expected: 0000003f. Actual:xxxxxxxx.
Time: 106440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000040. Expected: 00000040. Actual:xxxxxxxx.
Time: 106600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000041. Expected: 00000041. Actual:xxxxxxxx.
Time: 106760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000042. Expected: 00000042. Actual:xxxxxxxx.
Time: 106920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000043. Expected: 00000043. Actual:xxxxxxxx.
Time: 107080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000044. Expected: 00000044. Actual:xxxxxxxx.
Time: 107240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000045. Expected: 00000045. Actual:xxxxxxxx.
Time: 107400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000046. Expected: 00000046. Actual:xxxxxxxx.
Time: 107560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000047. Expected: 00000047. Actual:xxxxxxxx.
Time: 107720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000048. Expected: 00000048. Actual:xxxxxxxx.
Time: 107880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000049. Expected: 00000049. Actual:xxxxxxxx.
Time: 108040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000004a. Expected: 0000004a. Actual:xxxxxxxx.
Time: 108200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000004b. Expected: 0000004b. Actual:xxxxxxxx.
Time: 108360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000004c. Expected: 0000004c. Actual:xxxxxxxx.
Time: 108520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000004d. Expected: 0000004d. Actual:xxxxxxxx.
Time: 108680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000004e. Expected: 0000004e. Actual:xxxxxxxx.
Time: 108840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000004f. Expected: 0000004f. Actual:xxxxxxxx.
Time: 109 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000050. Expected: 00000050. Actual:xxxxxxxx.
Time: 109160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000051. Expected: 00000051. Actual:xxxxxxxx.
Time: 109320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000052. Expected: 00000052. Actual:xxxxxxxx.
Time: 109480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000053. Expected: 00000053. Actual:xxxxxxxx.
Time: 109640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000054. Expected: 00000054. Actual:xxxxxxxx.
Time: 109800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000055. Expected: 00000055. Actual:xxxxxxxx.
Time: 109960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000056. Expected: 00000056. Actual:xxxxxxxx.
Time: 110120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000057. Expected: 00000057. Actual:xxxxxxxx.
Time: 110280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000058. Expected: 00000058. Actual:xxxxxxxx.
Time: 110440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000059. Expected: 00000059. Actual:xxxxxxxx.
Time: 110600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000005a. Expected: 0000005a. Actual:xxxxxxxx.
Time: 110760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000005b. Expected: 0000005b. Actual:xxxxxxxx.
Time: 110920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000005c. Expected: 0000005c. Actual:xxxxxxxx.
Time: 111080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000005d. Expected: 0000005d. Actual:xxxxxxxx.
Time: 111240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000005e. Expected: 0000005e. Actual:xxxxxxxx.
Time: 111400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000005f. Expected: 0000005f. Actual:xxxxxxxx.
Time: 111560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000060. Expected: 00000060. Actual:xxxxxxxx.
Time: 111720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000061. Expected: 00000061. Actual:xxxxxxxx.
Time: 111880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000062. Expected: 00000062. Actual:xxxxxxxx.
Time: 112040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000063. Expected: 00000063. Actual:xxxxxxxx.
Time: 112200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000064. Expected: 00000064. Actual:xxxxxxxx.
Time: 112360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000065. Expected: 00000065. Actual:xxxxxxxx.
Time: 112520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000066. Expected: 00000066. Actual:xxxxxxxx.
Time: 112680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000067. Expected: 00000067. Actual:xxxxxxxx.
Time: 112840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000068. Expected: 00000068. Actual:xxxxxxxx.
Time: 113 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000069. Expected: 00000069. Actual:xxxxxxxx.
Time: 113160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000006a. Expected: 0000006a. Actual:xxxxxxxx.
Time: 113320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000006b. Expected: 0000006b. Actual:xxxxxxxx.
Time: 113480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000006c. Expected: 0000006c. Actual:xxxxxxxx.
Time: 113640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000006d. Expected: 0000006d. Actual:xxxxxxxx.
Time: 113800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000006e. Expected: 0000006e. Actual:xxxxxxxx.
Time: 113960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000006f. Expected: 0000006f. Actual:xxxxxxxx.
Time: 114120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000070. Expected: 00000070. Actual:xxxxxxxx.
Time: 114280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000071. Expected: 00000071. Actual:xxxxxxxx.
Time: 114440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000072. Expected: 00000072. Actual:xxxxxxxx.
Time: 114600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000073. Expected: 00000073. Actual:xxxxxxxx.
Time: 114760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000074. Expected: 00000074. Actual:xxxxxxxx.
Time: 114920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000075. Expected: 00000075. Actual:xxxxxxxx.
Time: 115080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000076. Expected: 00000076. Actual:xxxxxxxx.
Time: 115240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000077. Expected: 00000077. Actual:xxxxxxxx.
Time: 115400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000078. Expected: 00000078. Actual:xxxxxxxx.
Time: 115560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000079. Expected: 00000079. Actual:xxxxxxxx.
Time: 115720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000007a. Expected: 0000007a. Actual:xxxxxxxx.
Time: 115880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000007b. Expected: 0000007b. Actual:xxxxxxxx.
Time: 116040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000007c. Expected: 0000007c. Actual:xxxxxxxx.
Time: 116200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000007d. Expected: 0000007d. Actual:xxxxxxxx.
Time: 116360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000007e. Expected: 0000007e. Actual:xxxxxxxx.
Time: 116520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000007f. Expected: 0000007f. Actual:xxxxxxxx.
Time: 116680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000080. Expected: 00000080. Actual:xxxxxxxx.
Time: 116840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000081. Expected: 00000081. Actual:xxxxxxxx.
Time: 117 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000082. Expected: 00000082. Actual:xxxxxxxx.
Time: 117160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000083. Expected: 00000083. Actual:xxxxxxxx.
Time: 117320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000084. Expected: 00000084. Actual:xxxxxxxx.
Time: 117480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000085. Expected: 00000085. Actual:xxxxxxxx.
Time: 117640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000086. Expected: 00000086. Actual:xxxxxxxx.
Time: 117800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000087. Expected: 00000087. Actual:xxxxxxxx.
Time: 117960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000088. Expected: 00000088. Actual:xxxxxxxx.
Time: 118120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000089. Expected: 00000089. Actual:xxxxxxxx.
Time: 118280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000008a. Expected: 0000008a. Actual:xxxxxxxx.
Time: 118440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000008b. Expected: 0000008b. Actual:xxxxxxxx.
Time: 118600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000008c. Expected: 0000008c. Actual:xxxxxxxx.
Time: 118760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000008d. Expected: 0000008d. Actual:xxxxxxxx.
Time: 118920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000008e. Expected: 0000008e. Actual:xxxxxxxx.
Time: 119080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000008f. Expected: 0000008f. Actual:xxxxxxxx.
Time: 119240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000090. Expected: 00000090. Actual:xxxxxxxx.
Time: 119400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000091. Expected: 00000091. Actual:xxxxxxxx.
Time: 119560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000092. Expected: 00000092. Actual:xxxxxxxx.
Time: 119720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000093. Expected: 00000093. Actual:xxxxxxxx.
Time: 119880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000094. Expected: 00000094. Actual:xxxxxxxx.
Time: 120040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000095. Expected: 00000095. Actual:xxxxxxxx.
Time: 120200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000096. Expected: 00000096. Actual:xxxxxxxx.
Time: 120360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000097. Expected: 00000097. Actual:xxxxxxxx.
Time: 120520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000098. Expected: 00000098. Actual:xxxxxxxx.
Time: 120680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000099. Expected: 00000099. Actual:xxxxxxxx.
Time: 120840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000009a. Expected: 0000009a. Actual:xxxxxxxx.
Time: 121 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000009b. Expected: 0000009b. Actual:xxxxxxxx.
Time: 121160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000009c. Expected: 0000009c. Actual:xxxxxxxx.
Time: 121320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000009d. Expected: 0000009d. Actual:xxxxxxxx.
Time: 121480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000009e. Expected: 0000009e. Actual:xxxxxxxx.
Time: 121640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000009f. Expected: 0000009f. Actual:xxxxxxxx.
Time: 121800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a0. Expected: 000000a0. Actual:xxxxxxxx.
Time: 121960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a1. Expected: 000000a1. Actual:xxxxxxxx.
Time: 122120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a2. Expected: 000000a2. Actual:xxxxxxxx.
Time: 122280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a3. Expected: 000000a3. Actual:xxxxxxxx.
Time: 122440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a4. Expected: 000000a4. Actual:xxxxxxxx.
Time: 122600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a5. Expected: 000000a5. Actual:xxxxxxxx.
Time: 122760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a6. Expected: 000000a6. Actual:xxxxxxxx.
Time: 122920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a7. Expected: 000000a7. Actual:xxxxxxxx.
Time: 123080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a8. Expected: 000000a8. Actual:xxxxxxxx.
Time: 123240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000a9. Expected: 000000a9. Actual:xxxxxxxx.
Time: 123400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000aa. Expected: 000000aa. Actual:xxxxxxxx.
Time: 123560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ab. Expected: 000000ab. Actual:xxxxxxxx.
Time: 123720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ac. Expected: 000000ac. Actual:xxxxxxxx.
Time: 123880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ad. Expected: 000000ad. Actual:xxxxxxxx.
Time: 124040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ae. Expected: 000000ae. Actual:xxxxxxxx.
Time: 124200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000af. Expected: 000000af. Actual:xxxxxxxx.
Time: 124360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b0. Expected: 000000b0. Actual:xxxxxxxx.
Time: 124520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b1. Expected: 000000b1. Actual:xxxxxxxx.
Time: 124680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b2. Expected: 000000b2. Actual:xxxxxxxx.
Time: 124840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b3. Expected: 000000b3. Actual:xxxxxxxx.
Time: 125 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b4. Expected: 000000b4. Actual:xxxxxxxx.
Time: 125160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b5. Expected: 000000b5. Actual:xxxxxxxx.
Time: 125320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b6. Expected: 000000b6. Actual:xxxxxxxx.
Time: 125480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b7. Expected: 000000b7. Actual:xxxxxxxx.
Time: 125640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b8. Expected: 000000b8. Actual:xxxxxxxx.
Time: 125800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000b9. Expected: 000000b9. Actual:xxxxxxxx.
Time: 125960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ba. Expected: 000000ba. Actual:xxxxxxxx.
Time: 126120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000bb. Expected: 000000bb. Actual:xxxxxxxx.
Time: 126280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000bc. Expected: 000000bc. Actual:xxxxxxxx.
Time: 126440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000bd. Expected: 000000bd. Actual:xxxxxxxx.
Time: 126600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000be. Expected: 000000be. Actual:xxxxxxxx.
Time: 126760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000bf. Expected: 000000bf. Actual:xxxxxxxx.
Time: 126920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c0. Expected: 000000c0. Actual:xxxxxxxx.
Time: 127080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c1. Expected: 000000c1. Actual:xxxxxxxx.
Time: 127240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c2. Expected: 000000c2. Actual:xxxxxxxx.
Time: 127400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c3. Expected: 000000c3. Actual:xxxxxxxx.
Time: 127560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c4. Expected: 000000c4. Actual:xxxxxxxx.
Time: 127720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c5. Expected: 000000c5. Actual:xxxxxxxx.
Time: 127880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c6. Expected: 000000c6. Actual:xxxxxxxx.
Time: 128040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c7. Expected: 000000c7. Actual:xxxxxxxx.
Time: 128200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c8. Expected: 000000c8. Actual:xxxxxxxx.
Time: 128360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000c9. Expected: 000000c9. Actual:xxxxxxxx.
Time: 128520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ca. Expected: 000000ca. Actual:xxxxxxxx.
Time: 128680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000cb. Expected: 000000cb. Actual:xxxxxxxx.
Time: 128840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000cc. Expected: 000000cc. Actual:xxxxxxxx.
Time: 129 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000cd. Expected: 000000cd. Actual:xxxxxxxx.
Time: 129160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ce. Expected: 000000ce. Actual:xxxxxxxx.
Time: 129320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000cf. Expected: 000000cf. Actual:xxxxxxxx.
Time: 129480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d0. Expected: 000000d0. Actual:xxxxxxxx.
Time: 129640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d1. Expected: 000000d1. Actual:xxxxxxxx.
Time: 129800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d2. Expected: 000000d2. Actual:xxxxxxxx.
Time: 129960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d3. Expected: 000000d3. Actual:xxxxxxxx.
Time: 130120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d4. Expected: 000000d4. Actual:xxxxxxxx.
Time: 130280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d5. Expected: 000000d5. Actual:xxxxxxxx.
Time: 130440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d6. Expected: 000000d6. Actual:xxxxxxxx.
Time: 130600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d7. Expected: 000000d7. Actual:xxxxxxxx.
Time: 130760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d8. Expected: 000000d8. Actual:xxxxxxxx.
Time: 130920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000d9. Expected: 000000d9. Actual:xxxxxxxx.
Time: 131080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000da. Expected: 000000da. Actual:xxxxxxxx.
Time: 131240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000db. Expected: 000000db. Actual:xxxxxxxx.
Time: 131400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000dc. Expected: 000000dc. Actual:xxxxxxxx.
Time: 131560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000dd. Expected: 000000dd. Actual:xxxxxxxx.
Time: 131720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000de. Expected: 000000de. Actual:xxxxxxxx.
Time: 131880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000df. Expected: 000000df. Actual:xxxxxxxx.
Time: 132040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e0. Expected: 000000e0. Actual:xxxxxxxx.
Time: 132200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e1. Expected: 000000e1. Actual:xxxxxxxx.
Time: 132360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e2. Expected: 000000e2. Actual:xxxxxxxx.
Time: 132520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e3. Expected: 000000e3. Actual:xxxxxxxx.
Time: 132680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e4. Expected: 000000e4. Actual:xxxxxxxx.
Time: 132840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e5. Expected: 000000e5. Actual:xxxxxxxx.
Time: 133 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e6. Expected: 000000e6. Actual:xxxxxxxx.
Time: 133160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e7. Expected: 000000e7. Actual:xxxxxxxx.
Time: 133320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e8. Expected: 000000e8. Actual:xxxxxxxx.
Time: 133480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000e9. Expected: 000000e9. Actual:xxxxxxxx.
Time: 133640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ea. Expected: 000000ea. Actual:xxxxxxxx.
Time: 133800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000eb. Expected: 000000eb. Actual:xxxxxxxx.
Time: 133960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ec. Expected: 000000ec. Actual:xxxxxxxx.
Time: 134120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ed. Expected: 000000ed. Actual:xxxxxxxx.
Time: 134280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ee. Expected: 000000ee. Actual:xxxxxxxx.
Time: 134440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ef. Expected: 000000ef. Actual:xxxxxxxx.
Time: 134600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f0. Expected: 000000f0. Actual:xxxxxxxx.
Time: 134760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f1. Expected: 000000f1. Actual:xxxxxxxx.
Time: 134920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f2. Expected: 000000f2. Actual:xxxxxxxx.
Time: 135080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f3. Expected: 000000f3. Actual:xxxxxxxx.
Time: 135240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f4. Expected: 000000f4. Actual:xxxxxxxx.
Time: 135400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f5. Expected: 000000f5. Actual:xxxxxxxx.
Time: 135560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f6. Expected: 000000f6. Actual:xxxxxxxx.
Time: 135720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f7. Expected: 000000f7. Actual:xxxxxxxx.
Time: 135880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f8. Expected: 000000f8. Actual:xxxxxxxx.
Time: 136040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000f9. Expected: 000000f9. Actual:xxxxxxxx.
Time: 136200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000fa. Expected: 000000fa. Actual:xxxxxxxx.
Time: 136360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000fb. Expected: 000000fb. Actual:xxxxxxxx.
Time: 136520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000fc. Expected: 000000fc. Actual:xxxxxxxx.
Time: 136680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000fd. Expected: 000000fd. Actual:xxxxxxxx.
Time: 136840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000fe. Expected: 000000fe. Actual:xxxxxxxx.
Time: 137 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000000ff. Expected: 000000ff. Actual:xxxxxxxx.
Time: 137160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000100. Expected: 00000100. Actual:xxxxxxxx.
Time: 137320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000101. Expected: 00000101. Actual:xxxxxxxx.
Time: 137480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000102. Expected: 00000102. Actual:xxxxxxxx.
Time: 137640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000103. Expected: 00000103. Actual:xxxxxxxx.
Time: 137800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000104. Expected: 00000104. Actual:xxxxxxxx.
Time: 137960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000105. Expected: 00000105. Actual:xxxxxxxx.
Time: 138120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000106. Expected: 00000106. Actual:xxxxxxxx.
Time: 138280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000107. Expected: 00000107. Actual:xxxxxxxx.
Time: 138440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000108. Expected: 00000108. Actual:xxxxxxxx.
Time: 138600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000109. Expected: 00000109. Actual:xxxxxxxx.
Time: 138760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000010a. Expected: 0000010a. Actual:xxxxxxxx.
Time: 138920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000010b. Expected: 0000010b. Actual:xxxxxxxx.
Time: 139080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000010c. Expected: 0000010c. Actual:xxxxxxxx.
Time: 139240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000010d. Expected: 0000010d. Actual:xxxxxxxx.
Time: 139400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000010e. Expected: 0000010e. Actual:xxxxxxxx.
Time: 139560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000010f. Expected: 0000010f. Actual:xxxxxxxx.
Time: 139720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000110. Expected: 00000110. Actual:xxxxxxxx.
Time: 139880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000111. Expected: 00000111. Actual:xxxxxxxx.
Time: 140040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000112. Expected: 00000112. Actual:xxxxxxxx.
Time: 140200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000113. Expected: 00000113. Actual:xxxxxxxx.
Time: 140360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000114. Expected: 00000114. Actual:xxxxxxxx.
Time: 140520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000115. Expected: 00000115. Actual:xxxxxxxx.
Time: 140680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000116. Expected: 00000116. Actual:xxxxxxxx.
Time: 140840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000117. Expected: 00000117. Actual:xxxxxxxx.
Time: 141 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000118. Expected: 00000118. Actual:xxxxxxxx.
Time: 141160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000119. Expected: 00000119. Actual:xxxxxxxx.
Time: 141320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000011a. Expected: 0000011a. Actual:xxxxxxxx.
Time: 141480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000011b. Expected: 0000011b. Actual:xxxxxxxx.
Time: 141640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000011c. Expected: 0000011c. Actual:xxxxxxxx.
Time: 141800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000011d. Expected: 0000011d. Actual:xxxxxxxx.
Time: 141960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000011e. Expected: 0000011e. Actual:xxxxxxxx.
Time: 142120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000011f. Expected: 0000011f. Actual:xxxxxxxx.
Time: 142280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000120. Expected: 00000120. Actual:xxxxxxxx.
Time: 142440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000121. Expected: 00000121. Actual:xxxxxxxx.
Time: 142600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000122. Expected: 00000122. Actual:xxxxxxxx.
Time: 142760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000123. Expected: 00000123. Actual:xxxxxxxx.
Time: 142920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000124. Expected: 00000124. Actual:xxxxxxxx.
Time: 143080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000125. Expected: 00000125. Actual:xxxxxxxx.
Time: 143240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000126. Expected: 00000126. Actual:xxxxxxxx.
Time: 143400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000127. Expected: 00000127. Actual:xxxxxxxx.
Time: 143560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000128. Expected: 00000128. Actual:xxxxxxxx.
Time: 143720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000129. Expected: 00000129. Actual:xxxxxxxx.
Time: 143880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000012a. Expected: 0000012a. Actual:xxxxxxxx.
Time: 144040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000012b. Expected: 0000012b. Actual:xxxxxxxx.
Time: 144200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000012c. Expected: 0000012c. Actual:xxxxxxxx.
Time: 144360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000012d. Expected: 0000012d. Actual:xxxxxxxx.
Time: 144520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000012e. Expected: 0000012e. Actual:xxxxxxxx.
Time: 144680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000012f. Expected: 0000012f. Actual:xxxxxxxx.
Time: 144840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000130. Expected: 00000130. Actual:xxxxxxxx.
Time: 145 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000131. Expected: 00000131. Actual:xxxxxxxx.
Time: 145160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000132. Expected: 00000132. Actual:xxxxxxxx.
Time: 145320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000133. Expected: 00000133. Actual:xxxxxxxx.
Time: 145480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000134. Expected: 00000134. Actual:xxxxxxxx.
Time: 145640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000135. Expected: 00000135. Actual:xxxxxxxx.
Time: 145800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000136. Expected: 00000136. Actual:xxxxxxxx.
Time: 145960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000137. Expected: 00000137. Actual:xxxxxxxx.
Time: 146120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000138. Expected: 00000138. Actual:xxxxxxxx.
Time: 146280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000139. Expected: 00000139. Actual:xxxxxxxx.
Time: 146440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000013a. Expected: 0000013a. Actual:xxxxxxxx.
Time: 146600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000013b. Expected: 0000013b. Actual:xxxxxxxx.
Time: 146760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000013c. Expected: 0000013c. Actual:xxxxxxxx.
Time: 146920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000013d. Expected: 0000013d. Actual:xxxxxxxx.
Time: 147080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000013e. Expected: 0000013e. Actual:xxxxxxxx.
Time: 147240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000013f. Expected: 0000013f. Actual:xxxxxxxx.
Time: 147400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000140. Expected: 00000140. Actual:xxxxxxxx.
Time: 147560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000141. Expected: 00000141. Actual:xxxxxxxx.
Time: 147720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000142. Expected: 00000142. Actual:xxxxxxxx.
Time: 147880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000143. Expected: 00000143. Actual:xxxxxxxx.
Time: 148040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000144. Expected: 00000144. Actual:xxxxxxxx.
Time: 148200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000145. Expected: 00000145. Actual:xxxxxxxx.
Time: 148360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000146. Expected: 00000146. Actual:xxxxxxxx.
Time: 148520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000147. Expected: 00000147. Actual:xxxxxxxx.
Time: 148680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000148. Expected: 00000148. Actual:xxxxxxxx.
Time: 148840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000149. Expected: 00000149. Actual:xxxxxxxx.
Time: 149 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000014a. Expected: 0000014a. Actual:xxxxxxxx.
Time: 149160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000014b. Expected: 0000014b. Actual:xxxxxxxx.
Time: 149320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000014c. Expected: 0000014c. Actual:xxxxxxxx.
Time: 149480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000014d. Expected: 0000014d. Actual:xxxxxxxx.
Time: 149640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000014e. Expected: 0000014e. Actual:xxxxxxxx.
Time: 149800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000014f. Expected: 0000014f. Actual:xxxxxxxx.
Time: 149960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000150. Expected: 00000150. Actual:xxxxxxxx.
Time: 150120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000151. Expected: 00000151. Actual:xxxxxxxx.
Time: 150280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000152. Expected: 00000152. Actual:xxxxxxxx.
Time: 150440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000153. Expected: 00000153. Actual:xxxxxxxx.
Time: 150600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000154. Expected: 00000154. Actual:xxxxxxxx.
Time: 150760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000155. Expected: 00000155. Actual:xxxxxxxx.
Time: 150920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000156. Expected: 00000156. Actual:xxxxxxxx.
Time: 151080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000157. Expected: 00000157. Actual:xxxxxxxx.
Time: 151240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000158. Expected: 00000158. Actual:xxxxxxxx.
Time: 151400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000159. Expected: 00000159. Actual:xxxxxxxx.
Time: 151560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000015a. Expected: 0000015a. Actual:xxxxxxxx.
Time: 151720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000015b. Expected: 0000015b. Actual:xxxxxxxx.
Time: 151880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000015c. Expected: 0000015c. Actual:xxxxxxxx.
Time: 152040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000015d. Expected: 0000015d. Actual:xxxxxxxx.
Time: 152200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000015e. Expected: 0000015e. Actual:xxxxxxxx.
Time: 152360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000015f. Expected: 0000015f. Actual:xxxxxxxx.
Time: 152520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000160. Expected: 00000160. Actual:xxxxxxxx.
Time: 152680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000161. Expected: 00000161. Actual:xxxxxxxx.
Time: 152840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000162. Expected: 00000162. Actual:xxxxxxxx.
Time: 153 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000163. Expected: 00000163. Actual:xxxxxxxx.
Time: 153160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000164. Expected: 00000164. Actual:xxxxxxxx.
Time: 153320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000165. Expected: 00000165. Actual:xxxxxxxx.
Time: 153480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000166. Expected: 00000166. Actual:xxxxxxxx.
Time: 153640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000167. Expected: 00000167. Actual:xxxxxxxx.
Time: 153800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000168. Expected: 00000168. Actual:xxxxxxxx.
Time: 153960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000169. Expected: 00000169. Actual:xxxxxxxx.
Time: 154120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000016a. Expected: 0000016a. Actual:xxxxxxxx.
Time: 154280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000016b. Expected: 0000016b. Actual:xxxxxxxx.
Time: 154440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000016c. Expected: 0000016c. Actual:xxxxxxxx.
Time: 154600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000016d. Expected: 0000016d. Actual:xxxxxxxx.
Time: 154760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000016e. Expected: 0000016e. Actual:xxxxxxxx.
Time: 154920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000016f. Expected: 0000016f. Actual:xxxxxxxx.
Time: 155080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000170. Expected: 00000170. Actual:xxxxxxxx.
Time: 155240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000171. Expected: 00000171. Actual:xxxxxxxx.
Time: 155400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000172. Expected: 00000172. Actual:xxxxxxxx.
Time: 155560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000173. Expected: 00000173. Actual:xxxxxxxx.
Time: 155720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000174. Expected: 00000174. Actual:xxxxxxxx.
Time: 155880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000175. Expected: 00000175. Actual:xxxxxxxx.
Time: 156040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000176. Expected: 00000176. Actual:xxxxxxxx.
Time: 156200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000177. Expected: 00000177. Actual:xxxxxxxx.
Time: 156360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000178. Expected: 00000178. Actual:xxxxxxxx.
Time: 156520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000179. Expected: 00000179. Actual:xxxxxxxx.
Time: 156680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000017a. Expected: 0000017a. Actual:xxxxxxxx.
Time: 156840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000017b. Expected: 0000017b. Actual:xxxxxxxx.
Time: 157 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000017c. Expected: 0000017c. Actual:xxxxxxxx.
Time: 157160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000017d. Expected: 0000017d. Actual:xxxxxxxx.
Time: 157320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000017e. Expected: 0000017e. Actual:xxxxxxxx.
Time: 157480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000017f. Expected: 0000017f. Actual:xxxxxxxx.
Time: 157640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000180. Expected: 00000180. Actual:xxxxxxxx.
Time: 157800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000181. Expected: 00000181. Actual:xxxxxxxx.
Time: 157960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000182. Expected: 00000182. Actual:xxxxxxxx.
Time: 158120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000183. Expected: 00000183. Actual:xxxxxxxx.
Time: 158280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000184. Expected: 00000184. Actual:xxxxxxxx.
Time: 158440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000185. Expected: 00000185. Actual:xxxxxxxx.
Time: 158600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000186. Expected: 00000186. Actual:xxxxxxxx.
Time: 158760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000187. Expected: 00000187. Actual:xxxxxxxx.
Time: 158920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000188. Expected: 00000188. Actual:xxxxxxxx.
Time: 159080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000189. Expected: 00000189. Actual:xxxxxxxx.
Time: 159240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000018a. Expected: 0000018a. Actual:xxxxxxxx.
Time: 159400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000018b. Expected: 0000018b. Actual:xxxxxxxx.
Time: 159560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000018c. Expected: 0000018c. Actual:xxxxxxxx.
Time: 159720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000018d. Expected: 0000018d. Actual:xxxxxxxx.
Time: 159880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000018e. Expected: 0000018e. Actual:xxxxxxxx.
Time: 160040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000018f. Expected: 0000018f. Actual:xxxxxxxx.
Time: 160200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000190. Expected: 00000190. Actual:xxxxxxxx.
Time: 160360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000191. Expected: 00000191. Actual:xxxxxxxx.
Time: 160520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000192. Expected: 00000192. Actual:xxxxxxxx.
Time: 160680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000193. Expected: 00000193. Actual:xxxxxxxx.
Time: 160840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000194. Expected: 00000194. Actual:xxxxxxxx.
Time: 161 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000195. Expected: 00000195. Actual:xxxxxxxx.
Time: 161160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000196. Expected: 00000196. Actual:xxxxxxxx.
Time: 161320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000197. Expected: 00000197. Actual:xxxxxxxx.
Time: 161480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000198. Expected: 00000198. Actual:xxxxxxxx.
Time: 161640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000199. Expected: 00000199. Actual:xxxxxxxx.
Time: 161800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000019a. Expected: 0000019a. Actual:xxxxxxxx.
Time: 161960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000019b. Expected: 0000019b. Actual:xxxxxxxx.
Time: 162120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000019c. Expected: 0000019c. Actual:xxxxxxxx.
Time: 162280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000019d. Expected: 0000019d. Actual:xxxxxxxx.
Time: 162440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000019e. Expected: 0000019e. Actual:xxxxxxxx.
Time: 162600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000019f. Expected: 0000019f. Actual:xxxxxxxx.
Time: 162760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a0. Expected: 000001a0. Actual:xxxxxxxx.
Time: 162920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a1. Expected: 000001a1. Actual:xxxxxxxx.
Time: 163080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a2. Expected: 000001a2. Actual:xxxxxxxx.
Time: 163240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a3. Expected: 000001a3. Actual:xxxxxxxx.
Time: 163400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a4. Expected: 000001a4. Actual:xxxxxxxx.
Time: 163560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a5. Expected: 000001a5. Actual:xxxxxxxx.
Time: 163720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a6. Expected: 000001a6. Actual:xxxxxxxx.
Time: 163880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a7. Expected: 000001a7. Actual:xxxxxxxx.
Time: 164040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a8. Expected: 000001a8. Actual:xxxxxxxx.
Time: 164200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001a9. Expected: 000001a9. Actual:xxxxxxxx.
Time: 164360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001aa. Expected: 000001aa. Actual:xxxxxxxx.
Time: 164520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ab. Expected: 000001ab. Actual:xxxxxxxx.
Time: 164680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ac. Expected: 000001ac. Actual:xxxxxxxx.
Time: 164840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ad. Expected: 000001ad. Actual:xxxxxxxx.
Time: 165 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ae. Expected: 000001ae. Actual:xxxxxxxx.
Time: 165160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001af. Expected: 000001af. Actual:xxxxxxxx.
Time: 165320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b0. Expected: 000001b0. Actual:xxxxxxxx.
Time: 165480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b1. Expected: 000001b1. Actual:xxxxxxxx.
Time: 165640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b2. Expected: 000001b2. Actual:xxxxxxxx.
Time: 165800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b3. Expected: 000001b3. Actual:xxxxxxxx.
Time: 165960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b4. Expected: 000001b4. Actual:xxxxxxxx.
Time: 166120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b5. Expected: 000001b5. Actual:xxxxxxxx.
Time: 166280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b6. Expected: 000001b6. Actual:xxxxxxxx.
Time: 166440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b7. Expected: 000001b7. Actual:xxxxxxxx.
Time: 166600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b8. Expected: 000001b8. Actual:xxxxxxxx.
Time: 166760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001b9. Expected: 000001b9. Actual:xxxxxxxx.
Time: 166920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ba. Expected: 000001ba. Actual:xxxxxxxx.
Time: 167080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001bb. Expected: 000001bb. Actual:xxxxxxxx.
Time: 167240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001bc. Expected: 000001bc. Actual:xxxxxxxx.
Time: 167400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001bd. Expected: 000001bd. Actual:xxxxxxxx.
Time: 167560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001be. Expected: 000001be. Actual:xxxxxxxx.
Time: 167720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001bf. Expected: 000001bf. Actual:xxxxxxxx.
Time: 167880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c0. Expected: 000001c0. Actual:xxxxxxxx.
Time: 168040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c1. Expected: 000001c1. Actual:xxxxxxxx.
Time: 168200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c2. Expected: 000001c2. Actual:xxxxxxxx.
Time: 168360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c3. Expected: 000001c3. Actual:xxxxxxxx.
Time: 168520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c4. Expected: 000001c4. Actual:xxxxxxxx.
Time: 168680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c5. Expected: 000001c5. Actual:xxxxxxxx.
Time: 168840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c6. Expected: 000001c6. Actual:xxxxxxxx.
Time: 169 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c7. Expected: 000001c7. Actual:xxxxxxxx.
Time: 169160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c8. Expected: 000001c8. Actual:xxxxxxxx.
Time: 169320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001c9. Expected: 000001c9. Actual:xxxxxxxx.
Time: 169480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ca. Expected: 000001ca. Actual:xxxxxxxx.
Time: 169640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001cb. Expected: 000001cb. Actual:xxxxxxxx.
Time: 169800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001cc. Expected: 000001cc. Actual:xxxxxxxx.
Time: 169960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001cd. Expected: 000001cd. Actual:xxxxxxxx.
Time: 170120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ce. Expected: 000001ce. Actual:xxxxxxxx.
Time: 170280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001cf. Expected: 000001cf. Actual:xxxxxxxx.
Time: 170440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d0. Expected: 000001d0. Actual:xxxxxxxx.
Time: 170600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d1. Expected: 000001d1. Actual:xxxxxxxx.
Time: 170760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d2. Expected: 000001d2. Actual:xxxxxxxx.
Time: 170920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d3. Expected: 000001d3. Actual:xxxxxxxx.
Time: 171080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d4. Expected: 000001d4. Actual:xxxxxxxx.
Time: 171240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d5. Expected: 000001d5. Actual:xxxxxxxx.
Time: 171400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d6. Expected: 000001d6. Actual:xxxxxxxx.
Time: 171560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d7. Expected: 000001d7. Actual:xxxxxxxx.
Time: 171720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d8. Expected: 000001d8. Actual:xxxxxxxx.
Time: 171880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001d9. Expected: 000001d9. Actual:xxxxxxxx.
Time: 172040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001da. Expected: 000001da. Actual:xxxxxxxx.
Time: 172200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001db. Expected: 000001db. Actual:xxxxxxxx.
Time: 172360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001dc. Expected: 000001dc. Actual:xxxxxxxx.
Time: 172520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001dd. Expected: 000001dd. Actual:xxxxxxxx.
Time: 172680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001de. Expected: 000001de. Actual:xxxxxxxx.
Time: 172840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001df. Expected: 000001df. Actual:xxxxxxxx.
Time: 173 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e0. Expected: 000001e0. Actual:xxxxxxxx.
Time: 173160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e1. Expected: 000001e1. Actual:xxxxxxxx.
Time: 173320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e2. Expected: 000001e2. Actual:xxxxxxxx.
Time: 173480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e3. Expected: 000001e3. Actual:xxxxxxxx.
Time: 173640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e4. Expected: 000001e4. Actual:xxxxxxxx.
Time: 173800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e5. Expected: 000001e5. Actual:xxxxxxxx.
Time: 173960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e6. Expected: 000001e6. Actual:xxxxxxxx.
Time: 174120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e7. Expected: 000001e7. Actual:xxxxxxxx.
Time: 174280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e8. Expected: 000001e8. Actual:xxxxxxxx.
Time: 174440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001e9. Expected: 000001e9. Actual:xxxxxxxx.
Time: 174600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ea. Expected: 000001ea. Actual:xxxxxxxx.
Time: 174760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001eb. Expected: 000001eb. Actual:xxxxxxxx.
Time: 174920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ec. Expected: 000001ec. Actual:xxxxxxxx.
Time: 175080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ed. Expected: 000001ed. Actual:xxxxxxxx.
Time: 175240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ee. Expected: 000001ee. Actual:xxxxxxxx.
Time: 175400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ef. Expected: 000001ef. Actual:xxxxxxxx.
Time: 175560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f0. Expected: 000001f0. Actual:xxxxxxxx.
Time: 175720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f1. Expected: 000001f1. Actual:xxxxxxxx.
Time: 175880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f2. Expected: 000001f2. Actual:xxxxxxxx.
Time: 176040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f3. Expected: 000001f3. Actual:xxxxxxxx.
Time: 176200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f4. Expected: 000001f4. Actual:xxxxxxxx.
Time: 176360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f5. Expected: 000001f5. Actual:xxxxxxxx.
Time: 176520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f6. Expected: 000001f6. Actual:xxxxxxxx.
Time: 176680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f7. Expected: 000001f7. Actual:xxxxxxxx.
Time: 176840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f8. Expected: 000001f8. Actual:xxxxxxxx.
Time: 177 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001f9. Expected: 000001f9. Actual:xxxxxxxx.
Time: 177160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001fa. Expected: 000001fa. Actual:xxxxxxxx.
Time: 177320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001fb. Expected: 000001fb. Actual:xxxxxxxx.
Time: 177480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001fc. Expected: 000001fc. Actual:xxxxxxxx.
Time: 177640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001fd. Expected: 000001fd. Actual:xxxxxxxx.
Time: 177800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001fe. Expected: 000001fe. Actual:xxxxxxxx.
Time: 177960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 000001ff. Expected: 000001ff. Actual:xxxxxxxx.
Time: 178120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000200. Expected: 00000200. Actual:xxxxxxxx.
Time: 178280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000201. Expected: 00000201. Actual:xxxxxxxx.
Time: 178440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000202. Expected: 00000202. Actual:xxxxxxxx.
Time: 178600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000203. Expected: 00000203. Actual:xxxxxxxx.
Time: 178760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000204. Expected: 00000204. Actual:xxxxxxxx.
Time: 178920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000205. Expected: 00000205. Actual:xxxxxxxx.
Time: 179080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000206. Expected: 00000206. Actual:xxxxxxxx.
Time: 179240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000207. Expected: 00000207. Actual:xxxxxxxx.
Time: 179400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000208. Expected: 00000208. Actual:xxxxxxxx.
Time: 179560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000209. Expected: 00000209. Actual:xxxxxxxx.
Time: 179720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000020a. Expected: 0000020a. Actual:xxxxxxxx.
Time: 179880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000020b. Expected: 0000020b. Actual:xxxxxxxx.
Time: 180040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000020c. Expected: 0000020c. Actual:xxxxxxxx.
Time: 180200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000020d. Expected: 0000020d. Actual:xxxxxxxx.
Time: 180360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000020e. Expected: 0000020e. Actual:xxxxxxxx.
Time: 180520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000020f. Expected: 0000020f. Actual:xxxxxxxx.
Time: 180680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000210. Expected: 00000210. Actual:xxxxxxxx.
Time: 180840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000211. Expected: 00000211. Actual:xxxxxxxx.
Time: 181 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000212. Expected: 00000212. Actual:xxxxxxxx.
Time: 181160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000213. Expected: 00000213. Actual:xxxxxxxx.
Time: 181320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000214. Expected: 00000214. Actual:xxxxxxxx.
Time: 181480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000215. Expected: 00000215. Actual:xxxxxxxx.
Time: 181640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000216. Expected: 00000216. Actual:xxxxxxxx.
Time: 181800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000217. Expected: 00000217. Actual:xxxxxxxx.
Time: 181960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000218. Expected: 00000218. Actual:xxxxxxxx.
Time: 182120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000219. Expected: 00000219. Actual:xxxxxxxx.
Time: 182280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000021a. Expected: 0000021a. Actual:xxxxxxxx.
Time: 182440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000021b. Expected: 0000021b. Actual:xxxxxxxx.
Time: 182600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000021c. Expected: 0000021c. Actual:xxxxxxxx.
Time: 182760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000021d. Expected: 0000021d. Actual:xxxxxxxx.
Time: 182920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000021e. Expected: 0000021e. Actual:xxxxxxxx.
Time: 183080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000021f. Expected: 0000021f. Actual:xxxxxxxx.
Time: 183240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000220. Expected: 00000220. Actual:xxxxxxxx.
Time: 183400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000221. Expected: 00000221. Actual:xxxxxxxx.
Time: 183560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000222. Expected: 00000222. Actual:xxxxxxxx.
Time: 183720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000223. Expected: 00000223. Actual:xxxxxxxx.
Time: 183880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000224. Expected: 00000224. Actual:xxxxxxxx.
Time: 184040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000225. Expected: 00000225. Actual:xxxxxxxx.
Time: 184200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000226. Expected: 00000226. Actual:xxxxxxxx.
Time: 184360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000227. Expected: 00000227. Actual:xxxxxxxx.
Time: 184520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000228. Expected: 00000228. Actual:xxxxxxxx.
Time: 184680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000229. Expected: 00000229. Actual:xxxxxxxx.
Time: 184840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000022a. Expected: 0000022a. Actual:xxxxxxxx.
Time: 185 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000022b. Expected: 0000022b. Actual:xxxxxxxx.
Time: 185160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000022c. Expected: 0000022c. Actual:xxxxxxxx.
Time: 185320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000022d. Expected: 0000022d. Actual:xxxxxxxx.
Time: 185480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000022e. Expected: 0000022e. Actual:xxxxxxxx.
Time: 185640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000022f. Expected: 0000022f. Actual:xxxxxxxx.
Time: 185800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000230. Expected: 00000230. Actual:xxxxxxxx.
Time: 185960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000231. Expected: 00000231. Actual:xxxxxxxx.
Time: 186120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000232. Expected: 00000232. Actual:xxxxxxxx.
Time: 186280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000233. Expected: 00000233. Actual:xxxxxxxx.
Time: 186440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000234. Expected: 00000234. Actual:xxxxxxxx.
Time: 186600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000235. Expected: 00000235. Actual:xxxxxxxx.
Time: 186760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000236. Expected: 00000236. Actual:xxxxxxxx.
Time: 186920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000237. Expected: 00000237. Actual:xxxxxxxx.
Time: 187080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000238. Expected: 00000238. Actual:xxxxxxxx.
Time: 187240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000239. Expected: 00000239. Actual:xxxxxxxx.
Time: 187400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000023a. Expected: 0000023a. Actual:xxxxxxxx.
Time: 187560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000023b. Expected: 0000023b. Actual:xxxxxxxx.
Time: 187720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000023c. Expected: 0000023c. Actual:xxxxxxxx.
Time: 187880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000023d. Expected: 0000023d. Actual:xxxxxxxx.
Time: 188040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000023e. Expected: 0000023e. Actual:xxxxxxxx.
Time: 188200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000023f. Expected: 0000023f. Actual:xxxxxxxx.
Time: 188360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000240. Expected: 00000240. Actual:xxxxxxxx.
Time: 188520 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000241. Expected: 00000241. Actual:xxxxxxxx.
Time: 188680 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000242. Expected: 00000242. Actual:xxxxxxxx.
Time: 188840 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000243. Expected: 00000243. Actual:xxxxxxxx.
Time: 189 us  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000244. Expected: 00000244. Actual:xxxxxxxx.
Time: 189160 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000245. Expected: 00000245. Actual:xxxxxxxx.
Time: 189320 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000246. Expected: 00000246. Actual:xxxxxxxx.
Time: 189480 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000247. Expected: 00000247. Actual:xxxxxxxx.
Time: 189640 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000248. Expected: 00000248. Actual:xxxxxxxx.
Time: 189800 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000249. Expected: 00000249. Actual:xxxxxxxx.
Time: 189960 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000024a. Expected: 0000024a. Actual:xxxxxxxx.
Time: 190120 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000024b. Expected: 0000024b. Actual:xxxxxxxx.
Time: 190280 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000024c. Expected: 0000024c. Actual:xxxxxxxx.
Time: 190440 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000024d. Expected: 0000024d. Actual:xxxxxxxx.
Time: 190600 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000024e. Expected: 0000024e. Actual:xxxxxxxx.
Time: 190760 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 0000024f. Expected: 0000024f. Actual:xxxxxxxx.
Time: 190920 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000250. Expected: 00000250. Actual:xxxxxxxx.
Time: 191080 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000251. Expected: 00000251. Actual:xxxxxxxx.
Time: 191240 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000252. Expected: 00000252. Actual:xxxxxxxx.
Time: 191400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000253. Expected: 00000253. Actual:xxxxxxxx.
Time: 191560 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000254. Expected: 00000254. Actual:xxxxxxxx.
Time: 191720 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000255. Expected: 00000255. Actual:xxxxxxxx.
Time: 191880 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000256. Expected: 00000256. Actual:xxxxxxxx.
Time: 192040 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Error: AXI readback mismatch at address 00000257. Expected: 00000257. Actual:xxxxxxxx.
Time: 192200 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS.axi_read_assert  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 286
Info: Read back of control register: xxxxxxxx
Time: 192360 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial264_924  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv Line: 290
Saving bitmap 'lab7_1_sim.bmp'.
$finish called at time : 15648350 ns : File "c:/Users/timhs/OneDrive/Documents/Vivado/Lab_7.2/ip_repo/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" Line 299
run: Time (s): cpu = 00:03:45 ; elapsed = 00:11:26 . Memory (MB): peak = 2787.629 ; gain = 0.000
xsim: Time (s): cpu = 00:03:46 ; elapsed = 00:11:28 . Memory (MB): peak = 2787.629 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_text_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:03:47 ; elapsed = 00:11:42 . Memory (MB): peak = 2787.629 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 81248 KB (Peak: 81248 KB), Simulation CPU Usage: 292437 ms
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 01:28:59 2025...
