<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3842" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3842{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3842{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3842{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3842{left:440px;bottom:1084px;letter-spacing:-0.13px;}
#t5_3842{left:122px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-1.52px;}
#t6_3842{left:431px;bottom:1063px;letter-spacing:-0.14px;}
#t7_3842{left:673px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-1.49px;}
#t8_3842{left:122px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t9_3842{left:122px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_3842{left:122px;bottom:1013px;letter-spacing:-0.14px;}
#tb_3842{left:69px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3842{left:69px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_3842{left:69px;bottom:930px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_3842{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-1.38px;}
#tf_3842{left:69px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tg_3842{left:440px;bottom:857px;letter-spacing:-0.13px;}
#th_3842{left:122px;bottom:836px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_3842{left:122px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tj_3842{left:122px;bottom:802px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tk_3842{left:69px;bottom:752px;letter-spacing:-0.09px;}
#tl_3842{left:154px;bottom:752px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tm_3842{left:69px;bottom:728px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_3842{left:69px;bottom:711px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#to_3842{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_3842{left:69px;bottom:670px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_3842{left:69px;bottom:644px;}
#tr_3842{left:95px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3842{left:390px;bottom:647px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3842{left:95px;bottom:630px;letter-spacing:-0.13px;}
#tu_3842{left:69px;bottom:604px;}
#tv_3842{left:95px;bottom:607px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tw_3842{left:455px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tx_3842{left:95px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3842{left:95px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3842{left:69px;bottom:269px;}
#t10_3842{left:95px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t11_3842{left:345px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t12_3842{left:95px;bottom:256px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_3842{left:69px;bottom:229px;}
#t14_3842{left:95px;bottom:233px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t15_3842{left:434px;bottom:233px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#t16_3842{left:95px;bottom:216px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3842{left:69px;bottom:189px;}
#t18_3842{left:95px;bottom:193px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_3842{left:333px;bottom:193px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_3842{left:95px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_3842{left:95px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_3842{left:95px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1d_3842{left:95px;bottom:126px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1e_3842{left:290px;bottom:316px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1f_3842{left:392px;bottom:316px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1g_3842{left:284px;bottom:524px;letter-spacing:-0.16px;}
#t1h_3842{left:228px;bottom:440px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1i_3842{left:228px;bottom:426px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1j_3842{left:346px;bottom:425px;}
#t1k_3842{left:229px;bottom:412px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1l_3842{left:228px;bottom:397px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1m_3842{left:585px;bottom:523px;letter-spacing:6.62px;}
#t1n_3842{left:688px;bottom:523px;}
#t1o_3842{left:616px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1p_3842{left:228px;bottom:383px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1q_3842{left:228px;bottom:369px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1r_3842{left:228px;bottom:355px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1s_3842{left:528px;bottom:364px;}
#t1t_3842{left:537px;bottom:365px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1u_3842{left:307px;bottom:501px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t1v_3842{left:457px;bottom:494px;}
#t1w_3842{left:405px;bottom:498px;}
#t1x_3842{left:405px;bottom:488px;}
#t1y_3842{left:433px;bottom:504px;}
#t1z_3842{left:431px;bottom:494px;}
#t20_3842{left:432px;bottom:484px;}
#t21_3842{left:440px;bottom:524px;letter-spacing:-0.61px;}
#t22_3842{left:479px;bottom:524px;letter-spacing:-0.61px;}
#t23_3842{left:453px;bottom:524px;letter-spacing:-0.52px;}
#t24_3842{left:492px;bottom:524px;letter-spacing:-0.61px;}
#t25_3842{left:466px;bottom:524px;letter-spacing:-0.61px;}
#t26_3842{left:428px;bottom:524px;letter-spacing:-0.52px;}
#t27_3842{left:415px;bottom:524px;letter-spacing:-0.61px;}
#t28_3842{left:402px;bottom:524px;letter-spacing:-0.61px;}
#t29_3842{left:389px;bottom:524px;letter-spacing:-0.61px;}
#t2a_3842{left:376px;bottom:524px;letter-spacing:-0.61px;}
#t2b_3842{left:625px;bottom:408px;letter-spacing:0.11px;}
#t2c_3842{left:394px;bottom:504px;}
#t2d_3842{left:393px;bottom:494px;}
#t2e_3842{left:393px;bottom:484px;}
#t2f_3842{left:444px;bottom:498px;}
#t2g_3842{left:444px;bottom:488px;}
#t2h_3842{left:482px;bottom:504px;}
#t2i_3842{left:482px;bottom:494px;}
#t2j_3842{left:482px;bottom:484px;}
#t2k_3842{left:469px;bottom:498px;}
#t2l_3842{left:470px;bottom:488px;}
#t2m_3842{left:496px;bottom:493px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2n_3842{left:316px;bottom:489px;letter-spacing:-0.2px;}

.s1_3842{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3842{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3842{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3842{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3842{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s6_3842{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3842{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3842{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3842{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3842{font-size:12px;font-family:Arial_b5v;color:#000;}
.sb_3842{font-size:14px;font-family:Arial_b5v;color:#000;}
.sc_3842{font-size:9px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3842" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3842Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3842" style="-webkit-user-select: none;"><object width="935" height="1210" data="3842/3842.svg" type="image/svg+xml" id="pdf3842" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3842" class="t s1_3842">20-134 </span><span id="t2_3842" class="t s1_3842">Vol. 3B </span>
<span id="t3_3842" class="t s2_3842">PERFORMANCE MONITORING </span>
<span id="t4_3842" class="t s3_3842">NOTE </span>
<span id="t5_3842" class="t s4_3842">The performance-monitoring events found at </span><span id="t6_3842" class="t s5_3842">https://perfmon-events.intel.com/ </span><span id="t7_3842" class="t s4_3842">are intended to be </span>
<span id="t8_3842" class="t s4_3842">used as guides for performance tuning. Counter values reported are not guaranteed to be accurate </span>
<span id="t9_3842" class="t s4_3842">and should be used as a relative guide for tuning. Known discrepancies are documented where </span>
<span id="ta_3842" class="t s4_3842">applicable. </span>
<span id="tb_3842" class="t s4_3842">The performance-monitoring counters are supported by four MSRs: the performance event select MSRs (PerfEvt- </span>
<span id="tc_3842" class="t s4_3842">Sel0 and PerfEvtSel1) and the performance counter MSRs (PerfCtr0 and PerfCtr1). These registers can be read </span>
<span id="td_3842" class="t s4_3842">from and written to using the RDMSR and WRMSR instructions, respectively. They can be accessed using these </span>
<span id="te_3842" class="t s4_3842">instructions only when operating at privilege level 0. The PerfCtr0 and PerfCtr1 MSRs can be read from any privilege </span>
<span id="tf_3842" class="t s4_3842">level using the RDPMC (read performance-monitoring counters) instruction. </span>
<span id="tg_3842" class="t s3_3842">NOTE </span>
<span id="th_3842" class="t s4_3842">The PerfEvtSel0, PerfEvtSel1, PerfCtr0, and PerfCtr1 MSRs and the events listed for P6 family </span>
<span id="ti_3842" class="t s4_3842">processors are model-specific for P6 family processors. They are not guaranteed to be available in </span>
<span id="tj_3842" class="t s4_3842">other IA-32 processors. </span>
<span id="tk_3842" class="t s3_3842">20.6.8.1 </span><span id="tl_3842" class="t s3_3842">PerfEvtSel0 and PerfEvtSel1 MSRs </span>
<span id="tm_3842" class="t s4_3842">The PerfEvtSel0 and PerfEvtSel1 MSRs control the operation of the performance-monitoring counters, with one </span>
<span id="tn_3842" class="t s4_3842">register used to set up each counter. They specify the events to be counted, how they should be counted, and the </span>
<span id="to_3842" class="t s4_3842">privilege levels at which counting should take place. Figure 20-63 shows the flags and fields in these MSRs. </span>
<span id="tp_3842" class="t s4_3842">The functions of the flags and fields in the PerfEvtSel0 and PerfEvtSel1 MSRs are as follows: </span>
<span id="tq_3842" class="t s6_3842">• </span><span id="tr_3842" class="t s7_3842">Event select field (bits 0 through 7) — </span><span id="ts_3842" class="t s4_3842">Selects the event logic unit to detect certain microarchitectural </span>
<span id="tt_3842" class="t s4_3842">conditions. </span>
<span id="tu_3842" class="t s6_3842">• </span><span id="tv_3842" class="t s7_3842">Unit mask (UMASK) field (bits 8 through 15) — </span><span id="tw_3842" class="t s4_3842">Further qualifies the event logic unit selected in the event </span>
<span id="tx_3842" class="t s4_3842">select field to detect a specific microarchitectural condition. For example, for some cache events, the mask is </span>
<span id="ty_3842" class="t s4_3842">used as a MESI-protocol qualifier of cache states. </span>
<span id="tz_3842" class="t s6_3842">• </span><span id="t10_3842" class="t s7_3842">USR (user mode) flag (bit 16) — </span><span id="t11_3842" class="t s4_3842">Specifies that events are counted only when the processor is operating at </span>
<span id="t12_3842" class="t s4_3842">privilege levels 1, 2 or 3. This flag can be used in conjunction with the OS flag. </span>
<span id="t13_3842" class="t s6_3842">• </span><span id="t14_3842" class="t s7_3842">OS (operating system mode) flag (bit 17) — </span><span id="t15_3842" class="t s4_3842">Specifies that events are counted only when the processor is </span>
<span id="t16_3842" class="t s4_3842">operating at privilege level 0. This flag can be used in conjunction with the USR flag. </span>
<span id="t17_3842" class="t s6_3842">• </span><span id="t18_3842" class="t s7_3842">E (edge detect) flag (bit 18) — </span><span id="t19_3842" class="t s4_3842">Enables (when set) edge detection of events. The processor counts the </span>
<span id="t1a_3842" class="t s4_3842">number of deasserted to asserted transitions of any condition that can be expressed by the other fields. The </span>
<span id="t1b_3842" class="t s4_3842">mechanism is limited in that it does not permit back-to-back assertions to be distinguished. This mechanism </span>
<span id="t1c_3842" class="t s4_3842">allows software to measure not only the fraction of time spent in a particular state, but also the average length </span>
<span id="t1d_3842" class="t s4_3842">of time spent in such a state (for example, the time spent waiting for an interrupt to be serviced). </span>
<span id="t1e_3842" class="t s8_3842">Figure 20-63. </span><span id="t1f_3842" class="t s8_3842">PerfEvtSel0 and PerfEvtSel1 MSRs </span>
<span id="t1g_3842" class="t s9_3842">31 </span>
<span id="t1h_3842" class="t sa_3842">INV—Invert counter mask </span>
<span id="t1i_3842" class="t sa_3842">EN—Enable counters</span><span id="t1j_3842" class="t sb_3842">* </span>
<span id="t1k_3842" class="t sa_3842">INT—APIC interrupt enable </span>
<span id="t1l_3842" class="t sa_3842">PC—Pin control </span>
<span id="t1m_3842" class="t s9_3842">87 </span><span id="t1n_3842" class="t s9_3842">0 </span>
<span id="t1o_3842" class="t s9_3842">Event Select </span>
<span id="t1p_3842" class="t sa_3842">E—Edge detect </span>
<span id="t1q_3842" class="t sa_3842">OS—Operating system mode </span>
<span id="t1r_3842" class="t sa_3842">USR—User Mode </span>
<span id="t1s_3842" class="t sb_3842">* </span><span id="t1t_3842" class="t sa_3842">Only available in PerfEvtSel0. </span>
<span id="t1u_3842" class="t s9_3842">Counter Mask </span>
<span id="t1v_3842" class="t sc_3842">E </span>
<span id="t1w_3842" class="t sc_3842">E </span>
<span id="t1x_3842" class="t sc_3842">N </span>
<span id="t1y_3842" class="t sc_3842">I </span>
<span id="t1z_3842" class="t sc_3842">N </span>
<span id="t20_3842" class="t sc_3842">T </span>
<span id="t21_3842" class="t s9_3842">19 </span><span id="t22_3842" class="t s9_3842">16 </span><span id="t23_3842" class="t s9_3842">18 </span><span id="t24_3842" class="t s9_3842">15 </span><span id="t25_3842" class="t s9_3842">17 </span><span id="t26_3842" class="t s9_3842">20 </span><span id="t27_3842" class="t s9_3842">21 </span><span id="t28_3842" class="t s9_3842">22 </span><span id="t29_3842" class="t s9_3842">23 </span><span id="t2a_3842" class="t s9_3842">24 </span>
<span id="t2b_3842" class="t sa_3842">Reserved </span>
<span id="t2c_3842" class="t sc_3842">I </span>
<span id="t2d_3842" class="t sc_3842">N </span>
<span id="t2e_3842" class="t sc_3842">V </span>
<span id="t2f_3842" class="t sc_3842">P </span>
<span id="t2g_3842" class="t sc_3842">C </span>
<span id="t2h_3842" class="t sc_3842">U </span>
<span id="t2i_3842" class="t sc_3842">S </span>
<span id="t2j_3842" class="t sc_3842">R </span>
<span id="t2k_3842" class="t sc_3842">O </span>
<span id="t2l_3842" class="t sc_3842">S </span>
<span id="t2m_3842" class="t s9_3842">Unit Mask (UMASK) </span>
<span id="t2n_3842" class="t s9_3842">(CMASK) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
