////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : add1b.vf
// /___/   /\     Timestamp : 03/15/2017 15:42:53
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan3e -verilog C:/Users/Administrator/Documents/Classes/FR3/CSSE132/Lab/Lab2/alu/add1b.vf -w C:/Users/Administrator/Documents/Classes/FR3/CSSE132/Lab/Lab2/alu/add1b.sch
//Design Name: add1b
//Device: spartan3e
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module add1b(a, 
             b, 
             ci, 
             co, 
             r);

    input a;
    input b;
    input ci;
   output co;
   output r;
   
   wire XLXN_3;
   wire XLXN_4;
   wire XLXN_5;
   wire XLXN_6;
   wire XLXN_12;
   wire XLXN_13;
   wire XLXN_14;
   wire XLXN_15;
   wire XLXN_16;
   wire XLXN_18;
   wire XLXN_19;
   wire XLXN_20;
   wire XLXN_23;
   
   OR4  XLXI_5 (.I0(XLXN_6), 
               .I1(XLXN_5), 
               .I2(XLXN_4), 
               .I3(XLXN_3), 
               .O(r));
   INV  XLXI_11 (.I(a), 
                .O(XLXN_13));
   INV  XLXI_12 (.I(b), 
                .O(XLXN_12));
   INV  XLXI_13 (.I(b), 
                .O(XLXN_15));
   INV  XLXI_14 (.I(ci), 
                .O(XLXN_14));
   INV  XLXI_15 (.I(a), 
                .O(XLXN_23));
   INV  XLXI_16 (.I(ci), 
                .O(XLXN_16));
   AND3  XLXI_17 (.I0(ci), 
                 .I1(XLXN_12), 
                 .I2(XLXN_13), 
                 .O(XLXN_3));
   AND3  XLXI_18 (.I0(XLXN_14), 
                 .I1(XLXN_15), 
                 .I2(a), 
                 .O(XLXN_4));
   AND3  XLXI_21 (.I0(ci), 
                 .I1(b), 
                 .I2(a), 
                 .O(XLXN_6));
   AND2  XLXI_23 (.I0(ci), 
                 .I1(a), 
                 .O(XLXN_18));
   AND2  XLXI_24 (.I0(b), 
                 .I1(a), 
                 .O(XLXN_19));
   AND2  XLXI_25 (.I0(ci), 
                 .I1(b), 
                 .O(XLXN_20));
   OR3  XLXI_26 (.I0(XLXN_20), 
                .I1(XLXN_19), 
                .I2(XLXN_18), 
                .O(co));
   AND3  XLXI_29 (.I0(XLXN_16), 
                 .I1(b), 
                 .I2(XLXN_23), 
                 .O(XLXN_5));
endmodule
