// Seed: 2320841489
module module_0;
  assign id_1 = -1'b0;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  final id_1 = (id_3);
  always id_2 <= -1 === id_3[-1 : 1];
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 (
    output wor id_0,
    output tri0 id_1,
    output tri1 id_2,
    output logic id_3,
    input supply1 id_4,
    input wire id_5,
    input wand id_6,
    output wor id_7,
    output tri id_8,
    output supply1 id_9,
    output tri0 id_10
);
  always id_3 <= ~~id_5;
  module_0 modCall_1 ();
endmodule
