
*** Running vivado
    with args -log design_1_nn_inference_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_nn_inference_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_nn_inference_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/FPGAI'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.cache/ip 
Command: synth_design -top design_1_nn_inference_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_nn_inference_0_0' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_0/synth/design_1_nn_inference_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'nn_inference' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference.v:12]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_temp_output_0' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_temp_output_0' (1#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_temp_output2_0' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output2_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_temp_output2_0' (2#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output2_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_temp_output3_0' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output3_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_temp_output3_0' (3#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_temp_output3_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_1' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_flow_control_loop_pipe_sequential_init' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_flow_control_loop_pipe_sequential_init' (4#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_1' (5#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_2' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_2' (6#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_3' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_3' (7#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0' (8#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod' (9#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod4' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod4.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1' (10#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod4' (11#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod4.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod5' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod5.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2' (12#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod5_layer1_weights_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod5' (13#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod5.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod6' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod6.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3' (14#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod6_layer1_weights_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod6' (15#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod6.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod7' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod7.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4' (16#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod7_layer1_weights_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod7' (17#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod7.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod8' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod8.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5' (18#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod8' (19#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod8.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod9' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod9.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6' (20#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod9_layer1_weights_6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod9' (21#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod9.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod10' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod10.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7' (22#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod10' (23#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod10.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod11' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod11.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8' (24#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod11' (25#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod11.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod12' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod12.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9' (26#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod12_layer1_weights_9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod12' (27#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod12.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod13' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod13.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10' (28#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod13' (29#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod13.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod14' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod14.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11' (30#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod14' (31#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod14.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod15' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod15.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12' (32#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod15_layer1_weights_12.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod15' (33#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod15.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod16' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod16.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13' (34#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod16_layer1_weights_13.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod16' (35#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod16.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod17' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod17.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14' (36#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod17_layer1_weights_14.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod17' (37#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod17.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod18' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod18.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15' (38#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod18' (39#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod18.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod19' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod19.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16' (40#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod19' (41#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod19.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod20' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod20.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17' (42#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod20_layer1_weights_17.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod20' (43#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod20.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod21' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod21.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18' (44#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod21' (45#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod21.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod22' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod22.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19' (46#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod22_layer1_weights_19.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod22' (47#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod22.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod23' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod23.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20' (48#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod23_layer1_weights_20.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod23' (49#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod23.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod24' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod24.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21' (50#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod24_layer1_weights_21.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod24' (51#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod24.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod25' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod25.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22' (52#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod25' (53#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod25.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod26' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod26.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23' (54#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod26' (55#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod26.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod27' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod27.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24' (56#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod27' (57#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod27.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod28' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod28.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25' (58#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod28' (59#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod28.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod29' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod29.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26' (60#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod29' (61#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod29.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod30' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod30.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27' (62#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod30_layer1_weights_27.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod30' (63#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod30.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod31' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod31.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28' (64#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod31' (65#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod31.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod32' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod32.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29' (66#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod32' (67#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod32.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod33' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod33.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30' (68#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod33_layer1_weights_30.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod33' (69#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod33.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod34' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod34.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31' (70#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod34_layer1_weights_31.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1_Pipeline_prod34' (71#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1_Pipeline_prod34.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (72#1) [D:/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip' (91#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1' (92#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_fmul_32ns_32ns_32_2_max_dsp_1' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip' (100#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_fmul_32ns_32ns_32_2_max_dsp_1' (101#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_hwmm_layer1' (102#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_hwmm_layer1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_loop1' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_loop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip' (106#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/ip/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1' (107#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_loop1' (108#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_loop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col.v:10]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_0' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_0.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_0.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_0' (109#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_1' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_1.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_1.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_1' (110#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_2' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_2.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_2.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_2' (111#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_2.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_3' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_3.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_3.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_3' (112#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_3.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_4' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_4.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_4.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_4' (113#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_4.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_5' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_5.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_5.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_5' (114#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_5.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_6' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_6.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_6.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_6' (115#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_6.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_7' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_7.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_7.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_7' (116#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_7.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_8' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_8.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_8.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_8' (117#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_8.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_9' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_9.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_9.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_9.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_9' (118#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_9.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_10' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_10.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_10.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_10.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_10' (119#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_10.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_11' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_11.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_11.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_11.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_11' (120#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_11.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_12' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_12.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_12.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_12.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_12' (121#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_12.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_13' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_13.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_13.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_13.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_13' (122#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_13.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_14' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_14.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_14.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_14.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_14' (123#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_14.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_15' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_15.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_15.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_15.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_15' (124#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_15.v:6]
INFO: [Synth 8-6157] synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_16' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_16.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_16.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_16.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_16' (125#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_16.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_17.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_17.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_17' (126#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_17.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_18.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_18.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_18' (127#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_18.v:6]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_19.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_19.v:22]
INFO: [Synth 8-6155] done synthesizing module 'nn_inference_nn_inference_Pipeline_col_layer2_weights_19' (128#1) [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_19.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_20.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_20.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_21.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_21.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_22.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_22.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_23.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_23.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_24.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_24.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_25.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_25.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_26.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_26.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_27.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_27.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_28.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_28.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_29.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_29.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_30.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_30.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col_layer2_weights_31.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col_layer2_weights_31.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_0.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_0.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_1.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_1.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_2.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_2.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_3.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_3.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_4.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_4.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_5.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_5.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_6.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_6.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_7.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_7.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_8.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_8.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_9.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_9.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_10.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_10.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_11.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_11.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_12.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_12.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_13.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_13.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_14.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_14.v:22]
INFO: [Synth 8-3876] $readmem data file './nn_inference_nn_inference_Pipeline_col2_layer3_weights_15.dat' is read successfully [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_col2_layer3_weights_15.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1340.152 ; gain = 42.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1340.152 ; gain = 42.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1340.152 ; gain = 42.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1361.102 ; gain = 20.949
INFO: [Netlist 29-17] Analyzing 3657 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_0/constraints/nn_inference_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ip/design_1_nn_inference_0_0/constraints/nn_inference_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/design_1_nn_inference_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/design_1_nn_inference_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1707.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1727.816 ; gain = 20.137
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1727.816 ; gain = 429.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1727.816 ; gain = 429.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/design_1_nn_inference_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1727.816 ; gain = 429.770
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "nn_inference_temp_output_0:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1727.816 ; gain = 429.770
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1:/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1:/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1:/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1:/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1:/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'nn_inference_fadd_32ns_32ns_32_2_full_dsp_1:/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fmul_32ns_32ns_32_2_max_dsp_1:/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'nn_inference_fmul_32ns_32ns_32_2_max_dsp_1:/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fmul_32ns_32ns_32_2_max_dsp_1:/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'nn_inference_fmul_32ns_32ns_32_2_max_dsp_1:/nn_inference_fmul_32ns_32ns_32_2_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1:/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1:/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1:/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1:/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1:/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1:/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1:/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1:/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_12_viv__parameterized1__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_12_viv__parameterized1__4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_8_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_8_U/q0_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_8_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_8_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_8_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_8_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_8_U/q0_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_8_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_8_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_8_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_8_U/q0_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_8_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_8_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_8_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_8_U/q0_reg[25]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_8_U/q0_reg[25] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_9_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_9_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_9_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_9_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_9_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_9_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_9_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_9_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_9_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_9_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_9_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_9_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_9_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_9_U/\q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_10_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_10_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_10_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_10_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_10_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_10_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_10_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_10_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_10_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_10_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_10_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_10_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_10_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_10_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_11_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_11_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_11_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_11_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_11_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_11_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_11_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/q0_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_11_U/q0_reg[26] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/q0_reg[25]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_11_U/\q0_reg[25] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_7_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_7_U/q0_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_7_U/q0_reg[29]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_7_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_7_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_7_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_7_U/q0_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_7_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_7_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_7_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_7_U/q0_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_7_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_7_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_7_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_7_U/q0_reg[25]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_7_U/\q0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_7_U/q0_reg[22] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_14_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_14_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_14_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_14_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_14_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_14_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_14_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_14_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_14_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_14_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_14_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_14_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_14_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_14_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_14_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_14_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_13_U/q0_reg[25]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_13_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_13_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_13_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_13_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_13_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_13_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_13_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_13_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_13_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_13_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_13_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_13_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_13_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_13_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_13_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_13_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_13_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[6]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[25]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_12_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_12_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_12_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_12_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_12_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_12_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_12_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_12_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_12_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_12_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_15_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[1]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_6_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_6_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_6_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_5_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_5_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_5_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_5_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_5_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_5_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_5_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_5_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_4_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_4_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_4_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_4_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_4_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_4_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_3_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_3_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_3_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_3_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_3_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_3_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_3_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_3_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_2_U/q0_reg[9]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_2_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_2_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_2_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_2_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_2_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_2_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_2_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_2_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_2_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_1_U/q0_reg[23]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_1_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_1_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_1_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_1_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_1_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_1_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_1_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_1_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_1_U/q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_0_U/q0_reg[12]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_0_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_0_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_0_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_0_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_0_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_0_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_0_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_0_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\layer3_weights_0_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col2_fu_898/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_31_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_31_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_31_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_31_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_31_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_31_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_31_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_31_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_30_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_30_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_30_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_30_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_30_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_30_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_29_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_29_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_29_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_29_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_29_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_29_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_28_U/q0_reg[24]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_28_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_28_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_28_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_28_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_28_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_28_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_28_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_27_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_27_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_27_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_27_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_27_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_27_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_27_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_27_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_26_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_26_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_26_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_26_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_26_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_26_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_26_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_26_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_25_U/q0_reg[26]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_25_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_25_U/q0_reg[27]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_25_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_25_U/q0_reg[28]' (FDE) to 'grp_nn_inference_Pipeline_col_fu_790/layer2_weights_25_U/q0_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_25_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_25_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_24_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_24_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_23_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_23_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_22_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_22_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_20_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_20_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_19_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_19_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_18_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_18_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_17_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_17_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_16_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_16_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_6_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_6_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_4_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_4_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_3_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_3_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_2_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_2_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_1_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_1_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/layer2_weights_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nn_inference_Pipeline_col_fu_790/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nn_inference_Pipeline_col_fu_790/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fmul_32ns_32ns_32_2_max_dsp_1_U415/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_2_max_dsp_1_U415/din1_buf1_reg[26] )
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__1.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'grp_nn_inference_Pipeline_2_fu_702/ap_CS_fsm_reg[0:0]' into 'grp_nn_inference_Pipeline_loop11_fu_893/ap_CS_fsm_reg[0:0]' [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/fbcd/hdl/verilog/nn_inference_nn_inference_Pipeline_2.v:83]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_nn_inference_Pipeline_2_fu_702/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_nn_inference_Pipeline_loop11_fu_893/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_nn_inference_Pipeline_loop11_fu_893/ap_done_reg_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__7.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal "nn_inference__GB3/temp_output_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__20.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_nn_inference_Pipeline_1_fu_696/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_nn_inference_Pipeline_3_fu_708/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_nn_inference_Pipeline_loop1_fu_785/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_nn_inference_Pipeline_loop13_fu_953/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_nn_inference_Pipeline_loop1_fu_785/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv__32.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design nn_inference_hwmm_layer1 has port output_0_address1[4] driven by constant 1
WARNING: [Synth 8-3917] design nn_inference_hwmm_layer1 has port output_0_address1[3] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hwmm_layer1_Pipeline_prod_fu_631/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hwmm_layer1_Pipeline_prod4_fu_640/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 1727.816 ; gain = 429.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1727.816 ; gain = 429.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/\nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/\nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/\nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_1/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_1/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 1811.883 ; gain = 513.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
      : inst/i_1/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_1/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_1/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_2/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_3/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-7052] The timing for the instance inst/i_3/temp_output_0_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3/temp_output_0_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/i_4/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
      : inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/\nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/\nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
      : inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/\nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\DSP.OPi_0 /Q[8]
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/grp_hwmm_layer1_fu_714/\fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/grp_hwmm_layer1_fu_714/\fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/layer1_weights_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/layer1_weights_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/layer1_weights_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/layer1_weights_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/layer1_weights_2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/layer1_weights_2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/layer1_weights_3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/layer1_weights_3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/layer1_weights_4_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/layer1_weights_4_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/layer1_weights_5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/layer1_weights_5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/layer1_weights_6_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/layer1_weights_6_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/layer1_weights_7_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/layer1_weights_7_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/layer1_weights_8_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/layer1_weights_8_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/layer1_weights_9_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/layer1_weights_9_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/layer1_weights_10_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/layer1_weights_10_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/layer1_weights_11_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/layer1_weights_11_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/layer1_weights_12_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/layer1_weights_12_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/layer1_weights_13_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/layer1_weights_13_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/layer1_weights_14_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/layer1_weights_14_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/layer1_weights_15_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/layer1_weights_15_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/layer1_weights_16_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/layer1_weights_16_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/layer1_weights_17_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/layer1_weights_17_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/layer1_weights_18_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/layer1_weights_18_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/layer1_weights_19_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/layer1_weights_19_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/layer1_weights_20_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/layer1_weights_20_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/layer1_weights_21_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/layer1_weights_21_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/layer1_weights_22_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/layer1_weights_22_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/layer1_weights_23_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/layer1_weights_23_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/layer1_weights_24_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/layer1_weights_24_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/layer1_weights_25_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/layer1_weights_25_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/layer1_weights_26_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/layer1_weights_26_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/layer1_weights_27_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/layer1_weights_27_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/layer1_weights_28_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/layer1_weights_28_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/layer1_weights_29_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/layer1_weights_29_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/layer1_weights_30_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/layer1_weights_30_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/layer1_weights_31_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/layer1_weights_31_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:02:01 . Memory (MB): peak = 1811.883 ; gain = 513.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U384/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U385/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U386/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U387/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U388/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U389/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U390/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U391/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U392/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U393/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U394/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U395/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U396/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U397/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U398/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U399/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U400/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U401/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U402/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U372/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U373/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U374/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U375/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U376/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U377/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U378/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U379/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U380/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U381/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U382/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U383/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\fadd_32ns_32ns_32_2_full_dsp_1_U403/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     1: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /CI (MUXCY)
     2: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     3: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX /CI (MUXCY)
     4: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[2].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX /CI (MUXCY)
    10: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    11: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX /S (MUXCY)
    12: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /O (LUT5)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61433]
    13: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut /I4 (LUT5)
    14: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
    15: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
    16: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
    17: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
    18: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    19: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
    20: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
    21: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
    22: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
Inferred a: "set_disable_timing -from CI -to O inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX "
Found timing loop:
     0: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /I (INV)
     2: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /O (XORCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28350]
     3: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[8].Q_XOR.SUM_XOR /CI (XORCY)
     4: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     5: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[7].C_MUX.CARRY_MUX /CI (MUXCY)
     6: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     7: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[6].C_MUX.CARRY_MUX /CI (MUXCY)
     8: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:28340]
     9: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX /O (MUXCY)
Inferred a: "set_disable_timing -from I -to O inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del "
Found timing loop:
     0: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
Found timing loop:
     0: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
      [d:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.gen/sources_1/bd/design_1/ipshared/bf60/hdl/floating_point_v7_1_rfs.vhd:61495]
     1: inst/\grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/nn_inference_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del /O (INV)
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/layer1_weights_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/layer1_weights_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/layer1_weights_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/layer1_weights_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/layer1_weights_2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/layer1_weights_2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/layer1_weights_3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/layer1_weights_3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/layer1_weights_4_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/layer1_weights_4_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/layer1_weights_5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/layer1_weights_5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/layer1_weights_6_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/layer1_weights_6_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/layer1_weights_7_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/layer1_weights_7_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/layer1_weights_8_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/layer1_weights_8_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/layer1_weights_9_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/layer1_weights_9_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/layer1_weights_10_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/layer1_weights_10_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/layer1_weights_11_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/layer1_weights_11_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/layer1_weights_12_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/layer1_weights_12_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/layer1_weights_13_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/layer1_weights_13_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/layer1_weights_14_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/layer1_weights_14_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/layer1_weights_15_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/layer1_weights_15_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/layer1_weights_16_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/layer1_weights_16_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:09 . Memory (MB): peak = 1811.883 ; gain = 513.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:09 . Memory (MB): peak = 1811.883 ; gain = 513.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:02:14 . Memory (MB): peak = 1811.883 ; gain = 513.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:14 . Memory (MB): peak = 1811.883 ; gain = 513.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:02:15 . Memory (MB): peak = 1811.883 ; gain = 513.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:02:15 . Memory (MB): peak = 1811.883 ; gain = 513.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    99|
|2     |DSP48E1  |   165|
|7     |LUT1     |   263|
|8     |LUT2     |  1902|
|9     |LUT3     |  4714|
|10    |LUT4     |  3471|
|11    |LUT5     |  3245|
|12    |LUT6     |  5606|
|13    |MUXCY    |  2464|
|14    |MUXF7    |    94|
|15    |RAM16X1D |    32|
|16    |RAM16X1S |    32|
|17    |RAMB18E1 |    32|
|49    |RAMB36E1 |     1|
|50    |SRL16E   |    42|
|51    |SRLC32E  |     3|
|52    |XORCY    |   823|
|53    |FDRE     | 11216|
|54    |FDSE     |    29|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:02:15 . Memory (MB): peak = 1811.883 ; gain = 513.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 202 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:02:02 . Memory (MB): peak = 1811.883 ; gain = 126.172
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:02:16 . Memory (MB): peak = 1811.883 ; gain = 513.836
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.878 . Memory (MB): peak = 1811.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3742 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1813.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 734 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 670 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

Synth Design complete, checksum: f56329e9
INFO: [Common 17-83] Releasing license: Synthesis
756 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:28 . Memory (MB): peak = 1813.820 ; gain = 515.773
INFO: [Common 17-1381] The checkpoint 'D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/design_1_nn_inference_0_0_synth_1/design_1_nn_inference_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1813.820 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_nn_inference_0_0, cache-ID = 86b8af828a64964d
INFO: [Coretcl 2-1174] Renamed 1662 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/University_of_Colorado_Boulder/Fall2025/Embedded_AI/Prj/EMBD_FPGA/EMBD_FPGA.runs/design_1_nn_inference_0_0_synth_1/design_1_nn_inference_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_nn_inference_0_0_utilization_synth.rpt -pb design_1_nn_inference_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 22:22:38 2025...
