Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb  6 18:59:08 2020
| Host         : KEN344-03 running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file One_Digit_wrapper_clock_utilization_routed.rpt
| Design       : One_Digit_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    0 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+------+--------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------+-----------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                      | Net                                                       |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------+-----------------------------------------------------------||
| 0        | FDRE/Q          | None       | SLICE_X63Y20/AFF | X1Y0         |           4 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_26/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_26/inst/clkout - Static -
| 1        | FDRE/Q          | None       | SLICE_X65Y26/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_0/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_0/inst/clkout  - Static -
| 2        | FDRE/Q          | None       | SLICE_X64Y25/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_1/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_1/inst/clkout  - Static -
| 3        | FDRE/Q          | None       | SLICE_X62Y23/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_10/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_10/inst/clkout - Static -
| 4        | FDRE/Q          | None       | SLICE_X63Y23/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_11/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_11/inst/clkout - Static -
| 5        | FDRE/Q          | None       | SLICE_X65Y23/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_12/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_12/inst/clkout - Static -
| 6        | FDRE/Q          | None       | SLICE_X65Y22/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_13/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_13/inst/clkout - Static -
| 7        | FDRE/Q          | None       | SLICE_X65Y21/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_14/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_14/inst/clkout - Static -
| 8        | FDRE/Q          | None       | SLICE_X64Y21/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_15/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_15/inst/clkout - Static -
| 9        | FDRE/Q          | None       | SLICE_X64Y22/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_16/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_16/inst/clkout - Static -
| 10       | FDRE/Q          | None       | SLICE_X63Y22/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_17/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_17/inst/clkout - Static -
| 11       | FDRE/Q          | None       | SLICE_X62Y22/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_18/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_18/inst/clkout - Static -
| 12       | FDRE/Q          | None       | SLICE_X62Y21/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_19/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_19/inst/clkout - Static -
| 13       | FDRE/Q          | None       | SLICE_X65Y25/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_2/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_2/inst/clkout  - Static -
| 14       | FDRE/Q          | None       | SLICE_X61Y21/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_20/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_20/inst/clkout - Static -
| 15       | FDRE/Q          | None       | SLICE_X61Y20/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_21/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_21/inst/clkout - Static -
| 16       | FDRE/Q          | None       | SLICE_X61Y19/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_22/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_22/inst/clkout - Static -
| 17       | FDRE/Q          | None       | SLICE_X62Y19/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_23/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_23/inst/clkout - Static -
| 18       | FDRE/Q          | None       | SLICE_X63Y19/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_24/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_24/inst/clkout - Static -
| 19       | FDRE/Q          | None       | SLICE_X62Y20/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_25/inst/clkout_reg/Q | One_Digit_i/clk_divide_1Hz/xup_clk_divider_25/inst/clkout - Static -
| 20       | FDRE/Q          | None       | SLICE_X65Y24/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_3/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_3/inst/clkout  - Static -
| 21       | FDRE/Q          | None       | SLICE_X64Y24/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_4/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_4/inst/clkout  - Static -
| 22       | FDRE/Q          | None       | SLICE_X63Y24/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_5/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_5/inst/clkout  - Static -
| 23       | FDRE/Q          | None       | SLICE_X61Y24/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_6/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_6/inst/clkout  - Static -
| 24       | FDRE/Q          | None       | SLICE_X62Y24/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_7/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_7/inst/clkout  - Static -
| 25       | FDRE/Q          | None       | SLICE_X60Y23/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_8/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_8/inst/clkout  - Static -
| 26       | FDRE/Q          | None       | SLICE_X61Y23/AFF | X1Y0         |           1 |               1 |              |       | One_Digit_i/clk_divide_1Hz/xup_clk_divider_9/inst/clkout_reg/Q  | One_Digit_i/clk_divide_1Hz/xup_clk_divider_9/inst/clkout  - Static -
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------+-----------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   30 |  1500 |   14 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1500 |    0 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+



# Location of IO Primitives which is load of clock spine

# Location of clock ports
