uart_top.v,verilog,xil_defaultlib,../../../../../../../UART/baseline/project_3/project_3.srcs/sources_1/new/uart_top.v,incdir="../../../project_3.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../project_3.gen/sources_1/bd/design_1/ipshared/86fe/hdl"
receiver.v,systemverilog,xil_defaultlib,../../../../../../../UART/baseline/project_3/project_3.srcs/sources_1/new/receiver.v,incdir="../../../project_3.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../project_3.gen/sources_1/bd/design_1/ipshared/86fe/hdl"
transmitter.v,systemverilog,xil_defaultlib,../../../../../../../UART/baseline/project_3/project_3.srcs/sources_1/new/transmitter.v,incdir="../../../project_3.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../project_3.gen/sources_1/bd/design_1/ipshared/86fe/hdl"
uart_tb.v,verilog,xil_defaultlib,../../../../../../../UART/baseline/project_3/project_3.srcs/sim_1/new/uart_tb.v,incdir="../../../project_3.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../project_3.gen/sources_1/bd/design_1/ipshared/86fe/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
