<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element jtag_master
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element key
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element key.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "134217760";
         type = "String";
      }
   }
   element led_r
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element led_r.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "134217776";
         type = "String";
      }
   }
   element leg_g
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element leg_g.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "134217744";
         type = "String";
      }
   }
   element mm_bridge
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element sdram_controller
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sdram_controller.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element sdram_pll
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element switch
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element switch.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "134217728";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="RISCV.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="mm_bridge_s" internal="mm_bridge.s0" type="avalon" dir="end" />
 <interface
   name="pp_key"
   internal="key.external_connection"
   type="conduit"
   dir="end" />
 <interface name="pp_key_int" internal="key.irq" type="interrupt" dir="end" />
 <interface
   name="pp_led_g"
   internal="leg_g.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pp_led_r"
   internal="led_r.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pp_switch"
   internal="switch.external_connection"
   type="conduit"
   dir="end" />
 <interface name="pp_switch_int" internal="switch.irq" type="interrupt" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="sdram"
   internal="sdram_controller.wire"
   type="conduit"
   dir="end" />
 <interface
   name="sdram_clk"
   internal="sdram_pll.sdram_clk"
   type="clock"
   dir="start" />
 <module name="clk_0" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="jtag_master"
   kind="altera_jtag_avalon_master"
   version="18.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <module name="key" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module name="led_r" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="18" />
 </module>
 <module name="leg_g" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="9" />
 </module>
 <module
   name="mm_bridge"
   kind="altera_avalon_mm_bridge"
   version="18.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="1" />
  <parameter name="PIPELINE_COMMAND" value="0" />
  <parameter name="PIPELINE_RESPONSE" value="0" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="28" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
  <parameter name="USE_RESPONSE" value="0" />
 </module>
 <module
   name="sdram_controller"
   kind="altera_avalon_new_sdram_controller"
   version="18.1"
   enabled="1">
  <parameter name="TAC" value="5.5" />
  <parameter name="TMRD" value="3" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName">$${FILENAME}_sdram_controller</parameter>
  <parameter name="dataWidth" value="32" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="200.0" />
  <parameter name="refreshPeriod" value="7.8125" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="rowWidth" value="13" />
 </module>
 <module
   name="sdram_pll"
   kind="altera_up_avalon_sys_sdram_pll"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="CIII_boards" value="DE0" />
  <parameter name="CIV_boards" value="DE2-115" />
  <parameter name="CV_boards" value="DE10-Standard" />
  <parameter name="MAX10_boards" value="DE10-Lite" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="gui_outclk" value="50.0" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="other_boards" value="None" />
 </module>
 <module name="switch" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="18" />
 </module>
 <connection
   kind="avalon"
   version="18.1"
   start="mm_bridge.m0"
   end="sdram_controller.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="18.1" start="mm_bridge.m0" end="leg_g.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="18.1" start="mm_bridge.m0" end="switch.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="18.1" start="mm_bridge.m0" end="key.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="18.1" start="mm_bridge.m0" end="led_r.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000030" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="jtag_master.master"
   end="sdram_controller.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="jtag_master.master"
   end="leg_g.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="jtag_master.master"
   end="switch.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="18.1" start="jtag_master.master" end="key.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="jtag_master.master"
   end="led_r.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000030" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="18.1" start="clk_0.clk" end="sdram_pll.ref_clk" />
 <connection
   kind="clock"
   version="18.1"
   start="sdram_pll.sys_clk"
   end="sdram_controller.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="sdram_pll.sys_clk"
   end="mm_bridge.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="sdram_pll.sys_clk"
   end="jtag_master.clk" />
 <connection kind="clock" version="18.1" start="sdram_pll.sys_clk" end="leg_g.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="sdram_pll.sys_clk"
   end="switch.clk" />
 <connection kind="clock" version="18.1" start="sdram_pll.sys_clk" end="key.clk" />
 <connection kind="clock" version="18.1" start="sdram_pll.sys_clk" end="led_r.clk" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="sdram_pll.ref_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="jtag_master.master_reset"
   end="sdram_controller.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="sdram_pll.reset_source"
   end="jtag_master.clk_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="sdram_pll.reset_source"
   end="mm_bridge.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="sdram_pll.reset_source"
   end="leg_g.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="sdram_pll.reset_source"
   end="switch.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="sdram_pll.reset_source"
   end="key.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="sdram_pll.reset_source"
   end="led_r.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
