=====
SETUP
10.162
10.634
20.796
seg_ctrl_i/freq_div_i/n36_s5
10.008
10.634
seg_ctrl_i/freq_div_i/clk_out_o_s0
10.634
=====
SETUP
10.974
9.851
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n41_s4
7.272
8.333
counter_i0/n41_s1
8.752
9.851
counter_i0/count_o_16_s0
9.851
=====
SETUP
11.350
9.476
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n42_s2
7.272
8.371
counter_i0/n42_s1
8.377
9.476
counter_i0/count_o_15_s0
9.476
=====
SETUP
11.694
9.132
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n43_s2
7.272
8.304
counter_i0/n43_s1
8.310
9.132
counter_i0/count_o_14_s0
9.132
=====
SETUP
11.953
8.873
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n39_s4
6.947
7.769
counter_i0/n39_s1
7.774
8.873
counter_i0/count_o_18_s0
8.873
=====
SETUP
11.953
8.873
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n38_s2
6.947
7.769
counter_i0/n38_s1
7.774
8.873
counter_i0/count_o_19_s0
8.873
=====
SETUP
12.032
8.794
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n37_s2
6.947
7.749
counter_i0/n37_s1
8.168
8.794
counter_i0/count_o_20_s0
8.794
=====
SETUP
12.042
8.784
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n34_s2
6.462
7.264
counter_i0/n34_s1
7.685
8.784
counter_i0/count_o_23_s0
8.784
=====
SETUP
12.133
8.693
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_13_s0
1.226
1.684
counter_i0/n41_s3
2.675
3.301
counter_i0/n58_s6
4.111
5.210
counter_i0/n58_s2
5.215
6.247
counter_i0/n55_s1
7.594
8.693
counter_i0/count_o_2_s0
8.693
=====
SETUP
12.133
8.693
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_13_s0
1.226
1.684
counter_i0/n41_s3
2.675
3.301
counter_i0/n58_s6
4.111
5.210
counter_i0/n58_s2
5.215
6.247
counter_i0/n54_s1
7.594
8.693
counter_i0/count_o_3_s0
8.693
=====
SETUP
12.200
8.626
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_13_s0
1.226
1.684
counter_i0/n41_s3
2.675
3.301
counter_i0/n58_s6
4.111
5.210
counter_i0/n58_s2
5.215
6.247
counter_i0/n51_s1
7.594
8.626
counter_i0/count_o_6_s0
8.626
=====
SETUP
12.200
8.626
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_13_s0
1.226
1.684
counter_i0/n41_s3
2.675
3.301
counter_i0/n58_s6
4.111
5.210
counter_i0/n58_s2
5.215
6.247
counter_i0/n47_s1
7.594
8.626
counter_i0/count_o_10_s0
8.626
=====
SETUP
12.317
8.509
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n40_s2
6.779
7.878
counter_i0/n40_s1
7.883
8.509
counter_i0/count_o_17_s0
8.509
=====
SETUP
12.504
8.322
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n36_s2
6.462
7.284
counter_i0/n36_s4
7.290
8.322
counter_i0/count_o_21_s0
8.322
=====
SETUP
12.515
8.311
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n34_s2
6.462
7.264
counter_i0/n33_s1
7.685
8.311
counter_i0/count_o_24_s0
8.311
=====
SETUP
12.539
8.287
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_13_s0
1.226
1.684
counter_i0/n41_s3
2.675
3.301
counter_i0/n58_s6
4.111
5.210
counter_i0/n58_s2
5.215
6.247
counter_i0/n46_s1
7.465
8.287
counter_i0/count_o_11_s0
8.287
=====
SETUP
12.597
8.229
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_13_s0
1.226
1.684
counter_i0/n41_s3
2.675
3.301
counter_i0/n58_s6
4.111
5.210
counter_i0/n58_s2
5.215
6.247
counter_i0/n49_s1
7.130
8.229
counter_i0/count_o_8_s0
8.229
=====
SETUP
12.714
8.112
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_7_s0
1.226
1.684
counter_i0/n47_s3
2.996
4.095
counter_i0/n44_s2
4.920
5.952
counter_i0/n35_s2
6.462
7.284
counter_i0/n35_s3
7.290
8.112
counter_i0/count_o_22_s0
8.112
=====
SETUP
12.715
8.111
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_13_s0
1.226
1.684
counter_i0/n41_s3
2.675
3.301
counter_i0/n58_s6
4.111
5.210
counter_i0/n58_s2
5.215
6.247
counter_i0/n50_s1
7.289
8.111
counter_i0/count_o_7_s0
8.111
=====
SETUP
12.870
7.956
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_13_s0
1.226
1.684
counter_i0/n41_s3
2.675
3.301
counter_i0/n58_s6
4.111
5.210
counter_i0/n58_s2
5.215
6.247
counter_i0/n45_s1
7.134
7.956
counter_i0/count_o_12_s0
7.956
=====
SETUP
12.870
7.956
20.826
clk_ibuf
0.000
0.982
counter_i0/count_o_13_s0
1.226
1.684
counter_i0/n41_s3
2.675
3.301
counter_i0/n58_s6
4.111
5.210
counter_i0/n58_s2
5.215
6.247
counter_i0/n44_s1
7.134
7.956
counter_i0/count_o_13_s0
7.956
=====
SETUP
12.955
7.871
20.826
clk_ibuf
0.000
0.982
seg_ctrl_i/freq_div_i/counter_7_s0
1.226
1.684
seg_ctrl_i/freq_div_i/n25_s2
2.043
3.142
seg_ctrl_i/freq_div_i/n36_s2
4.293
4.918
seg_ctrl_i/freq_div_i/n36_s4
5.345
6.406
seg_ctrl_i/freq_div_i/n30_s1
6.839
7.871
seg_ctrl_i/freq_div_i/counter_5_s0
7.871
=====
SETUP
13.027
7.799
20.826
clk_ibuf
0.000
0.982
seg_ctrl_i/freq_div_i/counter_7_s0
1.226
1.684
seg_ctrl_i/freq_div_i/n25_s2
2.043
3.142
seg_ctrl_i/freq_div_i/n36_s2
4.293
4.918
seg_ctrl_i/freq_div_i/n36_s4
5.345
6.444
seg_ctrl_i/freq_div_i/n32_s1
6.977
7.799
seg_ctrl_i/freq_div_i/counter_3_s0
7.799
=====
SETUP
6.617
16.190
22.808
rst_s2
13.600
14.699
seg_ctrl_i/shift_reg_i/reg_out_o_0_s7
16.190
=====
SETUP
7.699
15.465
23.164
rst_s2
13.600
14.661
seg_ctrl_i/shift_reg_i/reg_out_o_0_s7
15.465
=====
HOLD
-0.685
0.374
1.059
seg_ctrl_i/freq_div_i/n36_s5
0.002
0.374
seg_ctrl_i/freq_div_i/clk_out_o_s0
0.374
=====
HOLD
0.178
2.561
2.383
clk_ibuf
0.000
0.844
state_ctrl_i/count_en_o_s0
1.029
1.362
i6/CNT_GEN[0].counter_i0/cout_o_s0
2.561
=====
HOLD
0.178
2.561
2.383
clk_ibuf
0.000
0.844
state_ctrl_i/count_en_o_s0
1.029
1.362
i6/CNT_GEN[0].counter_i0/count_o_0_s0
2.561
=====
HOLD
0.489
2.872
2.383
clk_ibuf
0.000
0.844
state_ctrl_i/count_en_o_s0
1.029
1.362
i6/CNT_GEN[0].counter_i0/count_o_1_s0
2.872
=====
HOLD
0.489
2.872
2.383
clk_ibuf
0.000
0.844
state_ctrl_i/count_en_o_s0
1.029
1.362
i6/CNT_GEN[0].counter_i0/count_o_2_s0
2.872
=====
HOLD
0.489
2.872
2.383
clk_ibuf
0.000
0.844
state_ctrl_i/count_en_o_s0
1.029
1.362
i6/CNT_GEN[0].counter_i0/count_o_3_s0
2.872
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
seg_ctrl_i/freq_div_i/counter_1_s0
1.029
1.362
seg_ctrl_i/freq_div_i/n34_s1
1.365
1.737
seg_ctrl_i/freq_div_i/counter_1_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
seg_ctrl_i/freq_div_i/counter_5_s0
1.029
1.362
seg_ctrl_i/freq_div_i/n30_s1
1.365
1.737
seg_ctrl_i/freq_div_i/counter_5_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
seg_ctrl_i/freq_div_i/counter_7_s0
1.029
1.362
seg_ctrl_i/freq_div_i/n28_s3
1.365
1.737
seg_ctrl_i/freq_div_i/counter_7_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
seg_ctrl_i/freq_div_i/counter_10_s0
1.029
1.362
seg_ctrl_i/freq_div_i/n25_s1
1.365
1.737
seg_ctrl_i/freq_div_i/counter_10_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
counter_i0/count_o_12_s0
1.029
1.362
counter_i0/n45_s1
1.365
1.737
counter_i0/count_o_12_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
counter_i0/count_o_13_s0
1.029
1.362
counter_i0/n44_s1
1.365
1.737
counter_i0/count_o_13_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
FREQ_DIV_GEN[2].freq_div_i/clk_out_o_s0
1.029
1.362
FREQ_DIV_GEN[2].freq_div_i/n14_s1
1.365
1.737
FREQ_DIV_GEN[2].freq_div_i/clk_out_o_s0
1.737
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
FREQ_DIV_GEN[1].freq_div_i/clk_out_o_s0
1.029
1.362
FREQ_DIV_GEN[1].freq_div_i/n12_s2
1.365
1.737
FREQ_DIV_GEN[1].freq_div_i/clk_out_o_s0
1.737
=====
HOLD
0.708
1.937
1.230
i6/CNT_GEN[3].counter_i0/count_o_1_s0
1.230
1.563
i6/CNT_GEN[3].counter_i0/n14_s1
1.565
1.937
i6/CNT_GEN[3].counter_i0/count_o_1_s0
1.937
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
seg_ctrl_i/freq_div_i/counter_11_s0
1.029
1.362
seg_ctrl_i/freq_div_i/n24_s1
1.366
1.738
seg_ctrl_i/freq_div_i/counter_11_s0
1.738
=====
HOLD
0.709
1.989
1.280
i6/CNT_GEN[7].counter_i0/count_o_2_s0
1.280
1.614
i6/CNT_GEN[7].counter_i0/n13_s1
1.617
1.989
i6/CNT_GEN[7].counter_i0/count_o_2_s0
1.989
=====
HOLD
0.709
3.047
2.338
clk_in_i_ibuf
0.000
0.844
i6/CNT_GEN[0].counter_i0/count_o_0_s0
2.338
2.671
i6/CNT_GEN[0].counter_i0/n15_s1
2.675
3.047
i6/CNT_GEN[0].counter_i0/count_o_0_s0
3.047
=====
HOLD
0.709
3.047
2.338
clk_in_i_ibuf
0.000
0.844
i6/CNT_GEN[0].counter_i0/count_o_2_s0
2.338
2.671
i6/CNT_GEN[0].counter_i0/n13_s1
2.675
3.047
i6/CNT_GEN[0].counter_i0/count_o_2_s0
3.047
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
counter_i0/count_o_7_s0
1.029
1.362
counter_i0/n50_s1
1.366
1.738
counter_i0/count_o_7_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
counter_i0/count_o_8_s0
1.029
1.362
counter_i0/n49_s1
1.366
1.738
counter_i0/count_o_8_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
counter_i0/count_o_18_s0
1.029
1.362
counter_i0/n39_s1
1.366
1.738
counter_i0/count_o_18_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
counter_i0/count_o_22_s0
1.029
1.362
counter_i0/n35_s3
1.366
1.738
counter_i0/count_o_22_s0
1.738
=====
HOLD
0.709
1.939
1.230
i6/CNT_GEN[2].counter_i0/count_o_0_s0
1.230
1.563
i6/CNT_GEN[2].counter_i0/n15_s1
1.567
1.939
i6/CNT_GEN[2].counter_i0/count_o_0_s0
1.939
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
seg_ctrl_i/freq_div_i/counter_0_s0
1.029
1.362
seg_ctrl_i/freq_div_i/n35_s2
1.367
1.739
seg_ctrl_i/freq_div_i/counter_0_s0
1.739
