$version Generated by VerilatedVcd $end
$date Fri Sep 15 16:08:39 2023
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  4 ' io_alu_Op [3:0] $end
  $var wire 32 % io_in_A [31:0] $end
  $var wire 32 & io_in_B [31:0] $end
  $var wire 32 ( io_out [31:0] $end
  $var wire  1 $ reset $end
  $scope module ALU $end
   $var wire  1 # clock $end
   $var wire  4 ' io_alu_Op [3:0] $end
   $var wire 32 % io_in_A [31:0] $end
   $var wire 32 & io_in_B [31:0] $end
   $var wire 32 ( io_out [31:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b0000 '
b00000000000000000000000000000000 (
#1
1#
#2
0#
0$
b00000000000000000000000000000010 %
b00000000000000000000000000001000 &
b0001 '
b00000000000000000000001000000000 (
#3
1#
#4
0#
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b0000 '
b00000000000000000000000000000000 (
#5
1#
