// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _network_HH_
#define _network_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "padding2d_fix16.h"
#include "padding2d_fix16_3.h"
#include "padding2d_fix16_1.h"
#include "padding2d_fix16_2.h"
#include "depthwise_conv2d_fix_1.h"
#include "depthwise_conv2d_fix_2.h"
#include "depthwise_conv2d_fix_3.h"
#include "depthwise_conv2d_fix_4.h"
#include "depthwise_conv2d_fix.h"
#include "max_pooling2d_fix16_1.h"
#include "pointwise_conv2d_fix_3.h"
#include "pointwise_conv2d_fix_2.h"
#include "pointwise_conv2d_fix.h"
#include "pointwise_conv2d_fix_4.h"
#include "max_pooling2d_fix16.h"
#include "pointwise_conv2d_fix_1.h"
#include "up_sampling2d_fix16.h"
#include "up_sampling2d_fix16_1.h"
#include "padding2d_fix16_4.h"
#include "network_Padding2D_0_array.h"
#include "network_SeparableConv2D_0_m_s.h"
#include "network_SeparableConv2D_0_ar.h"
#include "network_MaxPooling2D_0_array.h"
#include "network_Padding2D_1_array.h"
#include "network_SeparableConv2D_1_ar.h"
#include "network_MaxPooling2D_1_array.h"
#include "network_Padding2D_2_array.h"
#include "network_Padding2D_3_array.h"
#include "network_Padding2D_4_array.h"
#include "network_input_0_array_0.h"
#include "network_out_0_keep_V.h"
#include "network_out_0_id_V.h"
#include "network_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct network : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<16> > input_data_TDATA;
    sc_in< sc_logic > input_data_TVALID;
    sc_out< sc_logic > input_data_TREADY;
    sc_in< sc_lv<2> > input_data_TKEEP;
    sc_in< sc_lv<2> > input_data_TSTRB;
    sc_in< sc_lv<1> > input_data_TUSER;
    sc_in< sc_lv<1> > input_data_TLAST;
    sc_in< sc_lv<1> > input_data_TID;
    sc_in< sc_lv<1> > input_data_TDEST;
    sc_out< sc_lv<16> > output_data_TDATA;
    sc_out< sc_logic > output_data_TVALID;
    sc_in< sc_logic > output_data_TREADY;
    sc_out< sc_lv<2> > output_data_TKEEP;
    sc_out< sc_lv<2> > output_data_TSTRB;
    sc_out< sc_lv<1> > output_data_TUSER;
    sc_out< sc_lv<1> > output_data_TLAST;
    sc_out< sc_lv<1> > output_data_TID;
    sc_out< sc_lv<1> > output_data_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    network(sc_module_name name);
    SC_HAS_PROCESS(network);

    ~network();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    network_Padding2D_0_array* Padding2D_0_array_U;
    network_SeparableConv2D_0_m_s* SeparableConv2D_0_m_s_U;
    network_SeparableConv2D_0_ar* SeparableConv2D_0_ar_U;
    network_MaxPooling2D_0_array* MaxPooling2D_0_array_U;
    network_Padding2D_1_array* Padding2D_1_array_U;
    network_MaxPooling2D_0_array* SeparableConv2D_1_m_s_U;
    network_SeparableConv2D_1_ar* SeparableConv2D_1_ar_U;
    network_MaxPooling2D_1_array* MaxPooling2D_1_array_U;
    network_Padding2D_2_array* Padding2D_2_array_U;
    network_MaxPooling2D_1_array* SeparableConv2D_2_m_s_U;
    network_MaxPooling2D_1_array* SeparableConv2D_2_ar_U;
    network_SeparableConv2D_1_ar* UpSampling2D_0_array_U;
    network_Padding2D_3_array* Padding2D_3_array_U;
    network_SeparableConv2D_1_ar* SeparableConv2D_3_m_s_U;
    network_MaxPooling2D_0_array* SeparableConv2D_3_ar_U;
    network_SeparableConv2D_0_ar* UpSampling2D_1_array_U;
    network_Padding2D_4_array* Padding2D_4_array_U;
    network_SeparableConv2D_0_ar* SeparableConv2D_4_m_s_U;
    network_SeparableConv2D_0_m_s* SeparableConv2D_4_ar_U;
    network_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* network_AXILiteS_s_axi_U;
    network_input_0_array_0* input_0_array_0_U;
    network_out_0_keep_V* out_0_keep_V_U;
    network_out_0_keep_V* out_0_strb_V_U;
    network_out_0_id_V* out_0_id_V_U;
    network_out_0_id_V* out_0_dest_V_U;
    padding2d_fix16* grp_padding2d_fix16_fu_506;
    padding2d_fix16_3* grp_padding2d_fix16_3_fu_519;
    padding2d_fix16_1* grp_padding2d_fix16_1_fu_532;
    padding2d_fix16_2* grp_padding2d_fix16_2_fu_545;
    depthwise_conv2d_fix_1* grp_depthwise_conv2d_fix_1_fu_558;
    depthwise_conv2d_fix_2* grp_depthwise_conv2d_fix_2_fu_573;
    depthwise_conv2d_fix_3* grp_depthwise_conv2d_fix_3_fu_588;
    depthwise_conv2d_fix_4* grp_depthwise_conv2d_fix_4_fu_603;
    depthwise_conv2d_fix* grp_depthwise_conv2d_fix_fu_618;
    max_pooling2d_fix16_1* grp_max_pooling2d_fix16_1_fu_633;
    pointwise_conv2d_fix_3* grp_pointwise_conv2d_fix_3_fu_646;
    pointwise_conv2d_fix_2* grp_pointwise_conv2d_fix_2_fu_660;
    pointwise_conv2d_fix* grp_pointwise_conv2d_fix_fu_674;
    pointwise_conv2d_fix_4* grp_pointwise_conv2d_fix_4_fu_688;
    max_pooling2d_fix16* grp_max_pooling2d_fix16_fu_702;
    pointwise_conv2d_fix_1* grp_pointwise_conv2d_fix_1_fu_715;
    up_sampling2d_fix16* grp_up_sampling2d_fix16_fu_727;
    up_sampling2d_fix16_1* grp_up_sampling2d_fix16_1_fu_740;
    padding2d_fix16_4* grp_padding2d_fix16_4_fu_753;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<47> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_data_out;
    sc_signal< sc_logic > input_data_V_data_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_data_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_data_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_data_V_0_ack_out;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_payload_A;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_data_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_data_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_data_V_0_sel;
    sc_signal< sc_logic > input_data_V_data_V_0_load_A;
    sc_signal< sc_logic > input_data_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_data_V_0_state;
    sc_signal< sc_logic > input_data_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_data_out;
    sc_signal< sc_logic > input_data_V_keep_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_keep_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_keep_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_keep_V_0_ack_out;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_payload_A;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_keep_V_0_sel;
    sc_signal< sc_logic > input_data_V_keep_V_0_load_A;
    sc_signal< sc_logic > input_data_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_state;
    sc_signal< sc_logic > input_data_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_data_out;
    sc_signal< sc_logic > input_data_V_strb_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_strb_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_strb_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_strb_V_0_ack_out;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_payload_A;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_strb_V_0_sel;
    sc_signal< sc_logic > input_data_V_strb_V_0_load_A;
    sc_signal< sc_logic > input_data_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_state;
    sc_signal< sc_logic > input_data_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_V_id_V_0_data_out;
    sc_signal< sc_logic > input_data_V_id_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_id_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_id_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_id_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_V_id_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_V_id_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_id_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_id_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_id_V_0_sel;
    sc_signal< sc_logic > input_data_V_id_V_0_load_A;
    sc_signal< sc_logic > input_data_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_id_V_0_state;
    sc_signal< sc_logic > input_data_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_V_dest_V_0_data_out;
    sc_signal< sc_logic > input_data_V_dest_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_dest_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_dest_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_V_dest_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_V_dest_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_dest_V_0_sel;
    sc_signal< sc_logic > input_data_V_dest_V_0_load_A;
    sc_signal< sc_logic > input_data_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_dest_V_0_state;
    sc_signal< sc_logic > input_data_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_data_out;
    sc_signal< sc_logic > output_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_data_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_data_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_payload_A;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_data_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_data_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_data_V_1_sel;
    sc_signal< sc_logic > output_data_V_data_V_1_load_A;
    sc_signal< sc_logic > output_data_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_data_V_1_state;
    sc_signal< sc_logic > output_data_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_data_out;
    sc_signal< sc_logic > output_data_V_keep_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_keep_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_keep_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_keep_V_1_ack_out;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_payload_A;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel;
    sc_signal< sc_logic > output_data_V_keep_V_1_load_A;
    sc_signal< sc_logic > output_data_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_state;
    sc_signal< sc_logic > output_data_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_data_out;
    sc_signal< sc_logic > output_data_V_strb_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_strb_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_strb_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_strb_V_1_ack_out;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_payload_A;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel;
    sc_signal< sc_logic > output_data_V_strb_V_1_load_A;
    sc_signal< sc_logic > output_data_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_state;
    sc_signal< sc_logic > output_data_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_data_out;
    sc_signal< sc_logic > output_data_V_user_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_user_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_user_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_user_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_user_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_user_V_1_sel;
    sc_signal< sc_logic > output_data_V_user_V_1_load_A;
    sc_signal< sc_logic > output_data_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_user_V_1_state;
    sc_signal< sc_logic > output_data_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_data_out;
    sc_signal< sc_logic > output_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_last_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_last_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_last_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_last_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_last_V_1_sel;
    sc_signal< sc_logic > output_data_V_last_V_1_load_A;
    sc_signal< sc_logic > output_data_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_last_V_1_state;
    sc_signal< sc_logic > output_data_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_data_out;
    sc_signal< sc_logic > output_data_V_id_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_id_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_id_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_id_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_id_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_id_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_id_V_1_sel;
    sc_signal< sc_logic > output_data_V_id_V_1_load_A;
    sc_signal< sc_logic > output_data_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_id_V_1_state;
    sc_signal< sc_logic > output_data_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_data_out;
    sc_signal< sc_logic > output_data_V_dest_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_dest_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_dest_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel;
    sc_signal< sc_logic > output_data_V_dest_V_1_load_A;
    sc_signal< sc_logic > output_data_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_dest_V_1_state;
    sc_signal< sc_logic > output_data_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<16> > Padding2D_0_width;
    sc_signal< sc_lv<10> > Padding2D_0_array_address0;
    sc_signal< sc_logic > Padding2D_0_array_ce0;
    sc_signal< sc_logic > Padding2D_0_array_we0;
    sc_signal< sc_lv<16> > Padding2D_0_array_q0;
    sc_signal< sc_lv<16> > Padding2D_0_depth;
    sc_signal< sc_lv<16> > Padding2D_0_height;
    sc_signal< sc_lv<16> > SeparableConv2D_0_de;
    sc_signal< sc_lv<16> > SeparableConv2D_0_he;
    sc_signal< sc_lv<16> > SeparableConv2D_0_wi;
    sc_signal< sc_lv<10> > SeparableConv2D_0_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_0_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_0_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_0_m_s_q0;
    sc_signal< sc_lv<14> > SeparableConv2D_0_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_0_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_0_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_0_ar_q0;
    sc_signal< sc_lv<16> > MaxPooling2D_0_depth;
    sc_signal< sc_lv<16> > MaxPooling2D_0_heigh;
    sc_signal< sc_lv<16> > MaxPooling2D_0_width;
    sc_signal< sc_lv<12> > MaxPooling2D_0_array_address0;
    sc_signal< sc_logic > MaxPooling2D_0_array_ce0;
    sc_signal< sc_logic > MaxPooling2D_0_array_we0;
    sc_signal< sc_lv<16> > MaxPooling2D_0_array_q0;
    sc_signal< sc_lv<16> > Padding2D_1_height;
    sc_signal< sc_lv<16> > Padding2D_1_width;
    sc_signal< sc_lv<12> > Padding2D_1_array_address0;
    sc_signal< sc_logic > Padding2D_1_array_ce0;
    sc_signal< sc_logic > Padding2D_1_array_we0;
    sc_signal< sc_lv<16> > Padding2D_1_array_q0;
    sc_signal< sc_lv<16> > Padding2D_1_depth;
    sc_signal< sc_lv<16> > SeparableConv2D_1_de;
    sc_signal< sc_lv<16> > SeparableConv2D_1_he;
    sc_signal< sc_lv<16> > SeparableConv2D_1_wi;
    sc_signal< sc_lv<12> > SeparableConv2D_1_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_1_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_1_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_1_m_s_q0;
    sc_signal< sc_lv<11> > SeparableConv2D_1_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_1_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_1_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_1_ar_q0;
    sc_signal< sc_lv<16> > MaxPooling2D_1_depth;
    sc_signal< sc_lv<16> > MaxPooling2D_1_heigh;
    sc_signal< sc_lv<16> > MaxPooling2D_1_width;
    sc_signal< sc_lv<9> > MaxPooling2D_1_array_address0;
    sc_signal< sc_logic > MaxPooling2D_1_array_ce0;
    sc_signal< sc_logic > MaxPooling2D_1_array_we0;
    sc_signal< sc_lv<16> > MaxPooling2D_1_array_q0;
    sc_signal< sc_lv<16> > Padding2D_2_height;
    sc_signal< sc_lv<16> > Padding2D_2_width;
    sc_signal< sc_lv<10> > Padding2D_2_array_address0;
    sc_signal< sc_logic > Padding2D_2_array_ce0;
    sc_signal< sc_logic > Padding2D_2_array_we0;
    sc_signal< sc_lv<16> > Padding2D_2_array_q0;
    sc_signal< sc_lv<16> > Padding2D_2_depth;
    sc_signal< sc_lv<16> > SeparableConv2D_2_de;
    sc_signal< sc_lv<16> > SeparableConv2D_2_he;
    sc_signal< sc_lv<16> > SeparableConv2D_2_wi;
    sc_signal< sc_lv<9> > SeparableConv2D_2_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_2_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_2_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_2_m_s_q0;
    sc_signal< sc_lv<9> > SeparableConv2D_2_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_2_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_2_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_2_ar_q0;
    sc_signal< sc_lv<16> > UpSampling2D_0_depth;
    sc_signal< sc_lv<16> > UpSampling2D_0_heigh;
    sc_signal< sc_lv<16> > UpSampling2D_0_width;
    sc_signal< sc_lv<11> > UpSampling2D_0_array_address0;
    sc_signal< sc_logic > UpSampling2D_0_array_ce0;
    sc_signal< sc_logic > UpSampling2D_0_array_we0;
    sc_signal< sc_lv<16> > UpSampling2D_0_array_q0;
    sc_signal< sc_lv<16> > Padding2D_3_height;
    sc_signal< sc_lv<16> > Padding2D_3_width;
    sc_signal< sc_lv<11> > Padding2D_3_array_address0;
    sc_signal< sc_logic > Padding2D_3_array_ce0;
    sc_signal< sc_logic > Padding2D_3_array_we0;
    sc_signal< sc_lv<16> > Padding2D_3_array_q0;
    sc_signal< sc_lv<16> > Padding2D_3_depth;
    sc_signal< sc_lv<16> > SeparableConv2D_3_de;
    sc_signal< sc_lv<16> > SeparableConv2D_3_he;
    sc_signal< sc_lv<16> > SeparableConv2D_3_wi;
    sc_signal< sc_lv<11> > SeparableConv2D_3_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_3_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_3_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_3_m_s_q0;
    sc_signal< sc_lv<12> > SeparableConv2D_3_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_3_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_3_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_3_ar_q0;
    sc_signal< sc_lv<16> > UpSampling2D_1_depth;
    sc_signal< sc_lv<16> > UpSampling2D_1_heigh;
    sc_signal< sc_lv<16> > UpSampling2D_1_width;
    sc_signal< sc_lv<14> > UpSampling2D_1_array_address0;
    sc_signal< sc_logic > UpSampling2D_1_array_ce0;
    sc_signal< sc_logic > UpSampling2D_1_array_we0;
    sc_signal< sc_lv<16> > UpSampling2D_1_array_q0;
    sc_signal< sc_lv<16> > Padding2D_4_height;
    sc_signal< sc_lv<16> > Padding2D_4_width;
    sc_signal< sc_lv<14> > Padding2D_4_array_address0;
    sc_signal< sc_logic > Padding2D_4_array_ce0;
    sc_signal< sc_logic > Padding2D_4_array_we0;
    sc_signal< sc_lv<16> > Padding2D_4_array_q0;
    sc_signal< sc_lv<16> > Padding2D_4_depth;
    sc_signal< sc_lv<16> > SeparableConv2D_4_de;
    sc_signal< sc_lv<16> > SeparableConv2D_4_he;
    sc_signal< sc_lv<16> > SeparableConv2D_4_wi;
    sc_signal< sc_lv<14> > SeparableConv2D_4_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_4_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_4_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_4_m_s_q0;
    sc_signal< sc_lv<10> > SeparableConv2D_4_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_4_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_4_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_4_ar_q0;
    sc_signal< sc_logic > input_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > exitcond_fu_1174_p2;
    sc_signal< sc_logic > output_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<16> > reg_950;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond2_fu_1132_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<16> > reg_956;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > reg_963;
    sc_signal< sc_lv<16> > reg_970;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<16> > reg_976;
    sc_signal< sc_lv<16> > reg_982;
    sc_signal< sc_lv<16> > reg_988;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<16> > reg_994;
    sc_signal< sc_lv<16> > reg_1000;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<16> > reg_1007;
    sc_signal< sc_lv<16> > reg_1014;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<16> > reg_1020;
    sc_signal< sc_lv<16> > reg_1026;
    sc_signal< sc_lv<16> > reg_1032;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<16> > reg_1038;
    sc_signal< sc_lv<16> > reg_1044;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<16> > reg_1051;
    sc_signal< sc_lv<16> > reg_1058;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<16> > reg_1064;
    sc_signal< sc_lv<16> > reg_1070;
    sc_signal< sc_lv<16> > reg_1076;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<16> > reg_1082;
    sc_signal< sc_lv<16> > reg_1088;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<16> > reg_1095;
    sc_signal< sc_lv<16> > reg_1102;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<16> > reg_1108;
    sc_signal< sc_lv<16> > reg_1114;
    sc_signal< sc_lv<16> > reg_1120;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<16> > reg_1126;
    sc_signal< sc_lv<5> > height_4_fu_1138_p2;
    sc_signal< sc_lv<5> > height_4_reg_1532;
    sc_signal< sc_lv<11> > tmp_3_fu_1168_p2;
    sc_signal< sc_lv<11> > tmp_3_reg_1537;
    sc_signal< sc_lv<5> > width_6_fu_1180_p2;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<32> > depth_fu_1289_p2;
    sc_signal< sc_lv<32> > depth_reg_1625;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<38> > tmp_6_fu_1319_p2;
    sc_signal< sc_lv<38> > tmp_6_reg_1630;
    sc_signal< sc_lv<1> > tmp_86_fu_1283_p2;
    sc_signal< sc_lv<32> > height_3_fu_1335_p2;
    sc_signal< sc_lv<32> > height_3_reg_1638;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<11> > tmp_11_fu_1374_p2;
    sc_signal< sc_lv<11> > tmp_11_reg_1643;
    sc_signal< sc_lv<1> > tmp_89_fu_1329_p2;
    sc_signal< sc_lv<11> > tmp_14_fu_1404_p2;
    sc_signal< sc_lv<11> > tmp_14_reg_1648;
    sc_signal< sc_lv<17> > tmp_93_cast_fu_1414_p1;
    sc_signal< sc_lv<17> > tmp_93_cast_reg_1653;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<32> > width_7_fu_1424_p2;
    sc_signal< sc_lv<32> > width_7_reg_1661;
    sc_signal< sc_lv<1> > tmp_91_fu_1418_p2;
    sc_signal< sc_lv<11> > tmp_16_fu_1444_p2;
    sc_signal< sc_lv<11> > tmp_16_reg_1671;
    sc_signal< sc_lv<1> > tmp_user_V_fu_1461_p2;
    sc_signal< sc_lv<1> > tmp_user_V_reg_1676;
    sc_signal< sc_lv<1> > tmp_94_fu_1481_p2;
    sc_signal< sc_lv<1> > tmp_94_reg_1681;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<16> > tmp_data_V_1_reg_1705;
    sc_signal< sc_lv<2> > out_0_keep_V_q0;
    sc_signal< sc_lv<2> > out_0_strb_V_q0;
    sc_signal< sc_lv<1> > out_0_id_V_q0;
    sc_signal< sc_lv<1> > out_0_dest_V_q0;
    sc_signal< sc_lv<10> > input_0_array_0_address0;
    sc_signal< sc_logic > input_0_array_0_ce0;
    sc_signal< sc_logic > input_0_array_0_we0;
    sc_signal< sc_lv<16> > input_0_array_0_q0;
    sc_signal< sc_lv<10> > out_0_keep_V_address0;
    sc_signal< sc_logic > out_0_keep_V_ce0;
    sc_signal< sc_logic > out_0_keep_V_we0;
    sc_signal< sc_lv<10> > out_0_strb_V_address0;
    sc_signal< sc_logic > out_0_strb_V_ce0;
    sc_signal< sc_logic > out_0_strb_V_we0;
    sc_signal< sc_lv<10> > out_0_id_V_address0;
    sc_signal< sc_logic > out_0_id_V_ce0;
    sc_signal< sc_logic > out_0_id_V_we0;
    sc_signal< sc_lv<10> > out_0_dest_V_address0;
    sc_signal< sc_logic > out_0_dest_V_ce0;
    sc_signal< sc_logic > out_0_dest_V_we0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_506_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_506_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_506_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_506_ap_ready;
    sc_signal< sc_lv<14> > grp_padding2d_fix16_fu_506_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_506_input_r_ce0;
    sc_signal< sc_lv<14> > grp_padding2d_fix16_fu_506_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_506_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_506_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_fu_506_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_519_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_519_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_519_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_519_ap_ready;
    sc_signal< sc_lv<12> > grp_padding2d_fix16_3_fu_519_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_519_input_r_ce0;
    sc_signal< sc_lv<12> > grp_padding2d_fix16_3_fu_519_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_519_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_519_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_3_fu_519_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_532_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_532_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_532_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_532_ap_ready;
    sc_signal< sc_lv<11> > grp_padding2d_fix16_1_fu_532_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_532_input_r_ce0;
    sc_signal< sc_lv<11> > grp_padding2d_fix16_1_fu_532_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_532_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_532_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_1_fu_532_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_545_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_545_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_545_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_545_ap_ready;
    sc_signal< sc_lv<9> > grp_padding2d_fix16_2_fu_545_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_545_input_r_ce0;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_2_fu_545_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_545_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_545_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_2_fu_545_output_r_d0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_558_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_558_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_558_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_558_ap_ready;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_1_fu_558_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_558_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_558_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_1_fu_558_output_r_d0;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_1_fu_558_Padding2D_4_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_558_Padding2D_4_array_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_573_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_573_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_573_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_573_ap_ready;
    sc_signal< sc_lv<12> > grp_depthwise_conv2d_fix_2_fu_573_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_573_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_573_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_2_fu_573_output_r_d0;
    sc_signal< sc_lv<12> > grp_depthwise_conv2d_fix_2_fu_573_Padding2D_1_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_573_Padding2D_1_array_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_588_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_588_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_588_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_588_ap_ready;
    sc_signal< sc_lv<11> > grp_depthwise_conv2d_fix_3_fu_588_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_588_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_588_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_3_fu_588_output_r_d0;
    sc_signal< sc_lv<11> > grp_depthwise_conv2d_fix_3_fu_588_Padding2D_3_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_588_Padding2D_3_array_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_603_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_603_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_603_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_603_ap_ready;
    sc_signal< sc_lv<9> > grp_depthwise_conv2d_fix_4_fu_603_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_603_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_603_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_4_fu_603_output_r_d0;
    sc_signal< sc_lv<10> > grp_depthwise_conv2d_fix_4_fu_603_Padding2D_2_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_603_Padding2D_2_array_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_618_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_618_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_618_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_618_ap_ready;
    sc_signal< sc_lv<10> > grp_depthwise_conv2d_fix_fu_618_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_618_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_618_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_fu_618_output_r_d0;
    sc_signal< sc_lv<10> > grp_depthwise_conv2d_fix_fu_618_Padding2D_0_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_618_Padding2D_0_array_ce0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_633_ap_start;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_633_ap_done;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_633_ap_idle;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_633_ap_ready;
    sc_signal< sc_lv<14> > grp_max_pooling2d_fix16_1_fu_633_SeparableConv2D_0_ar_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_633_SeparableConv2D_0_ar_ce0;
    sc_signal< sc_lv<12> > grp_max_pooling2d_fix16_1_fu_633_MaxPooling2D_0_array_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_633_MaxPooling2D_0_array_ce0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_633_MaxPooling2D_0_array_we0;
    sc_signal< sc_lv<16> > grp_max_pooling2d_fix16_1_fu_633_MaxPooling2D_0_array_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_646_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_646_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_646_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_646_ap_ready;
    sc_signal< sc_lv<12> > grp_pointwise_conv2d_fix_3_fu_646_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_646_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_646_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_3_fu_646_output_r_d0;
    sc_signal< sc_lv<11> > grp_pointwise_conv2d_fix_3_fu_646_SeparableConv2D_3_m_s_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_646_SeparableConv2D_3_m_s_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_660_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_660_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_660_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_660_ap_ready;
    sc_signal< sc_lv<11> > grp_pointwise_conv2d_fix_2_fu_660_SeparableConv2D_1_ar_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_660_SeparableConv2D_1_ar_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_660_SeparableConv2D_1_ar_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_2_fu_660_SeparableConv2D_1_ar_d0;
    sc_signal< sc_lv<12> > grp_pointwise_conv2d_fix_2_fu_660_SeparableConv2D_1_m_s_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_660_SeparableConv2D_1_m_s_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_674_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_674_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_674_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_674_ap_ready;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_fu_674_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_674_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_674_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_fu_674_output_r_d0;
    sc_signal< sc_lv<10> > grp_pointwise_conv2d_fix_fu_674_SeparableConv2D_0_m_s_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_674_SeparableConv2D_0_m_s_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_688_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_688_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_688_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_688_ap_ready;
    sc_signal< sc_lv<9> > grp_pointwise_conv2d_fix_4_fu_688_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_688_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_688_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_4_fu_688_output_r_d0;
    sc_signal< sc_lv<9> > grp_pointwise_conv2d_fix_4_fu_688_SeparableConv2D_2_m_s_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_688_SeparableConv2D_2_m_s_ce0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_702_ap_start;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_702_ap_done;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_702_ap_idle;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_702_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pooling2d_fix16_fu_702_input_r_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_702_input_r_ce0;
    sc_signal< sc_lv<9> > grp_max_pooling2d_fix16_fu_702_MaxPooling2D_1_array_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_702_MaxPooling2D_1_array_ce0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_702_MaxPooling2D_1_array_we0;
    sc_signal< sc_lv<16> > grp_max_pooling2d_fix16_fu_702_MaxPooling2D_1_array_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_715_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_715_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_715_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_715_ap_ready;
    sc_signal< sc_lv<10> > grp_pointwise_conv2d_fix_1_fu_715_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_715_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_715_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_1_fu_715_output_r_d0;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_1_fu_715_SeparableConv2D_4_m_s_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_715_SeparableConv2D_4_m_s_ce0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_727_ap_start;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_727_ap_done;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_727_ap_idle;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_727_ap_ready;
    sc_signal< sc_lv<12> > grp_up_sampling2d_fix16_fu_727_SeparableConv2D_3_ar_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_727_SeparableConv2D_3_ar_ce0;
    sc_signal< sc_lv<14> > grp_up_sampling2d_fix16_fu_727_UpSampling2D_1_array_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_727_UpSampling2D_1_array_ce0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_727_UpSampling2D_1_array_we0;
    sc_signal< sc_lv<16> > grp_up_sampling2d_fix16_fu_727_UpSampling2D_1_array_d0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_740_ap_start;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_740_ap_done;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_740_ap_idle;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_740_ap_ready;
    sc_signal< sc_lv<9> > grp_up_sampling2d_fix16_1_fu_740_SeparableConv2D_2_ar_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_740_SeparableConv2D_2_ar_ce0;
    sc_signal< sc_lv<11> > grp_up_sampling2d_fix16_1_fu_740_UpSampling2D_0_array_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_740_UpSampling2D_0_array_ce0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_740_UpSampling2D_0_array_we0;
    sc_signal< sc_lv<16> > grp_up_sampling2d_fix16_1_fu_740_UpSampling2D_0_array_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_753_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_753_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_753_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_753_ap_ready;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_4_fu_753_input_0_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_753_input_0_ce0;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_4_fu_753_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_753_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_753_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_4_fu_753_output_r_d0;
    sc_signal< sc_lv<5> > height_reg_432;
    sc_signal< sc_lv<5> > width_reg_443;
    sc_signal< sc_lv<32> > depth7_reg_454;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<32> > height8_reg_466;
    sc_signal< sc_lv<32> > width9_reg_478;
    sc_signal< sc_lv<1> > tmp_last_V_reg_490;
    sc_signal< sc_lv<1> > tmp_98_fu_1523_p2;
    sc_signal< sc_lv<1> > tmp_96_fu_1508_p2;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_506_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_519_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_532_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_545_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_558_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_573_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_588_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_603_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_618_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_633_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_646_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_660_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_674_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_688_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_702_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_715_ap_start_reg;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_727_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_740_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_753_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > tmp_7_cast_fu_1220_p1;
    sc_signal< sc_lv<64> > tmp_15_cast_fu_1439_p1;
    sc_signal< sc_lv<64> > tmp_16_cast_fu_1487_p1;
    sc_signal< sc_lv<10> > tmp_1_fu_1144_p3;
    sc_signal< sc_lv<7> > tmp_2_fu_1156_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_1152_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_1164_p1;
    sc_signal< sc_lv<11> > tmp_88_cast_fu_1211_p1;
    sc_signal< sc_lv<11> > tmp_7_fu_1215_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_1279_p1;
    sc_signal< sc_lv<37> > tmp_4_fu_1295_p3;
    sc_signal< sc_lv<34> > tmp_5_fu_1307_p3;
    sc_signal< sc_lv<38> > p_shl2_cast_fu_1303_p1;
    sc_signal< sc_lv<38> > p_shl3_cast_fu_1315_p1;
    sc_signal< sc_lv<32> > tmp_88_fu_1325_p1;
    sc_signal< sc_lv<38> > tmp_91_cast_fu_1341_p1;
    sc_signal< sc_lv<38> > tmp_8_fu_1345_p2;
    sc_signal< sc_lv<6> > tmp_12_fu_1350_p1;
    sc_signal< sc_lv<9> > tmp_13_fu_1362_p1;
    sc_signal< sc_lv<11> > p_shl6_cast_fu_1354_p3;
    sc_signal< sc_lv<11> > p_shl7_cast_fu_1366_p3;
    sc_signal< sc_lv<6> > tmp_17_fu_1380_p1;
    sc_signal< sc_lv<9> > tmp_18_fu_1392_p1;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_1384_p3;
    sc_signal< sc_lv<11> > p_shl5_cast_fu_1396_p3;
    sc_signal< sc_lv<32> > tmp_90_fu_1410_p1;
    sc_signal< sc_lv<11> > tmp_19_fu_1430_p1;
    sc_signal< sc_lv<11> > tmp_15_fu_1434_p2;
    sc_signal< sc_lv<32> > tmp_fu_1449_p2;
    sc_signal< sc_lv<32> > tmp_92_fu_1455_p2;
    sc_signal< sc_lv<17> > tmp_98_cast_fu_1467_p1;
    sc_signal< sc_lv<17> > tmp_93_fu_1471_p2;
    sc_signal< sc_lv<32> > tmp_99_cast_fu_1477_p1;
    sc_signal< sc_lv<17> > tmp_101_cast_fu_1494_p1;
    sc_signal< sc_lv<17> > tmp_95_fu_1498_p2;
    sc_signal< sc_lv<32> > tmp_102_cast_fu_1504_p1;
    sc_signal< sc_lv<17> > tmp_97_fu_1514_p2;
    sc_signal< sc_lv<32> > tmp_104_cast_fu_1519_p1;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< bool > ap_block_state47;
    sc_signal< sc_lv<47> > ap_NS_fsm;
    sc_signal< bool > ap_condition_1866;
    sc_signal< bool > ap_condition_1872;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<47> ap_ST_fsm_state1;
    static const sc_lv<47> ap_ST_fsm_state2;
    static const sc_lv<47> ap_ST_fsm_state3;
    static const sc_lv<47> ap_ST_fsm_state4;
    static const sc_lv<47> ap_ST_fsm_state5;
    static const sc_lv<47> ap_ST_fsm_state6;
    static const sc_lv<47> ap_ST_fsm_state7;
    static const sc_lv<47> ap_ST_fsm_state8;
    static const sc_lv<47> ap_ST_fsm_state9;
    static const sc_lv<47> ap_ST_fsm_state10;
    static const sc_lv<47> ap_ST_fsm_state11;
    static const sc_lv<47> ap_ST_fsm_state12;
    static const sc_lv<47> ap_ST_fsm_state13;
    static const sc_lv<47> ap_ST_fsm_state14;
    static const sc_lv<47> ap_ST_fsm_state15;
    static const sc_lv<47> ap_ST_fsm_state16;
    static const sc_lv<47> ap_ST_fsm_state17;
    static const sc_lv<47> ap_ST_fsm_state18;
    static const sc_lv<47> ap_ST_fsm_state19;
    static const sc_lv<47> ap_ST_fsm_state20;
    static const sc_lv<47> ap_ST_fsm_state21;
    static const sc_lv<47> ap_ST_fsm_state22;
    static const sc_lv<47> ap_ST_fsm_state23;
    static const sc_lv<47> ap_ST_fsm_state24;
    static const sc_lv<47> ap_ST_fsm_state25;
    static const sc_lv<47> ap_ST_fsm_state26;
    static const sc_lv<47> ap_ST_fsm_state27;
    static const sc_lv<47> ap_ST_fsm_state28;
    static const sc_lv<47> ap_ST_fsm_state29;
    static const sc_lv<47> ap_ST_fsm_state30;
    static const sc_lv<47> ap_ST_fsm_state31;
    static const sc_lv<47> ap_ST_fsm_state32;
    static const sc_lv<47> ap_ST_fsm_state33;
    static const sc_lv<47> ap_ST_fsm_state34;
    static const sc_lv<47> ap_ST_fsm_state35;
    static const sc_lv<47> ap_ST_fsm_state36;
    static const sc_lv<47> ap_ST_fsm_state37;
    static const sc_lv<47> ap_ST_fsm_state38;
    static const sc_lv<47> ap_ST_fsm_state39;
    static const sc_lv<47> ap_ST_fsm_state40;
    static const sc_lv<47> ap_ST_fsm_state41;
    static const sc_lv<47> ap_ST_fsm_state42;
    static const sc_lv<47> ap_ST_fsm_state43;
    static const sc_lv<47> ap_ST_fsm_state44;
    static const sc_lv<47> ap_ST_fsm_state45;
    static const sc_lv<47> ap_ST_fsm_state46;
    static const sc_lv<47> ap_ST_fsm_state47;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<17> ap_const_lv17_1FFFF;
    static const sc_lv<32> ap_const_lv32_2E;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_MaxPooling2D_0_array_address0();
    void thread_MaxPooling2D_0_array_ce0();
    void thread_MaxPooling2D_0_array_we0();
    void thread_MaxPooling2D_1_array_address0();
    void thread_MaxPooling2D_1_array_ce0();
    void thread_MaxPooling2D_1_array_we0();
    void thread_Padding2D_0_array_address0();
    void thread_Padding2D_0_array_ce0();
    void thread_Padding2D_0_array_we0();
    void thread_Padding2D_1_array_address0();
    void thread_Padding2D_1_array_ce0();
    void thread_Padding2D_1_array_we0();
    void thread_Padding2D_2_array_address0();
    void thread_Padding2D_2_array_ce0();
    void thread_Padding2D_2_array_we0();
    void thread_Padding2D_3_array_address0();
    void thread_Padding2D_3_array_ce0();
    void thread_Padding2D_3_array_we0();
    void thread_Padding2D_4_array_address0();
    void thread_Padding2D_4_array_ce0();
    void thread_Padding2D_4_array_we0();
    void thread_SeparableConv2D_0_ar_address0();
    void thread_SeparableConv2D_0_ar_ce0();
    void thread_SeparableConv2D_0_ar_we0();
    void thread_SeparableConv2D_0_m_s_address0();
    void thread_SeparableConv2D_0_m_s_ce0();
    void thread_SeparableConv2D_0_m_s_we0();
    void thread_SeparableConv2D_1_ar_address0();
    void thread_SeparableConv2D_1_ar_ce0();
    void thread_SeparableConv2D_1_ar_we0();
    void thread_SeparableConv2D_1_m_s_address0();
    void thread_SeparableConv2D_1_m_s_ce0();
    void thread_SeparableConv2D_1_m_s_we0();
    void thread_SeparableConv2D_2_ar_address0();
    void thread_SeparableConv2D_2_ar_ce0();
    void thread_SeparableConv2D_2_ar_we0();
    void thread_SeparableConv2D_2_m_s_address0();
    void thread_SeparableConv2D_2_m_s_ce0();
    void thread_SeparableConv2D_2_m_s_we0();
    void thread_SeparableConv2D_3_ar_address0();
    void thread_SeparableConv2D_3_ar_ce0();
    void thread_SeparableConv2D_3_ar_we0();
    void thread_SeparableConv2D_3_m_s_address0();
    void thread_SeparableConv2D_3_m_s_ce0();
    void thread_SeparableConv2D_3_m_s_we0();
    void thread_SeparableConv2D_4_ar_address0();
    void thread_SeparableConv2D_4_ar_ce0();
    void thread_SeparableConv2D_4_ar_we0();
    void thread_SeparableConv2D_4_m_s_address0();
    void thread_SeparableConv2D_4_m_s_ce0();
    void thread_SeparableConv2D_4_m_s_we0();
    void thread_UpSampling2D_0_array_address0();
    void thread_UpSampling2D_0_array_ce0();
    void thread_UpSampling2D_0_array_we0();
    void thread_UpSampling2D_1_array_address0();
    void thread_UpSampling2D_1_array_ce0();
    void thread_UpSampling2D_1_array_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state3();
    void thread_ap_block_state47();
    void thread_ap_condition_1866();
    void thread_ap_condition_1872();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_depth_fu_1289_p2();
    void thread_exitcond2_fu_1132_p2();
    void thread_exitcond_fu_1174_p2();
    void thread_grp_depthwise_conv2d_fix_1_fu_558_ap_start();
    void thread_grp_depthwise_conv2d_fix_2_fu_573_ap_start();
    void thread_grp_depthwise_conv2d_fix_3_fu_588_ap_start();
    void thread_grp_depthwise_conv2d_fix_4_fu_603_ap_start();
    void thread_grp_depthwise_conv2d_fix_fu_618_ap_start();
    void thread_grp_max_pooling2d_fix16_1_fu_633_ap_start();
    void thread_grp_max_pooling2d_fix16_fu_702_ap_start();
    void thread_grp_padding2d_fix16_1_fu_532_ap_start();
    void thread_grp_padding2d_fix16_2_fu_545_ap_start();
    void thread_grp_padding2d_fix16_3_fu_519_ap_start();
    void thread_grp_padding2d_fix16_4_fu_753_ap_start();
    void thread_grp_padding2d_fix16_fu_506_ap_start();
    void thread_grp_pointwise_conv2d_fix_1_fu_715_ap_start();
    void thread_grp_pointwise_conv2d_fix_2_fu_660_ap_start();
    void thread_grp_pointwise_conv2d_fix_3_fu_646_ap_start();
    void thread_grp_pointwise_conv2d_fix_4_fu_688_ap_start();
    void thread_grp_pointwise_conv2d_fix_fu_674_ap_start();
    void thread_grp_up_sampling2d_fix16_1_fu_740_ap_start();
    void thread_grp_up_sampling2d_fix16_fu_727_ap_start();
    void thread_height_3_fu_1335_p2();
    void thread_height_4_fu_1138_p2();
    void thread_input_0_array_0_address0();
    void thread_input_0_array_0_ce0();
    void thread_input_0_array_0_we0();
    void thread_input_data_TDATA_blk_n();
    void thread_input_data_TREADY();
    void thread_input_data_V_data_V_0_ack_in();
    void thread_input_data_V_data_V_0_ack_out();
    void thread_input_data_V_data_V_0_data_out();
    void thread_input_data_V_data_V_0_load_A();
    void thread_input_data_V_data_V_0_load_B();
    void thread_input_data_V_data_V_0_sel();
    void thread_input_data_V_data_V_0_state_cmp_full();
    void thread_input_data_V_data_V_0_vld_in();
    void thread_input_data_V_data_V_0_vld_out();
    void thread_input_data_V_dest_V_0_ack_in();
    void thread_input_data_V_dest_V_0_ack_out();
    void thread_input_data_V_dest_V_0_data_out();
    void thread_input_data_V_dest_V_0_load_A();
    void thread_input_data_V_dest_V_0_load_B();
    void thread_input_data_V_dest_V_0_sel();
    void thread_input_data_V_dest_V_0_state_cmp_full();
    void thread_input_data_V_dest_V_0_vld_in();
    void thread_input_data_V_dest_V_0_vld_out();
    void thread_input_data_V_id_V_0_ack_in();
    void thread_input_data_V_id_V_0_ack_out();
    void thread_input_data_V_id_V_0_data_out();
    void thread_input_data_V_id_V_0_load_A();
    void thread_input_data_V_id_V_0_load_B();
    void thread_input_data_V_id_V_0_sel();
    void thread_input_data_V_id_V_0_state_cmp_full();
    void thread_input_data_V_id_V_0_vld_in();
    void thread_input_data_V_id_V_0_vld_out();
    void thread_input_data_V_keep_V_0_ack_in();
    void thread_input_data_V_keep_V_0_ack_out();
    void thread_input_data_V_keep_V_0_data_out();
    void thread_input_data_V_keep_V_0_load_A();
    void thread_input_data_V_keep_V_0_load_B();
    void thread_input_data_V_keep_V_0_sel();
    void thread_input_data_V_keep_V_0_state_cmp_full();
    void thread_input_data_V_keep_V_0_vld_in();
    void thread_input_data_V_keep_V_0_vld_out();
    void thread_input_data_V_strb_V_0_ack_in();
    void thread_input_data_V_strb_V_0_ack_out();
    void thread_input_data_V_strb_V_0_data_out();
    void thread_input_data_V_strb_V_0_load_A();
    void thread_input_data_V_strb_V_0_load_B();
    void thread_input_data_V_strb_V_0_sel();
    void thread_input_data_V_strb_V_0_state_cmp_full();
    void thread_input_data_V_strb_V_0_vld_in();
    void thread_input_data_V_strb_V_0_vld_out();
    void thread_out_0_dest_V_address0();
    void thread_out_0_dest_V_ce0();
    void thread_out_0_dest_V_we0();
    void thread_out_0_id_V_address0();
    void thread_out_0_id_V_ce0();
    void thread_out_0_id_V_we0();
    void thread_out_0_keep_V_address0();
    void thread_out_0_keep_V_ce0();
    void thread_out_0_keep_V_we0();
    void thread_out_0_strb_V_address0();
    void thread_out_0_strb_V_ce0();
    void thread_out_0_strb_V_we0();
    void thread_output_data_TDATA();
    void thread_output_data_TDATA_blk_n();
    void thread_output_data_TDEST();
    void thread_output_data_TID();
    void thread_output_data_TKEEP();
    void thread_output_data_TLAST();
    void thread_output_data_TSTRB();
    void thread_output_data_TUSER();
    void thread_output_data_TVALID();
    void thread_output_data_V_data_V_1_ack_in();
    void thread_output_data_V_data_V_1_ack_out();
    void thread_output_data_V_data_V_1_data_out();
    void thread_output_data_V_data_V_1_load_A();
    void thread_output_data_V_data_V_1_load_B();
    void thread_output_data_V_data_V_1_sel();
    void thread_output_data_V_data_V_1_state_cmp_full();
    void thread_output_data_V_data_V_1_vld_in();
    void thread_output_data_V_data_V_1_vld_out();
    void thread_output_data_V_dest_V_1_ack_in();
    void thread_output_data_V_dest_V_1_ack_out();
    void thread_output_data_V_dest_V_1_data_out();
    void thread_output_data_V_dest_V_1_load_A();
    void thread_output_data_V_dest_V_1_load_B();
    void thread_output_data_V_dest_V_1_sel();
    void thread_output_data_V_dest_V_1_state_cmp_full();
    void thread_output_data_V_dest_V_1_vld_in();
    void thread_output_data_V_dest_V_1_vld_out();
    void thread_output_data_V_id_V_1_ack_in();
    void thread_output_data_V_id_V_1_ack_out();
    void thread_output_data_V_id_V_1_data_out();
    void thread_output_data_V_id_V_1_load_A();
    void thread_output_data_V_id_V_1_load_B();
    void thread_output_data_V_id_V_1_sel();
    void thread_output_data_V_id_V_1_state_cmp_full();
    void thread_output_data_V_id_V_1_vld_in();
    void thread_output_data_V_id_V_1_vld_out();
    void thread_output_data_V_keep_V_1_ack_in();
    void thread_output_data_V_keep_V_1_ack_out();
    void thread_output_data_V_keep_V_1_data_out();
    void thread_output_data_V_keep_V_1_load_A();
    void thread_output_data_V_keep_V_1_load_B();
    void thread_output_data_V_keep_V_1_sel();
    void thread_output_data_V_keep_V_1_state_cmp_full();
    void thread_output_data_V_keep_V_1_vld_in();
    void thread_output_data_V_keep_V_1_vld_out();
    void thread_output_data_V_last_V_1_ack_in();
    void thread_output_data_V_last_V_1_ack_out();
    void thread_output_data_V_last_V_1_data_out();
    void thread_output_data_V_last_V_1_load_A();
    void thread_output_data_V_last_V_1_load_B();
    void thread_output_data_V_last_V_1_sel();
    void thread_output_data_V_last_V_1_state_cmp_full();
    void thread_output_data_V_last_V_1_vld_in();
    void thread_output_data_V_last_V_1_vld_out();
    void thread_output_data_V_strb_V_1_ack_in();
    void thread_output_data_V_strb_V_1_ack_out();
    void thread_output_data_V_strb_V_1_data_out();
    void thread_output_data_V_strb_V_1_load_A();
    void thread_output_data_V_strb_V_1_load_B();
    void thread_output_data_V_strb_V_1_sel();
    void thread_output_data_V_strb_V_1_state_cmp_full();
    void thread_output_data_V_strb_V_1_vld_in();
    void thread_output_data_V_strb_V_1_vld_out();
    void thread_output_data_V_user_V_1_ack_in();
    void thread_output_data_V_user_V_1_ack_out();
    void thread_output_data_V_user_V_1_data_out();
    void thread_output_data_V_user_V_1_load_A();
    void thread_output_data_V_user_V_1_load_B();
    void thread_output_data_V_user_V_1_sel();
    void thread_output_data_V_user_V_1_state_cmp_full();
    void thread_output_data_V_user_V_1_vld_in();
    void thread_output_data_V_user_V_1_vld_out();
    void thread_p_shl1_cast_fu_1164_p1();
    void thread_p_shl2_cast_fu_1303_p1();
    void thread_p_shl3_cast_fu_1315_p1();
    void thread_p_shl4_cast_fu_1384_p3();
    void thread_p_shl5_cast_fu_1396_p3();
    void thread_p_shl6_cast_fu_1354_p3();
    void thread_p_shl7_cast_fu_1366_p3();
    void thread_p_shl_cast_fu_1152_p1();
    void thread_tmp_101_cast_fu_1494_p1();
    void thread_tmp_102_cast_fu_1504_p1();
    void thread_tmp_104_cast_fu_1519_p1();
    void thread_tmp_11_fu_1374_p2();
    void thread_tmp_12_fu_1350_p1();
    void thread_tmp_13_fu_1362_p1();
    void thread_tmp_14_fu_1404_p2();
    void thread_tmp_15_cast_fu_1439_p1();
    void thread_tmp_15_fu_1434_p2();
    void thread_tmp_16_cast_fu_1487_p1();
    void thread_tmp_16_fu_1444_p2();
    void thread_tmp_17_fu_1380_p1();
    void thread_tmp_18_fu_1392_p1();
    void thread_tmp_19_fu_1430_p1();
    void thread_tmp_1_fu_1144_p3();
    void thread_tmp_2_fu_1156_p3();
    void thread_tmp_3_fu_1168_p2();
    void thread_tmp_4_fu_1295_p3();
    void thread_tmp_5_fu_1307_p3();
    void thread_tmp_6_fu_1319_p2();
    void thread_tmp_7_cast_fu_1220_p1();
    void thread_tmp_7_fu_1215_p2();
    void thread_tmp_86_fu_1283_p2();
    void thread_tmp_88_cast_fu_1211_p1();
    void thread_tmp_88_fu_1325_p1();
    void thread_tmp_89_fu_1329_p2();
    void thread_tmp_8_fu_1345_p2();
    void thread_tmp_90_fu_1410_p1();
    void thread_tmp_91_cast_fu_1341_p1();
    void thread_tmp_91_fu_1418_p2();
    void thread_tmp_92_fu_1455_p2();
    void thread_tmp_93_cast_fu_1414_p1();
    void thread_tmp_93_fu_1471_p2();
    void thread_tmp_94_fu_1481_p2();
    void thread_tmp_95_fu_1498_p2();
    void thread_tmp_96_fu_1508_p2();
    void thread_tmp_97_fu_1514_p2();
    void thread_tmp_98_cast_fu_1467_p1();
    void thread_tmp_98_fu_1523_p2();
    void thread_tmp_99_cast_fu_1477_p1();
    void thread_tmp_fu_1449_p2();
    void thread_tmp_s_fu_1279_p1();
    void thread_tmp_user_V_fu_1461_p2();
    void thread_width_6_fu_1180_p2();
    void thread_width_7_fu_1424_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
