Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Nov 20 11:03:27 2019
| Host         : VMac running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.003        0.000                      0                30437        0.021        0.000                      0                30437        8.750        0.000                       0                 10370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.577        0.000                      0                28055        0.021        0.000                      0                28055        8.750        0.000                       0                 10370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.003        0.000                      0                 2382        0.780        0.000                      0                 2382  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[249]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.148ns  (logic 8.073ns (57.061%)  route 6.075ns (42.939%))
  Logic Levels:           58  (CARRY4=56 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[251]_i_2/O[1]
                         net (fo=1, routed)           1.485    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[249]
    SLICE_X64Y56         LUT3 (Prop_lut3_I2_O)        0.332    17.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[249]_i_1/O
                         net (fo=1, routed)           0.000    17.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[249]_i_1_n_0
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[249]/C
                         clock pessimism              0.229    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X64Y56         FDCE (Setup_fdce_C_D)        0.075    22.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[249]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -17.145    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[248]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.933ns  (logic 7.958ns (57.115%)  route 5.975ns (42.885%))
  Logic Levels:           58  (CARRY4=56 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[251]_i_2/O[0]
                         net (fo=1, routed)           1.385    16.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[248]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.321    16.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[248]_i_1/O
                         net (fo=1, routed)           0.000    16.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[248]_i_1_n_0
    SLICE_X60Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.539    22.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X60Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[248]/C
                         clock pessimism              0.229    22.947    
                         clock uncertainty           -0.302    22.645    
    SLICE_X60Y57         FDCE (Setup_fdce_C_D)        0.075    22.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[248]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -16.930    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[245]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.887ns  (logic 7.959ns (57.315%)  route 5.928ns (42.686%))
  Logic Levels:           57  (CARRY4=55 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2/O[1]
                         net (fo=1, routed)           1.337    16.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[245]
    SLICE_X64Y56         LUT3 (Prop_lut3_I2_O)        0.335    16.884 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[245]_i_1/O
                         net (fo=1, routed)           0.000    16.884    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[245]_i_1_n_0
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[245]/C
                         clock pessimism              0.229    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X64Y56         FDCE (Setup_fdce_C_D)        0.075    22.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[245]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -16.884    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[250]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.849ns  (logic 7.984ns (57.650%)  route 5.865ns (42.350%))
  Logic Levels:           58  (CARRY4=56 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[251]_i_2/O[2]
                         net (fo=1, routed)           1.275    16.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[250]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.327    16.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[250]_i_1/O
                         net (fo=1, routed)           0.000    16.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[250]_i_1_n_0
    SLICE_X60Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.539    22.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X60Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[250]/C
                         clock pessimism              0.229    22.947    
                         clock uncertainty           -0.302    22.645    
    SLICE_X60Y57         FDCE (Setup_fdce_C_D)        0.075    22.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[250]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[241]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.816ns  (logic 7.841ns (56.753%)  route 5.975ns (43.247%))
  Logic Levels:           56  (CARRY4=54 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2/O[1]
                         net (fo=1, routed)           1.385    16.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[241]
    SLICE_X64Y57         LUT3 (Prop_lut3_I2_O)        0.334    16.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[241]_i_1/O
                         net (fo=1, routed)           0.000    16.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[241]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.540    22.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X64Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[241]/C
                         clock pessimism              0.229    22.948    
                         clock uncertainty           -0.302    22.646    
    SLICE_X64Y57         FDCE (Setup_fdce_C_D)        0.075    22.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[241]
  -------------------------------------------------------------------
                         required time                         22.721    
                         arrival time                         -16.813    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.722ns  (logic 7.949ns (57.931%)  route 5.773ns (42.069%))
  Logic Levels:           57  (CARRY4=55 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2/O[3]
                         net (fo=1, routed)           1.182    16.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[247]
    SLICE_X64Y56         LUT3 (Prop_lut3_I2_O)        0.333    16.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[247]_i_1/O
                         net (fo=1, routed)           0.000    16.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[247]_i_1_n_0
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]/C
                         clock pessimism              0.229    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X64Y56         FDCE (Setup_fdce_C_D)        0.075    22.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -16.719    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.649ns  (logic 7.715ns (56.523%)  route 5.934ns (43.477%))
  Logic Levels:           55  (CARRY4=53 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/O[3]
                         net (fo=1, routed)           1.344    16.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[239]
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.333    16.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[239]_i_1/O
                         net (fo=1, routed)           0.000    16.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[239]_i_1_n_0
    SLICE_X65Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.540    22.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X65Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]/C
                         clock pessimism              0.229    22.948    
                         clock uncertainty           -0.302    22.646    
    SLICE_X65Y57         FDCE (Setup_fdce_C_D)        0.075    22.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]
  -------------------------------------------------------------------
                         required time                         22.721    
                         arrival time                         -16.646    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[258]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.616ns  (logic 8.217ns (60.347%)  route 5.399ns (39.653%))
  Logic Levels:           60  (CARRY4=58 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[251]_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[255]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[255]_i_2_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[258]_i_3/O[2]
                         net (fo=1, routed)           0.800    16.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[258]
    SLICE_X63Y73         LUT3 (Prop_lut3_I2_O)        0.326    16.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[258]_i_2/O
                         net (fo=1, routed)           0.000    16.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[258]_i_2_n_0
    SLICE_X63Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[258]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.525    22.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X63Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[258]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X63Y73         FDCE (Setup_fdce_C_D)        0.075    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[258]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -16.613    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[244]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.619ns  (logic 7.840ns (57.565%)  route 5.779ns (42.435%))
  Logic Levels:           57  (CARRY4=55 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2/O[0]
                         net (fo=1, routed)           1.189    16.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[244]
    SLICE_X64Y56         LUT3 (Prop_lut3_I2_O)        0.320    16.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[244]_i_1/O
                         net (fo=1, routed)           0.000    16.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[244]_i_1_n_0
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X64Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[244]/C
                         clock pessimism              0.229    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X64Y56         FDCE (Setup_fdce_C_D)        0.075    22.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[244]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -16.616    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.603ns  (logic 8.192ns (60.221%)  route 5.411ns (39.779%))
  Logic Levels:           59  (CARRY4=57 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X56Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.456     3.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r_reg[255]/Q
                         net (fo=511, routed)         4.012     7.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/a_r[255]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.589 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5/O
                         net (fo=1, routed)           0.569     8.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[31]_i_5_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[31]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[35]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[39]_i_2_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[43]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[47]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[51]_i_2_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[55]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[59]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[63]_i_2_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[67]_i_2_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[71]_i_2_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[75]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[79]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[83]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[87]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.442 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[91]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[95]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[99]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[103]_i_2_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[107]_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[111]_i_2_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[115]_i_2_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[119]_i_2_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[123]_i_2_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[127]_i_2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.612 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[131]_i_2_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[135]_i_2_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[139]_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[143]_i_2_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[147]_i_2_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[151]_i_2_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[155]_i_2_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[159]_i_2_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[163]_i_2_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[167]_i_2_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.782 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[171]_i_2_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[175]_i_2_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[179]_i_2_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.133 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[183]_i_2_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[187]_i_2_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[191]_i_2_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[195]_i_2_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[199]_i_2_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[203]_i_2_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[207]_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[211]_i_2_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[215]_i_2_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.186 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[219]_i_2_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[223]_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.420    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[227]_i_2_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[231]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[235]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[239]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[243]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[247]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[251]_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.454 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[255]_i_2/O[1]
                         net (fo=1, routed)           0.812    16.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/in10[253]
    SLICE_X63Y73         LUT3 (Prop_lut3_I2_O)        0.334    16.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[253]_i_1/O
                         net (fo=1, routed)           0.000    16.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum[253]_i_1_n_0
    SLICE_X63Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.525    22.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/clk
    SLICE_X63Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[253]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X63Y73         FDCE (Setup_fdce_C_D)        0.075    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/sum_reg[253]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -16.600    
  -------------------------------------------------------------------
                         slack                                  6.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.272%)  route 0.215ns (56.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y22         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[5]/Q
                         net (fo=1, routed)           0.215     1.262    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/gen_wr_a.gen_word_narrow.mem_reg_2[5]
    SLICE_X46Y21         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y21         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.035     1.148    
    SLICE_X46Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.242    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.599%)  route 0.215ns (60.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X48Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]/Q
                         net (fo=2, routed)           0.215     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0[248]
    SLICE_X53Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.816     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X53Y62         FDCE (Hold_fdce_C_D)         0.075     1.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][24]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/c_r_reg[161]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[161]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.876%)  route 0.211ns (53.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X59Y52         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/c_r_reg[161]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/c_r_reg[161]/Q
                         net (fo=3, routed)           0.211     1.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/result[161]
    SLICE_X57Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[161]_i_1/O
                         net (fo=1, routed)           0.000     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[161]
    SLICE_X57Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X57Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[161]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X57Y49         FDCE (Hold_fdce_C_D)         0.092     1.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[161]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.118%)  route 0.219ns (60.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X44Y55         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/Q
                         net (fo=1, routed)           0.219     1.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tdata[0]
    SLICE_X51Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X51Y56         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y56         FDCE (Hold_fdce_C_D)         0.070     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.594     0.930    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.126    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X18Y40         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.864     1.230    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X18Y40         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.287     0.943    
    SLICE_X18Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.582     0.918    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X29Y30         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/Q
                         net (fo=1, routed)           0.115     1.174    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[24]
    SLICE_X26Y30         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X26Y30         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/CLK
                         clock pessimism             -0.263     0.952    
    SLICE_X26Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.135    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[236]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.816%)  route 0.202ns (55.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X46Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][12]/Q
                         net (fo=2, routed)           0.202     1.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[255]_0[236]
    SLICE_X51Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X51Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[236]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y65         FDCE (Hold_fdce_C_D)         0.070     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[236]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.496%)  route 0.235ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.555     0.891    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X44Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/Q
                         net (fo=1, routed)           0.235     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tdata[3]
    SLICE_X52Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X52Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y57         FDCE (Hold_fdce_C_D)         0.072     1.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X48Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/Q
                         net (fo=1, routed)           0.121     1.149    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/gen_wr_a.gen_word_narrow.mem_reg_2[0]
    SLICE_X46Y21         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y21         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/CLK
                         clock pessimism             -0.263     0.920    
    SLICE_X46Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.103    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[139]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.491%)  route 0.245ns (63.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][11]/Q
                         net (fo=2, routed)           0.245     1.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[255]_0[139]
    SLICE_X53Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X53Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[139]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X53Y45         FDCE (Hold_fdce_C_D)         0.066     1.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y57    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y33     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y33     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y33     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y33     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y33     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y33     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y33     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y33     rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y51    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y51    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 0.580ns (3.818%)  route 14.611ns (96.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       14.073    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X72Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.544    22.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X72Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][26]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X72Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][26]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 0.580ns (3.818%)  route 14.611ns (96.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       14.073    18.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X72Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.544    22.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X72Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][9]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X72Y26         FDCE (Recov_fdce_C_CLR)     -0.405    22.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][9]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                         -18.129    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.037ns  (logic 0.580ns (3.857%)  route 14.457ns (96.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       13.919    17.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X70Y25         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X70Y25         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][8]/C
                         clock pessimism              0.115    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X70Y25         FDCE (Recov_fdce_C_CLR)     -0.405    22.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][8]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -17.975    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[40]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.029ns  (logic 0.580ns (3.859%)  route 14.449ns (96.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       13.911    17.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X70Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X70Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[40]/C
                         clock pessimism              0.115    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X70Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[40]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -17.967    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.029ns  (logic 0.580ns (3.859%)  route 14.449ns (96.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       13.911    17.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X70Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X70Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[52]/C
                         clock pessimism              0.115    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X70Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[52]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -17.967    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.029ns  (logic 0.580ns (3.859%)  route 14.449ns (96.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       13.911    17.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X70Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X70Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[54]/C
                         clock pessimism              0.115    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X70Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[54]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -17.967    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.029ns  (logic 0.580ns (3.859%)  route 14.449ns (96.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       13.911    17.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X70Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X70Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[8]/C
                         clock pessimism              0.115    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X70Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[8]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -17.967    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.025ns  (logic 0.580ns (3.860%)  route 14.445ns (96.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       13.907    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X71Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.541    22.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X71Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[31]/C
                         clock pessimism              0.115    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X71Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[31]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -17.963    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 0.580ns (3.897%)  route 14.304ns (96.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 22.722 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       13.766    17.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X72Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.542    22.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X72Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]/C
                         clock pessimism              0.115    22.836    
                         clock uncertainty           -0.302    22.534    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][17]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 0.580ns (3.897%)  route 14.304ns (96.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 22.722 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.538     3.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.056 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)       13.766    17.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X72Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       1.542    22.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X72Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][9]/C
                         clock pessimism              0.115    22.836    
                         clock uncertainty           -0.302    22.534    
    SLICE_X72Y24         FDCE (Recov_fdce_C_CLR)     -0.405    22.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][9]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                         -17.822    
  -------------------------------------------------------------------
                         slack                                  4.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[208]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.172%)  route 0.784ns (80.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.562     1.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y65         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[208]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X50Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[208]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[208]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[240]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.172%)  route 0.784ns (80.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.562     1.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y65         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[240]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X50Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[240]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[240]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[246]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.172%)  route 0.784ns (80.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.562     1.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y65         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[246]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X50Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[246]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y65         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[246]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[236]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.172%)  route 0.784ns (80.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.562     1.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X51Y65         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[236]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X51Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[236]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[236]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[238]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.172%)  route 0.784ns (80.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.562     1.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X51Y65         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[238]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X51Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[238]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[238]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[213]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.186ns (18.041%)  route 0.845ns (81.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.623     1.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[213]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X50Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[213]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[213]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[243]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.186ns (18.041%)  route 0.845ns (81.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.623     1.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[243]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X50Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[243]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[243]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[245]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.186ns (18.041%)  route 0.845ns (81.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.623     1.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[245]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X50Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[245]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[245]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[254]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.186ns (18.041%)  route 0.845ns (81.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.623     1.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X50Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/clk
    SLICE_X50Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[254]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/m_r_reg[254]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (17.999%)  route 0.847ns (82.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.552     0.888    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.222     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/reset_n
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.295 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/axi_awready_i_1/O
                         net (fo=3457, routed)        0.626     1.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X50Y64         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10371, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][21]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[5][21]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.842    





