vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\rec_sec_din_mealy)\diag_asm\diag_asm_1\diag_asm_1.vhd"
