<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF300TFCG1152-1 (Microsemi)

Click here to go to specific block report:
<a href="rpt_TOP_areasrr.htm#TOP"><h5 align="center">TOP</h5></a><br><a href="rpt_TOP_areasrr.htm#TOP.AXI4_interconnect"><h5 align="center">AXI4_interconnect</h5></a><br><a href="rpt_TOP_areasrr.htm#AXI4_interconnect.COREAXI4INTERCONNECT_Z2"><h5 align="center">COREAXI4INTERCONNECT_Z2</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAXI4INTERCONNECT_Z2.caxi4interconnect_ResetSycnc_1"><h5 align="center">caxi4interconnect_ResetSycnc_1</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAXI4INTERCONNECT_Z2.caxi4interconnect_MasterConvertor_Z4"><h5 align="center">caxi4interconnect_MasterConvertor_Z4</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0"><h5 align="center">caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z5"><h5 align="center">caxi4interconnect_AHB_SM_Z5</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16"><h5 align="center">caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16"><h5 align="center">caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1"><h5 align="center">caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s"><h5 align="center">caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z3"><h5 align="center">caxi4interconnect_DWC_UpConv_WChannel_Z3</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s"><h5 align="center">caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_36s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_36s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s"><h5 align="center">caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_25s"><h5 align="center">caxi4interconnect_RAM_BLOCK_10s_4s_25s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s"><h5 align="center">caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_8s"><h5 align="center">caxi4interconnect_RAM_BLOCK_10s_4s_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_1s_4s_16s_6s"><h5 align="center">caxi4interconnect_FIFO_CTRL_10s_9s_1s_4s_16s_6s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s"><h5 align="center">caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s"><h5 align="center">caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1"><h5 align="center">caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s"><h5 align="center">caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s"><h5 align="center">caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_5s"><h5 align="center">caxi4interconnect_RAM_BLOCK_10s_4s_5s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_DWC_brespCtrl_1s_4s"><h5 align="center">caxi4interconnect_DWC_brespCtrl_1s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0"><h5 align="center">caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0"><h5 align="center">caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s"><h5 align="center">caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s"><h5 align="center">caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_RAM_BLOCK_8s_3s_29s"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_29s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_FIFO_CTRL_8s_7s_1s_3s_8s_0s"><h5 align="center">caxi4interconnect_FIFO_CTRL_8s_7s_1s_3s_8s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s"><h5 align="center">caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_65s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s"><h5 align="center">caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s"><h5 align="center">caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1"><h5 align="center">caxi4interconnect_Hold_Reg_Ctrl_2_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s"><h5 align="center">caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAXI4INTERCONNECT_Z2.caxi4interconnect_SlaveConvertor_Z8"><h5 align="center">caxi4interconnect_SlaveConvertor_Z8</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_ResetSycnc_0"><h5 align="center">caxi4interconnect_ResetSycnc_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_73s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_74s_0_1_3_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_8s_0_1_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvProtocolConverter_Z7"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z7</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z7.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s"><h5 align="center">caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_9s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_9s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_73s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_13s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_13s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_71s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_71s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s"><h5 align="center">caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_68s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_68s"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_68s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_wrCtrl_2s"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_rdCtrl_2s"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_74s_2s"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_74s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_74s"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_74s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_wrCtrl_2s_1"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_rdCtrl_2s_1"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s_0"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_68s_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_68s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_68s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_2"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_2"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_73s_2s"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_73s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_73s"><h5 align="center">caxi4interconnect_RAM_BLOCK_4s_2s_73s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_wrCtrl_2s_0"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3.caxi4interconnect_Bin2Gray_2s_17"><h5 align="center">caxi4interconnect_Bin2Gray_2s_17</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_3</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_rdCtrl_2s_0"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_8s_2s"><h5 align="center">caxi4interconnect_CDC_FIFO_4s_8s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_3</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0_0"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_wrCtrl_2s_0_0"><h5 align="center">caxi4interconnect_CDC_wrCtrl_2s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4.caxi4interconnect_Bin2Gray_2s_22"><h5 align="center">caxi4interconnect_Bin2Gray_2s_22</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_4</h5></a><br><a href="rpt_TOP_areasrr.htm#caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_rdCtrl_2s_0_0"><h5 align="center">caxi4interconnect_CDC_rdCtrl_2s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#TOP.CLOCKS_RESETS"><h5 align="center">CLOCKS_RESETS</h5></a><br><a href="rpt_TOP_areasrr.htm#CLOCKS_RESETS.CCC_100MHz"><h5 align="center">CCC_100MHz</h5></a><br><a href="rpt_TOP_areasrr.htm#CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC"><h5 align="center">CCC_100MHz_CCC_100MHz_0_PF_CCC</h5></a><br><a href="rpt_TOP_areasrr.htm#CLOCKS_RESETS.Init_Monitor"><h5 align="center">Init_Monitor</h5></a><br><a href="rpt_TOP_areasrr.htm#Init_Monitor.Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR"><h5 align="center">Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR</h5></a><br><a href="rpt_TOP_areasrr.htm#CLOCKS_RESETS.RCOSC"><h5 align="center">RCOSC</h5></a><br><a href="rpt_TOP_areasrr.htm#RCOSC.RCOSC_RCOSC_0_PF_OSC"><h5 align="center">RCOSC_RCOSC_0_PF_OSC</h5></a><br><a href="rpt_TOP_areasrr.htm#CLOCKS_RESETS.reset_synchronizer"><h5 align="center">reset_synchronizer</h5></a><br><a href="rpt_TOP_areasrr.htm#TOP.DDR4"><h5 align="center">DDR4</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4.DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63"><h5 align="center">DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63.C0_sdram_sys_top_Z62"><h5 align="center">C0_sdram_sys_top_Z62</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_sys_top_Z62.C0_phy_top_Z10"><h5 align="center">C0_phy_top_Z10</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_phy_top_Z10.C0_ddr4_nwl_phy_init_Z9"><h5 align="center">C0_ddr4_nwl_phy_init_Z9</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_ddr4_nwl_phy_init_Z9.C0_util_sync_reset"><h5 align="center">C0_util_sync_reset</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_reset.C0_util_sync_flops_0_7"><h5 align="center">C0_util_sync_flops_0_7</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_sys_top_Z62.C0_util_sync_reset_0"><h5 align="center">C0_util_sync_reset_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_reset_0.C0_util_sync_flops_0_7_0"><h5 align="center">C0_util_sync_flops_0_7_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_sys_top_Z62.C0_sdram_lb_Z61"><h5 align="center">C0_sdram_lb_Z61</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_util_sync_1s_0_0"><h5 align="center">C0_util_sync_1s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_1s_0_0.C0_util_sync_flops_0"><h5 align="center">C0_util_sync_flops_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_axi_if_Z14"><h5 align="center">C0_axi_if_Z14</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z14.C0_wrap_calc_Z11"><h5 align="center">C0_wrap_calc_Z11</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z14.C0_util_fifo_Z16"><h5 align="center">C0_util_fifo_Z16</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z16.C0_util_fifo_core_Z15"><h5 align="center">C0_util_fifo_core_Z15</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z15.C0_util_lat1_to_lat0_8s"><h5 align="center">C0_util_lat1_to_lat0_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z16.C0_util_ram_4s_8s_8s_1s_0s_0s_16s"><h5 align="center">C0_util_ram_4s_8s_8s_1s_0s_0s_16s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z14.C0_util_fifo_Z18"><h5 align="center">C0_util_fifo_Z18</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z18.C0_util_fifo_core_Z17"><h5 align="center">C0_util_fifo_core_Z17</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s"><h5 align="center">C0_util_gray_sync_bin_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_8s.C0_util_sync_8s_0_0"><h5 align="center">C0_util_sync_8s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0.C0_util_sync_flops_0_2"><h5 align="center">C0_util_sync_flops_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0.C0_util_sync_flops_0_3"><h5 align="center">C0_util_sync_flops_0_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0.C0_util_sync_flops_0_4"><h5 align="center">C0_util_sync_flops_0_4</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0.C0_util_sync_flops_0_5"><h5 align="center">C0_util_sync_flops_0_5</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0.C0_util_sync_flops_0_6"><h5 align="center">C0_util_sync_flops_0_6</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0.C0_util_sync_flops_0_8"><h5 align="center">C0_util_sync_flops_0_8</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0.C0_util_sync_flops_0_9"><h5 align="center">C0_util_sync_flops_0_9</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0.C0_util_sync_flops_0_10"><h5 align="center">C0_util_sync_flops_0_10</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_8s.C0_util_gray_to_bin_8s"><h5 align="center">C0_util_gray_to_bin_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s_2"><h5 align="center">C0_util_gray_sync_bin_8s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_8s_2.C0_util_sync_8s_0_0_0"><h5 align="center">C0_util_sync_8s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_11"><h5 align="center">C0_util_sync_flops_0_11</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_12"><h5 align="center">C0_util_sync_flops_0_12</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_13"><h5 align="center">C0_util_sync_flops_0_13</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_14"><h5 align="center">C0_util_sync_flops_0_14</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_15"><h5 align="center">C0_util_sync_flops_0_15</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_16"><h5 align="center">C0_util_sync_flops_0_16</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_17"><h5 align="center">C0_util_sync_flops_0_17</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_18"><h5 align="center">C0_util_sync_flops_0_18</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_8s_2.C0_util_gray_to_bin_8s_0"><h5 align="center">C0_util_gray_to_bin_8s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z17.C0_util_lat1_to_lat0_44s"><h5 align="center">C0_util_lat1_to_lat0_44s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z18.C0_util_ram_7s_44s_32s_1s_0s_0s_128s"><h5 align="center">C0_util_ram_7s_44s_32s_1s_0s_0s_128s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z14.C0_util_fifo_Z20"><h5 align="center">C0_util_fifo_Z20</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z20.C0_util_fifo_core_Z19"><h5 align="center">C0_util_fifo_core_Z19</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_3"><h5 align="center">C0_util_gray_sync_bin_8s_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_8s_3.C0_util_sync_8s_0_0_1"><h5 align="center">C0_util_sync_8s_0_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_21"><h5 align="center">C0_util_sync_flops_0_21</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_22"><h5 align="center">C0_util_sync_flops_0_22</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_23"><h5 align="center">C0_util_sync_flops_0_23</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_24"><h5 align="center">C0_util_sync_flops_0_24</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_25"><h5 align="center">C0_util_sync_flops_0_25</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_26"><h5 align="center">C0_util_sync_flops_0_26</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_27"><h5 align="center">C0_util_sync_flops_0_27</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_28"><h5 align="center">C0_util_sync_flops_0_28</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_8s_3.C0_util_gray_to_bin_8s_1"><h5 align="center">C0_util_gray_to_bin_8s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_4"><h5 align="center">C0_util_gray_sync_bin_8s_4</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_8s_4.C0_util_sync_8s_0_0_2"><h5 align="center">C0_util_sync_8s_0_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_29"><h5 align="center">C0_util_sync_flops_0_29</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_30"><h5 align="center">C0_util_sync_flops_0_30</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_31"><h5 align="center">C0_util_sync_flops_0_31</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_32"><h5 align="center">C0_util_sync_flops_0_32</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_33"><h5 align="center">C0_util_sync_flops_0_33</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_34"><h5 align="center">C0_util_sync_flops_0_34</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_35"><h5 align="center">C0_util_sync_flops_0_35</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_36"><h5 align="center">C0_util_sync_flops_0_36</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_8s_4.C0_util_gray_to_bin_8s_2"><h5 align="center">C0_util_gray_to_bin_8s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z19.C0_util_lat1_to_lat0_129s"><h5 align="center">C0_util_lat1_to_lat0_129s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z20.C0_util_ram_7s_129s_32s_4s_0s_0s_128s"><h5 align="center">C0_util_ram_7s_129s_32s_4s_0s_0s_128s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z14.C0_util_fifo_Z13"><h5 align="center">C0_util_fifo_Z13</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z13.C0_util_fifo_core_Z12"><h5 align="center">C0_util_fifo_core_Z12</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z12.C0_util_sync_flops_0_37"><h5 align="center">C0_util_sync_flops_0_37</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z12.C0_util_sync_flops_0_38"><h5 align="center">C0_util_sync_flops_0_38</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s"><h5 align="center">C0_util_gray_sync_bin_5s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_5s.C0_util_sync_5s_0_0"><h5 align="center">C0_util_sync_5s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_39"><h5 align="center">C0_util_sync_flops_0_39</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_40"><h5 align="center">C0_util_sync_flops_0_40</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_41"><h5 align="center">C0_util_sync_flops_0_41</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_42"><h5 align="center">C0_util_sync_flops_0_42</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_43"><h5 align="center">C0_util_sync_flops_0_43</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_5s.C0_util_gray_to_bin_5s"><h5 align="center">C0_util_gray_to_bin_5s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s_1"><h5 align="center">C0_util_gray_sync_bin_5s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0_0"><h5 align="center">C0_util_sync_5s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_44"><h5 align="center">C0_util_sync_flops_0_44</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_45"><h5 align="center">C0_util_sync_flops_0_45</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_46"><h5 align="center">C0_util_sync_flops_0_46</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_47"><h5 align="center">C0_util_sync_flops_0_47</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_48"><h5 align="center">C0_util_sync_flops_0_48</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s_0"><h5 align="center">C0_util_gray_to_bin_5s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z12.C0_util_lat1_to_lat0_92s"><h5 align="center">C0_util_lat1_to_lat0_92s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z13.C0_util_ram_4s_92s_32s_2s_0s_0s_16s"><h5 align="center">C0_util_ram_4s_92s_32s_2s_0s_0s_16s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z14.C0_util_fifo_Z22"><h5 align="center">C0_util_fifo_Z22</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z22.C0_util_fifo_core_Z21"><h5 align="center">C0_util_fifo_core_Z21</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s"><h5 align="center">C0_util_gray_sync_bin_7s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_7s.C0_util_sync_7s_0_0"><h5 align="center">C0_util_sync_7s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0.C0_util_sync_flops_0_51"><h5 align="center">C0_util_sync_flops_0_51</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0.C0_util_sync_flops_0_52"><h5 align="center">C0_util_sync_flops_0_52</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0.C0_util_sync_flops_0_53"><h5 align="center">C0_util_sync_flops_0_53</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0.C0_util_sync_flops_0_54"><h5 align="center">C0_util_sync_flops_0_54</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0.C0_util_sync_flops_0_55"><h5 align="center">C0_util_sync_flops_0_55</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0.C0_util_sync_flops_0_56"><h5 align="center">C0_util_sync_flops_0_56</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0.C0_util_sync_flops_0_57"><h5 align="center">C0_util_sync_flops_0_57</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_7s.C0_util_gray_to_bin_7s"><h5 align="center">C0_util_gray_to_bin_7s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s_1"><h5 align="center">C0_util_gray_sync_bin_7s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_7s_1.C0_util_sync_7s_0_0_0"><h5 align="center">C0_util_sync_7s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_58"><h5 align="center">C0_util_sync_flops_0_58</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_59"><h5 align="center">C0_util_sync_flops_0_59</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_60"><h5 align="center">C0_util_sync_flops_0_60</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_61"><h5 align="center">C0_util_sync_flops_0_61</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_62"><h5 align="center">C0_util_sync_flops_0_62</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_63"><h5 align="center">C0_util_sync_flops_0_63</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_64"><h5 align="center">C0_util_sync_flops_0_64</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_gray_sync_bin_7s_1.C0_util_gray_to_bin_7s_0"><h5 align="center">C0_util_gray_to_bin_7s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z21.C0_util_lat1_to_lat0_145s"><h5 align="center">C0_util_lat1_to_lat0_145s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z22.C0_util_ram_6s_145s_32s_4s_0s_0s_64s"><h5 align="center">C0_util_ram_6s_145s_32s_4s_0s_0s_64s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z14.C0_util_fifo_Z24"><h5 align="center">C0_util_fifo_Z24</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z24.C0_util_fifo_core_Z23"><h5 align="center">C0_util_fifo_core_Z23</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z23.C0_util_lat1_to_lat0_79s"><h5 align="center">C0_util_lat1_to_lat0_79s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z24.C0_util_ram_4s_79s_32s_2s_0s_0s_16s"><h5 align="center">C0_util_ram_4s_79s_32s_2s_0s_0s_16s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_axi_if_Z14.C0_util_fifo_Z26"><h5 align="center">C0_util_fifo_Z26</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z26.C0_util_fifo_core_Z25"><h5 align="center">C0_util_fifo_core_Z25</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_72s"><h5 align="center">C0_util_lat1_to_lat0_72s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z26.C0_util_ram_5s_72s_32s_2s_0s_0s_32s"><h5 align="center">C0_util_ram_5s_72s_32s_2s_0s_0s_32s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_mpfe_Z31"><h5 align="center">C0_mpfe_Z31</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_Z31.C0_lb_fifo_11s_1s_37s_49s_1s_112s"><h5 align="center">C0_lb_fifo_11s_1s_37s_49s_1s_112s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_Z31.C0_mpfe_req_tracking_Z27"><h5 align="center">C0_mpfe_req_tracking_Z27</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_req_tracking_Z27.C0_util_fifo_reg_61s_5s_32s_16s_0s_1s_0s_31s"><h5 align="center">C0_util_fifo_reg_61s_5s_32s_16s_0s_1s_0s_31s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_Z31.C0_mpfe_req_tracking_Z28"><h5 align="center">C0_mpfe_req_tracking_Z28</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_mpfe_req_tracking_Z28.C0_util_fifo_Z30"><h5 align="center">C0_util_fifo_Z30</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z30.C0_util_fifo_core_Z29"><h5 align="center">C0_util_fifo_core_Z29</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_61s"><h5 align="center">C0_util_lat1_to_lat0_61s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_fifo_Z30.C0_util_ram_5s_61s_32s_1s_0s_0s_32s"><h5 align="center">C0_util_ram_5s_61s_32s_1s_0s_0s_32s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_rmw_Z35"><h5 align="center">C0_rmw_Z35</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_rmw_Z35.C0_multiburst_qr_Z36"><h5 align="center">C0_multiburst_qr_Z36</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_rmw_Z35.C0_util_param_latency_1s_2s_0_0s"><h5 align="center">C0_util_param_latency_1s_2s_0_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_rmw_Z35.C0_util_param_latency_1s_2s_0_0s_0"><h5 align="center">C0_util_param_latency_1s_2s_0_0s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_rmw_Z35.C0_util_param_latency_3s_2s_0_0s"><h5 align="center">C0_util_param_latency_3s_2s_0_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_dfi_rddata_align_Z37"><h5 align="center">C0_dfi_rddata_align_Z37</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_util_sync_bus_16s_0_1024s"><h5 align="center">C0_util_sync_bus_16s_0_1024s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_65"><h5 align="center">C0_util_sync_flops_0_65</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s"><h5 align="center">C0_util_sync_toggle_pos_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_66"><h5 align="center">C0_util_sync_flops_0_66</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_68"><h5 align="center">C0_util_sync_flops_0_68</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1"><h5 align="center">C0_util_sync_toggle_pos_0s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_71"><h5 align="center">C0_util_sync_flops_0_71</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_util_sync_1s_0_0_0"><h5 align="center">C0_util_sync_1s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_72"><h5 align="center">C0_util_sync_flops_0_72</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_fastinit_Z50"><h5 align="center">C0_fastinit_Z50</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastinit_Z50.C0_fastsdram_Z44"><h5 align="center">C0_fastsdram_Z44</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_openbank_3"><h5 align="center">C0_openbank_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_openbank_3_0"><h5 align="center">C0_openbank_3_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_openbank_3_1"><h5 align="center">C0_openbank_3_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_openbank_3_2"><h5 align="center">C0_openbank_3_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_openrank_Z48"><h5 align="center">C0_openrank_Z48</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_openrank_Z48.C0_rw_tracking_Z45"><h5 align="center">C0_rw_tracking_Z45</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_openrank_Z48.C0_wtr_tracking_Z46"><h5 align="center">C0_wtr_tracking_Z46</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_openrank_Z48.C0_wtr_tracking_Z47"><h5 align="center">C0_wtr_tracking_Z47</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_openrank_Z48.C0_wtr_tracking_Z47_0"><h5 align="center">C0_wtr_tracking_Z47_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_qm_Z49"><h5 align="center">C0_qm_Z49</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_qm_Z49_0"><h5 align="center">C0_qm_Z49_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_qm_Z49_1"><h5 align="center">C0_qm_Z49_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_odt_gen_Z38"><h5 align="center">C0_odt_gen_Z38</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_preamble_phase_shift_Z39_0"><h5 align="center">C0_preamble_phase_shift_Z39_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_prog_pipe_delay_4s_0_7s_40s"><h5 align="center">C0_prog_pipe_delay_4s_0_7s_40s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_prog_pipe_delay_2s_0_7s_40s"><h5 align="center">C0_prog_pipe_delay_2s_0_7s_40s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41"><h5 align="center">C0_wrcmd_data_delay_Z41</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41_1"><h5 align="center">C0_wrcmd_data_delay_Z41_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_prog_pipe_delay_1s_0_2s_2s_66"><h5 align="center">C0_prog_pipe_delay_1s_0_2s_2s_66</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_util_param_latency_130s_3s_0s_1s"><h5 align="center">C0_util_param_latency_130s_3s_0s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastsdram_Z44.C0_util_param_latency_48s_3s_1s_1s"><h5 align="center">C0_util_param_latency_48s_3s_1s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastinit_Z50.C0_util_sync_1s_0_0_1"><h5 align="center">C0_util_sync_1s_0_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_73"><h5 align="center">C0_util_sync_flops_0_73</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_fastinit_Z50.C0_util_sync_1s_0_0_2"><h5 align="center">C0_util_sync_1s_0_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_74"><h5 align="center">C0_util_sync_flops_0_74</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_freq_ratio_cac_Z51"><h5 align="center">C0_freq_ratio_cac_Z51</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_freq_ratio_data_Z52"><h5 align="center">C0_freq_ratio_data_Z52</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_1s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_1"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_2"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_3"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_4"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_4</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_5"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_5</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_6"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_6</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_7"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_7</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_8"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_8</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_9"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_9</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_10"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_10</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_11"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_11</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_12"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_12</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_13"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_13</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_14"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_14</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_15"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_15</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_0"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_1"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_2"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_3"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_4"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_4</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_5"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_5</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_6"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_6</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_7"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_7</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_8"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_8</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_9"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_9</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_10"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_10</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_11"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_11</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_12"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_12</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_13"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_13</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_14"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_14</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_15"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_15</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_16"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_16</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_17"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_17</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_18"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_0s_0_0_18</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0_1"><h5 align="center">C0_dfi_phase_shift_dynamic_4s_1s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_0"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_0</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_1"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_2"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_2</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_3"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_3</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_4"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_4</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_5"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_5</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_6"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_6</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_7"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_7</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_8"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_8</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_9"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_9</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_10"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_10</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_11"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_11</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_12"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_12</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_13"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_13</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_14"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_14</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_15"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_15</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_16"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_16</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_17"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_17</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_18"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_18</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_19"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_19</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_20"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_20</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_21"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_21</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_22"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_22</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_23"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_23</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_24"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_24</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_25"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_25</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_26"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_26</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_27"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_27</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_28"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_28</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_29"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_29</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_30"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_30</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_31"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_31</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_32"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_32</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_33"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_33</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_34"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_158_34</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_prog_pipe_delay_160s_0_1s_1s"><h5 align="center">C0_prog_pipe_delay_160s_0_1s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_prog_pipe_delay_64s_1_1s_1s"><h5 align="center">C0_prog_pipe_delay_64s_1_1s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_merge_read_valid_40s_32s_5s_0_1"><h5 align="center">C0_merge_read_valid_40s_32s_5s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_dfi_timing_gen_Z55"><h5 align="center">C0_dfi_timing_gen_Z55</h5></a><br><a href="rpt_TOP_areasrr.htm#C0_sdram_lb_Z61.C0_init_pda_mrs_interface_Z59"><h5 align="center">C0_init_pda_mrs_interface_Z59</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4.DDR4_CCC_0_PF_CCC"><h5 align="center">DDR4_CCC_0_PF_CCC</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4.DDR4_DDRPHY_BLK"><h5 align="center">DDR4_DDRPHY_BLK</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BA_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_BA_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BG_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_BG_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CAS_N_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_CAS_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CKE_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_CKE_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CS_N_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_CS_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ODT_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_ODT_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RAS_N_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_RAS_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RESET_N_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_RESET_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.COREDDR_TIP_Z68"><h5 align="center">COREDDR_TIP_Z68</h5></a><br><a href="rpt_TOP_areasrr.htm#COREDDR_TIP_Z68.COREDDR_TIP_INT_Z67"><h5 align="center">COREDDR_TIP_INT_Z67</h5></a><br><a href="rpt_TOP_areasrr.htm#COREDDR_TIP_INT_Z67.TIP_CTRL_BLK_Z66"><h5 align="center">TIP_CTRL_BLK_Z66</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z66.TRN_CLK_2s_1s_0s_1s_2s_3s_4s"><h5 align="center">TRN_CLK_2s_1s_0s_1s_2s_3s_4s</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw"><h5 align="center">trn_dqsw</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0"><h5 align="center">trn_dqsw_0</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s"><h5 align="center">flag_generator_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s.noisy_data_detector_1s"><h5 align="center">noisy_data_detector_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s.data_transition_detector_1s_4"><h5 align="center">data_transition_detector_1s_4</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0"><h5 align="center">flag_generator_1s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_0.noisy_data_detector_1s_0"><h5 align="center">noisy_data_detector_1s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_0.data_transition_detector_1s_4_0"><h5 align="center">data_transition_detector_1s_4_0</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1"><h5 align="center">flag_generator_1s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_1.noisy_data_detector_1s_1"><h5 align="center">noisy_data_detector_1s_1</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_1.data_transition_detector_1s_4_1"><h5 align="center">data_transition_detector_1s_4_1</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2"><h5 align="center">flag_generator_1s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_2.noisy_data_detector_1s_2"><h5 align="center">noisy_data_detector_1s_2</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_2.data_transition_detector_1s_4_2"><h5 align="center">data_transition_detector_1s_4_2</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk"><h5 align="center">trn_bclksclk</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr"><h5 align="center">trn_cmd_addr</h5></a><br><a href="rpt_TOP_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3"><h5 align="center">flag_generator_1s_3</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_3.noisy_data_detector_1s_3"><h5 align="center">noisy_data_detector_1s_3</h5></a><br><a href="rpt_TOP_areasrr.htm#flag_generator_1s_3.data_transition_detector_1s_4_3"><h5 align="center">data_transition_detector_1s_4_3</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z66.LEVELLING_2s_8_8_8_8_8_8_8_8_8"><h5 align="center">LEVELLING_2s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8"><h5 align="center">RDLVL_2s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8"><h5 align="center">RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1"><h5 align="center">RDLVL_TRAIN_1</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_TRAIN_1.gate_training_0"><h5 align="center">gate_training_0</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_TRAIN_1.dq_align_dqs_optimization_1"><h5 align="center">dq_align_dqs_optimization_1</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0"><h5 align="center">RDLVL_TRAIN_0</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_TRAIN_0.gate_training_1"><h5 align="center">gate_training_1</h5></a><br><a href="rpt_TOP_areasrr.htm#RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0"><h5 align="center">dq_align_dqs_optimization_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s"><h5 align="center">WRLVL_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#WRLVL_2s.WRLVL_BOT"><h5 align="center">WRLVL_BOT</h5></a><br><a href="rpt_TOP_areasrr.htm#WRLVL_2s.WRLVL_BOT_0"><h5 align="center">WRLVL_BOT_0</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s"><h5 align="center">VREF_TR_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1"><h5 align="center">IOG_IF_2s_18s_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM"><h5 align="center">APB_IOG_CTRL_SM</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z64"><h5 align="center">TRN_COMPLETE_Z64</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s"><h5 align="center">DELAY_CTRL_8s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0"><h5 align="center">DELAY_CTRL_8s_1s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z66.PHY_SIG_MOD_2s_2s"><h5 align="center">PHY_SIG_MOD_2s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z66.ddr4_vref"><h5 align="center">ddr4_vref</h5></a><br><a href="rpt_TOP_areasrr.htm#TIP_CTRL_BLK_Z66.write_callibrator_Z65"><h5 align="center">write_callibrator_Z65</h5></a><br><a href="rpt_TOP_areasrr.htm#COREDDR_TIP_INT_Z67.LANE_ALIGNMENT_2s_2s_3s_7s"><h5 align="center">LANE_ALIGNMENT_2s_2s_3s_7s</h5></a><br><a href="rpt_TOP_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s"><h5 align="center">LANE_CTRL_2s_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s"><h5 align="center">FIFO_BLK_3s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s"><h5 align="center">ram_simple_dp_3s_64s_2s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0"><h5 align="center">FIFO_BLK_3s_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0"><h5 align="center">ram_simple_dp_3s_64s_2s_2s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#COREDDR_TIP_INT_Z67.ddr_init_iterator"><h5 align="center">ddr_init_iterator</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_WE_N_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_IOD_WE_N_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL"><h5 align="center">DDR4_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL"><h5 align="center">DDR4_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD"><h5 align="center">DDR4_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL"><h5 align="center">DDR4_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL</h5></a><br><a href="rpt_TOP_areasrr.htm#DDR4.DDR4_DLL_0_PF_CCC"><h5 align="center">DDR4_DLL_0_PF_CCC</h5></a><br><a href="rpt_TOP_areasrr.htm#TOP.PROCESSOR"><h5 align="center">PROCESSOR</h5></a><br><a href="rpt_TOP_areasrr.htm#PROCESSOR.JTAG_DEBUG"><h5 align="center">JTAG_DEBUG</h5></a><br><a href="rpt_TOP_areasrr.htm#JTAG_DEBUG.COREJTAGDEBUG_85_1s"><h5 align="center">COREJTAGDEBUG_85_1s</h5></a><br><a href="rpt_TOP_areasrr.htm#COREJTAGDEBUG_85_1s.uj_jtag_85"><h5 align="center">uj_jtag_85</h5></a><br><a href="rpt_TOP_areasrr.htm#PROCESSOR.Mi_V_Processor"><h5 align="center">Mi_V_Processor</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73</h5></a><br><a href="rpt_TOP_areasrr.htm#Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1"><h5 align="center">Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1</h5></a><br><a href="rpt_TOP_areasrr.htm#TOP.IO"><h5 align="center">IO</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.AHB_MMIO"><h5 align="center">AHB_MMIO</h5></a><br><a href="rpt_TOP_areasrr.htm#AHB_MMIO.CoreAHBLite_Z73"><h5 align="center">CoreAHBLite_Z73</h5></a><br><a href="rpt_TOP_areasrr.htm#CoreAHBLite_Z73.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_ADDRDEC_Z70"><h5 align="center">COREAHBLITE_ADDRDEC_Z70</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_1</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z72_1"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z72_1</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_0</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z72_1_0"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z72_1_0</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.AHBtoAPB"><h5 align="center">AHBtoAPB</h5></a><br><a href="rpt_TOP_areasrr.htm#AHBtoAPB.COREAHBTOAPB3_15s_0s"><h5 align="center">COREAHBTOAPB3_15s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4"><h5 align="center">CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2"><h5 align="center">CoreAHBtoAPB3_PenableScheduler_0s_0_1_2</h5></a><br><a href="rpt_TOP_areasrr.htm#COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s"><h5 align="center">CoreAHBtoAPB3_ApbAddrData_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.APB_PERIPHERALS"><h5 align="center">APB_PERIPHERALS</h5></a><br><a href="rpt_TOP_areasrr.htm#APB_PERIPHERALS.CoreAPB3_Z74"><h5 align="center">CoreAPB3_Z74</h5></a><br><a href="rpt_TOP_areasrr.htm#CoreAPB3_Z74.COREAPB3_MUXPTOB3"><h5 align="center">COREAPB3_MUXPTOB3</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.CoreSPI_0"><h5 align="center">CoreSPI_0</h5></a><br><a href="rpt_TOP_areasrr.htm#CoreSPI_0.CORESPI_Z76"><h5 align="center">CORESPI_Z76</h5></a><br><a href="rpt_TOP_areasrr.htm#CORESPI_Z76.spi_32s_8s_32s_10s_0_0_1_0s"><h5 align="center">spi_32s_8s_32s_10s_0_0_1_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0"><h5 align="center">spi_rf_32s_10s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_control_8s"><h5 align="center">spi_control_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1"><h5 align="center">spi_fifo_8s_32s_5_1</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0"><h5 align="center">spi_fifo_8s_32s_5_0</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z75"><h5 align="center">spi_chanctrl_Z75</h5></a><br><a href="rpt_TOP_areasrr.htm#spi_chanctrl_Z75.spi_clockmux"><h5 align="center">spi_clockmux</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.LSRAM_64kBytes"><h5 align="center">LSRAM_64kBytes</h5></a><br><a href="rpt_TOP_areasrr.htm#LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s"><h5 align="center">LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s</h5></a><br><a href="rpt_TOP_areasrr.htm#LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78"><h5 align="center">LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78</h5></a><br><a href="rpt_TOP_areasrr.htm#LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2"><h5 align="center">LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2</h5></a><br><a href="rpt_TOP_areasrr.htm#LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM"><h5 align="center">LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.UART"><h5 align="center">UART</h5></a><br><a href="rpt_TOP_areasrr.htm#UART.UART_UART_0_CoreUARTapb_Z79"><h5 align="center">UART_UART_0_CoreUARTapb_Z79</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_CoreUARTapb_Z79.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s"><h5 align="center">UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s"><h5 align="center">UART_UART_0_Clock_gen_0s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s"><h5 align="center">UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s"><h5 align="center">UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s"><h5 align="center">UART_UART_0_fifo_256x8_0s_0s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s"><h5 align="center">UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5"><h5 align="center">UART_UART_0_ram256x8_g5</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0"><h5 align="center">UART_UART_0_fifo_256x8_0s_0s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0"><h5 align="center">UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0</h5></a><br><a href="rpt_TOP_areasrr.htm#UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0"><h5 align="center">UART_UART_0_ram256x8_g5_0</h5></a><br><a href="rpt_TOP_areasrr.htm#IO.GPIO"><h5 align="center">GPIO</h5></a><br><a href="rpt_TOP_areasrr.htm#GPIO.CoreGPIO_Z77"><h5 align="center">CoreGPIO_Z77</h5></a><br><a name=TOP>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   TOP   ########
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16791              100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP:	16791 (37.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           22823              100 %                
ARI1          3978               100 %                
BLACK BOX     6287               100 %                
======================================================
Total COMBINATIONAL LOGIC in the block TOP:	33088 (73.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block TOP:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      50                 100 %                
RAM64X12     127                100 %                
=====================================================
Total MEMORY ELEMENTS in the block TOP:	177 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     8                  100 %                
===================================================
Total GLOBAL BUFFERS in the block TOP:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       49                 100 %                
=================================================
Total IO PADS in the block TOP:	49 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TOP.AXI4_interconnect>
-----------------------------------------------------------------------
########   Utilization report for  cell:   AXI4_interconnect   ########
Instance path:   TOP.AXI4_interconnect                                 
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1969               11.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP.AXI4_interconnect:	1969 (4.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2615               11.5 %               
ARI1          428                10.8 %               
BLACK BOX     349                5.55 %               
======================================================
Total COMBINATIONAL LOGIC in the block TOP.AXI4_interconnect:	3392 (7.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     60                 47.2 %               
=====================================================
Total MEMORY ELEMENTS in the block TOP.AXI4_interconnect:	60 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block TOP.AXI4_interconnect:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXI4_interconnect.COREAXI4INTERCONNECT_Z2>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXI4INTERCONNECT_Z2   ########
Instance path:   AXI4_interconnect.COREAXI4INTERCONNECT_Z2                   
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1969               11.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXI4_interconnect.COREAXI4INTERCONNECT_Z2:	1969 (4.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2615               11.5 %               
ARI1          428                10.8 %               
BLACK BOX     349                5.55 %               
======================================================
Total COMBINATIONAL LOGIC in the block AXI4_interconnect.COREAXI4INTERCONNECT_Z2:	3392 (7.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     60                 47.2 %               
=====================================================
Total MEMORY ELEMENTS in the block AXI4_interconnect.COREAXI4INTERCONNECT_Z2:	60 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block AXI4_interconnect.COREAXI4INTERCONNECT_Z2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z2.caxi4interconnect_MasterConvertor_Z4>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z4   ########
Instance path:   COREAXI4INTERCONNECT_Z2.caxi4interconnect_MasterConvertor_Z4             
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1195               7.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z2.caxi4interconnect_MasterConvertor_Z4:	1195 (2.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1733               7.59 %               
ARI1          18                 0.4520 %             
BLACK BOX     239                3.8 %                
======================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z2.caxi4interconnect_MasterConvertor_Z4:	1990 (4.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     21                 16.5 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z2.caxi4interconnect_MasterConvertor_Z4:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0   ########
Instance path:   caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      98                 0.5840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0:	98 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           266                1.17 %               
BLACK BOX     10                 0.1590 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0:	276 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z5>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_AHB_SM_Z5   ########                        
Instance path:   caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z5
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      98                 0.5840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z5:	98 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           266                1.17 %               
BLACK BOX     10                 0.1590 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.caxi4interconnect_AHB_SM_Z5:	276 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16   ########
Instance path:   caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      633                3.77 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16:	633 (1.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1222               5.35 %               
ARI1          18                 0.4520 %             
BLACK BOX     184                2.93 %               
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16:	1424 (3.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     21                 16.5 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16   ########                                
Instance path:   caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      633                3.77 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16:	633 (1.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1222               5.35 %               
ARI1          18                 0.4520 %             
BLACK BOX     184                2.93 %               
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16:	1424 (3.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     21                 16.5 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0   ########                         
Instance path:   caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0:	90 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           119                0.5210 %             
BLACK BOX     10                 0.1590 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_0:	129 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1   ########                         
Instance path:   caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      89                 0.530 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1:	89 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           129                0.5650 %             
BLACK BOX     11                 0.1750 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_AChannel_32s_4s_1s_32s_64s_30s_0_1_1:	140 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s   ########                         
Instance path:   caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           45                 0.1970 %             
BLACK BOX     9                  0.1430 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s:	54 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_DWC_brespCtrl_1s_4s>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_brespCtrl_1s_4s   ########           
Instance path:   caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_DWC_brespCtrl_1s_4s
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_DWC_brespCtrl_1s_4s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           6                  0.02630 %            
BLACK BOX     7                  0.1110 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_DWC_brespCtrl_1s_4s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s   ########           
Instance path:   caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 0.1710 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s:	41 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_BChannel_4s_1s_10s.caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1_0   ########               
Instance path:   caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           37                 0.1620 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1_0:	39 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_5s>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_10s_4s_5s   ########               
Instance path:   caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_5s
==========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_5s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_5s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s   ########                         
Instance path:   caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      138                0.8220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s:	138 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           292                1.28 %               
ARI1          6                  0.1510 %             
BLACK BOX     36                 0.5730 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s:	334 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     10                 7.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s:	28 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           115                0.5040 %             
ARI1          6                  0.1510 %             
BLACK BOX     10                 0.1590 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_4s:	131 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s:	33 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           21                 0.0920 %             
BLACK BOX     17                 0.270 %              
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s:	38 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_2_1   ########                        
Instance path:   caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl_2_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 0.1710 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s:	41 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.36 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_FIFO_CTRL_8s_7s_1s_3s_8s_0s>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_8s_7s_1s_3s_8s_0s   ########               
Instance path:   caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_FIFO_CTRL_8s_7s_1s_3s_8s_0s
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_FIFO_CTRL_8s_7s_1s_3s_8s_0s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           32                 0.140 %              
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_FIFO_CTRL_8s_7s_1s_3s_8s_0s:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_RAM_BLOCK_8s_3s_29s>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_29s   ########               
Instance path:   caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_RAM_BLOCK_8s_3s_29s
==========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03070 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_RAM_BLOCK_8s_3s_29s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.36 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s.caxi4interconnect_RAM_BLOCK_8s_3s_29s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           40                 0.1750 %             
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s:	44 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s   ########                               
Instance path:   caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 0.1710 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s:	41 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_2s   ########                               
Instance path:   caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s
==========================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 0.2860 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s:	48 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           77                 0.3370 %             
BLACK BOX     3                  0.04770 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s:	80 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s.caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s   ########                                 
Instance path:   caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 0.1710 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s:	41 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_65s   ########                                 
Instance path:   caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s
=============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_downsizing_16s_64s_32s_1s_15s_1s_16s_4s_1s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_65s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z3>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_WChannel_Z3   ########                         
Instance path:   caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z3
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      152                0.9050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z3:	152 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           402                1.76 %               
ARI1          8                  0.2010 %             
BLACK BOX     108                1.72 %               
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z3:	518 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     10                 7.87 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_WChannel_Z3:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s   ########    
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.1490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s:	25 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           15                 0.06570 %            
BLACK BOX     12                 0.1910 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s:	27 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_0   ########                     
Instance path:   caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s.caxi4interconnect_Hold_Reg_Ctrl_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1   ########    
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1910 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           78                 0.3420 %             
ARI1          8                  0.2010 %             
BLACK BOX     18                 0.2860 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_4s_0_1:	104 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s   ########    
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.2740 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s:	46 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           107                0.4690 %             
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_4s_2s_8s_3s:	108 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s   ########    
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           43                 0.1880 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s:	45 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.36 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1   ########                 
Instance path:   caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           38                 0.1660 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_0s_4s_16s_6s_1:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_25s>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_10s_4s_25s   ########                 
Instance path:   caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_25s
=============================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02190 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_25s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.36 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_25s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s   ########    
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           38                 0.1660 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_1s_4s_16s_6s>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_10s_9s_1s_4s_16s_6s   ########               
Instance path:   caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_1s_4s_16s_6s
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_1s_4s_16s_6s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           37                 0.1620 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_FIFO_CTRL_10s_9s_1s_4s_16s_6s:	39 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_8s>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_10s_4s_8s   ########               
Instance path:   caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_8s
==========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_8s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s.caxi4interconnect_RAM_BLOCK_10s_4s_8s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s   ########    
Instance path:   caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           121                0.530 %              
BLACK BOX     73                 1.16 %               
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s:	194 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_DWC_UpConv_WChannel_Z3.caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s   ########                                 
Instance path:   caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           47                 0.2060 %             
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s:	48 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_36s   ########                                 
Instance path:   caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s
=============================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.36 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_36s_0   ########                                 
Instance path:   caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s_0
===============================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.36 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_upsizing_16s_36s_72s_1s_15s_11s_16s_4s_11s_15s.caxi4interconnect_RAM_BLOCK_16s_4s_36s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s   ########                         
Instance path:   caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.4350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s:	73 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           113                0.4950 %             
ARI1          2                  0.05030 %            
BLACK BOX     5                  0.07950 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s:	120 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl   ########                      
Instance path:   caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s.caxi4interconnect_Hold_Reg_Ctrl:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0   ########                         
Instance path:   caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.4350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0:	73 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           121                0.530 %              
ARI1          2                  0.05030 %            
BLACK BOX     5                  0.07950 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16.caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0:	128 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Hold_Reg_Ctrl_1   ########                        
Instance path:   caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_4s_0.caxi4interconnect_Hold_Reg_Ctrl_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s   ########
Instance path:   caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      464                2.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s:	464 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           245                1.07 %               
BLACK BOX     45                 0.7160 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z4.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s:	290 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	90 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.210 %              
BLACK BOX     7                  0.1110 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	55 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	90 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.210 %              
BLACK BOX     7                  0.1110 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	55 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      134                0.7980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	134 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           70                 0.3070 %             
BLACK BOX     13                 0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	83 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.8810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2:	148 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           77                 0.3370 %             
BLACK BOX     3                  0.04770 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_2:	80 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.008760 %           
BLACK BOX     15                 0.2390 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z2.caxi4interconnect_ResetSycnc_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_1   ########
Instance path:   COREAXI4INTERCONNECT_Z2.caxi4interconnect_ResetSycnc_1             
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z2.caxi4interconnect_ResetSycnc_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block COREAXI4INTERCONNECT_Z2.caxi4interconnect_ResetSycnc_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z2.caxi4interconnect_SlaveConvertor_Z8>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z8   ########
Instance path:   COREAXI4INTERCONNECT_Z2.caxi4interconnect_SlaveConvertor_Z8             
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      773                4.6 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z2.caxi4interconnect_SlaveConvertor_Z8:	773 (1.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           882                3.86 %               
ARI1          410                10.3 %               
BLACK BOX     110                1.75 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z2.caxi4interconnect_SlaveConvertor_Z8:	1402 (3.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     39                 30.7 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z2.caxi4interconnect_SlaveConvertor_Z8:	39 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s 
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      464                2.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s:	464 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           245                1.07 %               
BLACK BOX     61                 0.970 %              
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s:	306 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0:	90 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.210 %              
BLACK BOX     11                 0.1750 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_0:	59 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.5360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_1:	90 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           48                 0.210 %              
BLACK BOX     19                 0.3020 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_68s_0_1_3_1:	67 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_73s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      134                0.7980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2:	134 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           70                 0.3070 %             
BLACK BOX     13                 0.2070 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_73s_0_1_3_2:	83 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_74s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.8810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0:	148 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           77                 0.3370 %             
BLACK BOX     3                  0.04770 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_74s_0_1_3_0:	80 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_8s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.008760 %           
BLACK BOX     15                 0.2390 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.caxi4interconnect_RegSliceFull_8s_0_1_3_2:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_ResetSycnc_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_0   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_ResetSycnc_0 
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_ResetSycnc_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s 
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      129                0.7680 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s:	129 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      133                0.5830 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s:	133 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     23                 18.1 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s:	23 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_68s_2s   ########                                      
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.1490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s:	25 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      26                 0.1140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s:	26 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  3.94 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.04820 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_rdCtrl_2s>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_rdCtrl_2s
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_rdCtrl_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_rdCtrl_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_wrCtrl_2s>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_wrCtrl_2s
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_wrCtrl_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_CDC_wrCtrl_2s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_68s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_68s   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_68s
===========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02190 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_68s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  3.94 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_68s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s_0>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_68s_2s_0   ########                                      
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s_0
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.1490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s_0:	25 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      26                 0.1140 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s_0:	26 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  3.94 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_68s_2s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_1:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.04820 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_2:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_1>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_1   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_1
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_2   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_2
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_1>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_1   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_1
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_2>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_2   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_2
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_rdCtrl_2s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_2>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_2   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_2
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_CDC_wrCtrl_2s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_68s_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_68s_0   ########  
Instance path:   caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_68s_0
===============================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02190 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_68s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  3.94 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_68s_2s_0.caxi4interconnect_RAM_BLOCK_4s_2s_68s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_73s_2s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_73s_2s   ########                                      
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_73s_2s
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.1610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_73s_2s:	27 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.1310 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_73s_2s:	30 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_73s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.04820 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_2:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3.caxi4interconnect_Bin2Gray_2s_17>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_17   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3.caxi4interconnect_Bin2Gray_2s_17
==================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_3.caxi4interconnect_Bin2Gray_2s_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_2   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_2
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_3>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_3   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_3
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_rdCtrl_2s_0>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_rdCtrl_2s_0
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_rdCtrl_2s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_rdCtrl_2s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_wrCtrl_2s_0>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_wrCtrl_2s_0
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_wrCtrl_2s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_CDC_wrCtrl_2s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_73s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_73s   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_73s
===========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_73s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_73s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_73s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_74s_2s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_74s_2s   ########                                      
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_74s_2s
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.1490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_74s_2s:	25 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      27                 0.1180 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_74s_2s:	27 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  5.51 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_74s_2s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03510 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_0:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.04820 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_1:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_0
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_1>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_1   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_1
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_0>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_0
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_1_1_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_rdCtrl_2s_1>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_1   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_rdCtrl_2s_1
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_rdCtrl_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_wrCtrl_2s_1>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_1   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_wrCtrl_2s_1
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_wrCtrl_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_CDC_wrCtrl_2s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_74s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_4s_2s_74s   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_74s
===========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03070 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_74s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  5.51 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_74s_2s.caxi4interconnect_RAM_BLOCK_4s_2s_74s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_8s_2s>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_4s_8s_2s   ########                                      
Instance path:   caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_8s_2s
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.1610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_8s_2s:	27 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.1050 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.caxi4interconnect_CDC_FIFO_4s_8s_2s:	24 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3 
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.04820 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_0_3:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4 
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4.caxi4interconnect_Bin2Gray_2s_22>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_2s_22   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4.caxi4interconnect_Bin2Gray_2s_22
==================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_2s_4.caxi4interconnect_Bin2Gray_2s_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_3>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_3   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_3 
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_0_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_4>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_4   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_4 
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_2s_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0_0>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0_0 
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_2s_0_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_rdCtrl_2s_0_0>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_2s_0_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_rdCtrl_2s_0_0 
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_rdCtrl_2s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_rdCtrl_2s_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_wrCtrl_2s_0_0>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_2s_0_0   ########
Instance path:   caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_wrCtrl_2s_0_0 
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_wrCtrl_2s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_4s_8s_2s.caxi4interconnect_CDC_wrCtrl_2s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvProtocolConverter_Z7>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z7   ########
Instance path:   caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvProtocolConverter_Z7 
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      178                1.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvProtocolConverter_Z7:	178 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           504                2.21 %               
ARI1          410                10.3 %               
BLACK BOX     49                 0.7790 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvProtocolConverter_Z7:	963 (2.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 12.6 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z8.caxi4interconnect_SlvProtocolConverter_Z7:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z7.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s   ########     
Instance path:   caxi4interconnect_SlvProtocolConverter_Z7.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      178                1.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z7.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s:	178 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           504                2.21 %               
ARI1          410                10.3 %               
BLACK BOX     49                 0.7790 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z7.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s:	963 (2.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 12.6 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z7.caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16   ########                          
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 0.5060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16:	85 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           231                1.01 %               
ARI1          210                5.28 %               
BLACK BOX     20                 0.3180 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16:	461 (1.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  6.3 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_13s_1   ########                                
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.08930 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           34                 0.1490 %             
BLACK BOX     5                  0.07950 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1:	39 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.57 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_13s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_13s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.57 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_13s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_71s_1   ########                                
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.08930 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           41                 0.180 %              
BLACK BOX     5                  0.07950 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1:	46 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_71s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_71s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s
========================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_0_2s_4s_71s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_71s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16   ########                          
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      93                 0.5540 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16:	93 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           273                1.2 %                
ARI1          200                5.03 %               
BLACK BOX     29                 0.4610 %             
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16:	502 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  6.3 %                
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_5s_4s_4s.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_73s_1   ########                                 
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.08930 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           41                 0.180 %              
BLACK BOX     5                  0.07950 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	46 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  5.51 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s
========================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03070 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  5.51 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_9s_1   ########                                 
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.08930 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           34                 0.1490 %             
BLACK BOX     5                  0.07950 %            
======================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1:	39 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_9s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s   ########       
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_9s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s
======================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_0_2s_4s_9s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_9s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TOP.CLOCKS_RESETS>
-------------------------------------------------------------------
########   Utilization report for  cell:   CLOCKS_RESETS   ########
Instance path:   TOP.CLOCKS_RESETS                                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP.CLOCKS_RESETS:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block TOP.CLOCKS_RESETS:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block TOP.CLOCKS_RESETS:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_RESETS.CCC_100MHz>
----------------------------------------------------------------
########   Utilization report for  cell:   CCC_100MHz   ########
Instance path:   CLOCKS_RESETS.CCC_100MHz                       
================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_RESETS.CCC_100MHz:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block CLOCKS_RESETS.CCC_100MHz:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   CCC_100MHz_CCC_100MHz_0_PF_CCC   ########
Instance path:   CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC                          
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block CCC_100MHz.CCC_100MHz_CCC_100MHz_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_RESETS.Init_Monitor>
------------------------------------------------------------------
########   Utilization report for  cell:   Init_Monitor   ########
Instance path:   CLOCKS_RESETS.Init_Monitor                       
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_RESETS.Init_Monitor:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Init_Monitor.Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR   ########
Instance path:   Init_Monitor.Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR                        
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Init_Monitor.Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_RESETS.RCOSC>
-----------------------------------------------------------
########   Utilization report for  cell:   RCOSC   ########
Instance path:   CLOCKS_RESETS.RCOSC                       
===========================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block CLOCKS_RESETS.RCOSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block CLOCKS_RESETS.RCOSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RCOSC.RCOSC_RCOSC_0_PF_OSC>
--------------------------------------------------------------------------
########   Utilization report for  cell:   RCOSC_RCOSC_0_PF_OSC   ########
Instance path:   RCOSC.RCOSC_RCOSC_0_PF_OSC                               
==========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block RCOSC.RCOSC_RCOSC_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block RCOSC.RCOSC_RCOSC_0_PF_OSC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CLOCKS_RESETS.reset_synchronizer>
------------------------------------------------------------------------
########   Utilization report for  cell:   reset_synchronizer   ########
Instance path:   CLOCKS_RESETS.reset_synchronizer                       
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CLOCKS_RESETS.reset_synchronizer:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TOP.DDR4>
----------------------------------------------------------
########   Utilization report for  cell:   DDR4   ########
Instance path:   TOP.DDR4                                 
==========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9351               55.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP.DDR4:	9351 (20.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9446               41.4 %               
ARI1          2432               61.1 %               
BLACK BOX     5191               82.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block TOP.DDR4:	17069 (37.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      6                  12 %                 
RAM64X12     59                 46.5 %               
=====================================================
Total MEMORY ELEMENTS in the block TOP.DDR4:	65 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  37.5 %               
===================================================
Total GLOBAL BUFFERS in the block TOP.DDR4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       42                 85.7 %               
=================================================
Total IO PADS in the block TOP.DDR4:	42 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4.DDR4_CCC_0_PF_CCC>
-----------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_CCC_0_PF_CCC   ########
Instance path:   DDR4.DDR4_CCC_0_PF_CCC                                
=======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4.DDR4_CCC_0_PF_CCC:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR4.DDR4_CCC_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4.DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63   ########
Instance path:   DDR4.DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63                                
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7154               42.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR4.DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63:	7154 (15.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           6234               27.3 %               
ARI1          1481               37.2 %               
BLACK BOX     4552               72.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR4.DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63:	12267 (27.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      6                  12 %                 
RAM64X12     45                 35.4 %               
=====================================================
Total MEMORY ELEMENTS in the block DDR4.DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63:	51 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR4.DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63.C0_sdram_sys_top_Z62>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_sdram_sys_top_Z62   ########
Instance path:   DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63.C0_sdram_sys_top_Z62  
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7154               42.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63.C0_sdram_sys_top_Z62:	7154 (15.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           6234               27.3 %               
ARI1          1481               37.2 %               
BLACK BOX     4552               72.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63.C0_sdram_sys_top_Z62:	12267 (27.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      6                  12 %                 
RAM64X12     45                 35.4 %               
=====================================================
Total MEMORY ELEMENTS in the block DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63.C0_sdram_sys_top_Z62:	51 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR4_DDRCTRL_0_CoreDDRMemCtrlr_Z63.C0_sdram_sys_top_Z62:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z62.C0_phy_top_Z10>
--------------------------------------------------------------------
########   Utilization report for  cell:   C0_phy_top_Z10   ########
Instance path:   C0_sdram_sys_top_Z62.C0_phy_top_Z10                
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      89                 0.530 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z62.C0_phy_top_Z10:	89 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           371                1.63 %               
ARI1          17                 0.4270 %             
BLACK BOX     28                 0.4450 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_sys_top_Z62.C0_phy_top_Z10:	416 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block C0_sdram_sys_top_Z62.C0_phy_top_Z10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_phy_top_Z10.C0_ddr4_nwl_phy_init_Z9>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_ddr4_nwl_phy_init_Z9   ########
Instance path:   C0_phy_top_Z10.C0_ddr4_nwl_phy_init_Z9                      
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      89                 0.530 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_phy_top_Z10.C0_ddr4_nwl_phy_init_Z9:	89 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           365                1.6 %                
ARI1          17                 0.4270 %             
BLACK BOX     28                 0.4450 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_phy_top_Z10.C0_ddr4_nwl_phy_init_Z9:	410 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block C0_phy_top_Z10.C0_ddr4_nwl_phy_init_Z9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_ddr4_nwl_phy_init_Z9.C0_util_sync_reset>
------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_reset   ########
Instance path:   C0_ddr4_nwl_phy_init_Z9.C0_util_sync_reset             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_ddr4_nwl_phy_init_Z9.C0_util_sync_reset:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block C0_ddr4_nwl_phy_init_Z9.C0_util_sync_reset:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_reset.C0_util_sync_flops_0_7>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7   ########
Instance path:   C0_util_sync_reset.C0_util_sync_flops_0_7                  
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_reset.C0_util_sync_flops_0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block C0_util_sync_reset.C0_util_sync_flops_0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z62.C0_sdram_lb_Z61>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_sdram_lb_Z61   ########
Instance path:   C0_sdram_sys_top_Z62.C0_sdram_lb_Z61                
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6932               41.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z62.C0_sdram_lb_Z61:	6932 (15.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5863               25.7 %               
ARI1          1464               36.8 %               
BLACK BOX     4520               71.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_sys_top_Z62.C0_sdram_lb_Z61:	11847 (26.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      6                  12 %                 
RAM64X12     45                 35.4 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_sys_top_Z62.C0_sdram_lb_Z61:	51 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_axi_if_Z14>
-------------------------------------------------------------------
########   Utilization report for  cell:   C0_axi_if_Z14   ########
Instance path:   C0_sdram_lb_Z61.C0_axi_if_Z14                     
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3485               20.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_axi_if_Z14:	3485 (7.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2364               10.4 %               
ARI1          274                6.89 %               
BLACK BOX     388                6.17 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_axi_if_Z14:	3026 (6.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      6                  12 %                 
RAM64X12     35                 27.6 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z61.C0_axi_if_Z14:	41 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z14.C0_util_fifo_Z13>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z13   ########
Instance path:   C0_axi_if_Z14.C0_util_fifo_Z13                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      323                1.92 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z13:	323 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           269                1.18 %               
BLACK BOX     29                 0.4610 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z14.C0_util_fifo_Z13:	298 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  6.3 %                
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z13:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z13.C0_util_fifo_core_Z12>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z12   ########
Instance path:   C0_util_fifo_Z13.C0_util_fifo_core_Z12                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      323                1.92 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z13.C0_util_fifo_core_Z12:	323 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           261                1.14 %               
BLACK BOX     29                 0.4610 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z13.C0_util_fifo_core_Z12:	290 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_5s   ########
Instance path:   C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.08930 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s.C0_util_gray_to_bin_5s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_5s   ########
Instance path:   C0_util_gray_sync_bin_5s.C0_util_gray_to_bin_5s            
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_5s.C0_util_gray_to_bin_5s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s.C0_util_sync_5s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_5s_0_0   ########
Instance path:   C0_util_gray_sync_bin_5s.C0_util_sync_5s_0_0            
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.05960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_5s.C0_util_sync_5s_0_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_39>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_39   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_39                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_39:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_40>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_40   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_40                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_40:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_41>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_41   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_41                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_41:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_42>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_42   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_42                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_42:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_43>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_43   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_43                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_43:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s_1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_5s_1   ########
Instance path:   C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s_1               
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.08930 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z12.C0_util_gray_sync_bin_5s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_5s_0   ########
Instance path:   C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s_0          
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_5s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0_0          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.05960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_44>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_44   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_44               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_44:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_45>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_45   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_45               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_45:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_46>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_46   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_46               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_46:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_47>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_47   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_47               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_47:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_48>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_48   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_48               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_48:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z12.C0_util_lat1_to_lat0_92s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_92s   ########
Instance path:   C0_util_fifo_core_Z12.C0_util_lat1_to_lat0_92s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      275                1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z12.C0_util_lat1_to_lat0_92s:	275 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           195                0.8540 %             
BLACK BOX     15                 0.2390 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z12.C0_util_lat1_to_lat0_92s:	210 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z12.C0_util_sync_flops_0_37>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_37   ########
Instance path:   C0_util_fifo_core_Z12.C0_util_sync_flops_0_37               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z12.C0_util_sync_flops_0_37:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z12.C0_util_sync_flops_0_38>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_38   ########
Instance path:   C0_util_fifo_core_Z12.C0_util_sync_flops_0_38               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z12.C0_util_sync_flops_0_38:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z13.C0_util_ram_4s_92s_32s_2s_0s_0s_16s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_4s_92s_32s_2s_0s_0s_16s   ########
Instance path:   C0_util_fifo_Z13.C0_util_ram_4s_92s_32s_2s_0s_0s_16s                    
=========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03510 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z13.C0_util_ram_4s_92s_32s_2s_0s_0s_16s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  6.3 %                
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z13.C0_util_ram_4s_92s_32s_2s_0s_0s_16s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z14.C0_util_fifo_Z16>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z16   ########
Instance path:   C0_axi_if_Z14.C0_util_fifo_Z16                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.2260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z16:	38 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           59                 0.2590 %             
BLACK BOX     29                 0.4610 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z14.C0_util_fifo_Z16:	88 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z16.C0_util_fifo_core_Z15>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z15   ########
Instance path:   C0_util_fifo_Z16.C0_util_fifo_core_Z15                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.2260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z16.C0_util_fifo_core_Z15:	38 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           58                 0.2540 %             
BLACK BOX     29                 0.4610 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z16.C0_util_fifo_core_Z15:	87 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z15.C0_util_lat1_to_lat0_8s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_8s   ########
Instance path:   C0_util_fifo_core_Z15.C0_util_lat1_to_lat0_8s               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z15.C0_util_lat1_to_lat0_8s:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           16                 0.07010 %            
BLACK BOX     21                 0.3340 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z15.C0_util_lat1_to_lat0_8s:	37 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z16.C0_util_ram_4s_8s_8s_1s_0s_0s_16s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_4s_8s_8s_1s_0s_0s_16s   ########
Instance path:   C0_util_fifo_Z16.C0_util_ram_4s_8s_8s_1s_0s_0s_16s                    
=======================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z16.C0_util_ram_4s_8s_8s_1s_0s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z16.C0_util_ram_4s_8s_8s_1s_0s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z14.C0_util_fifo_Z18>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z18   ########
Instance path:   C0_axi_if_Z14.C0_util_fifo_Z18                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      197                1.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z18:	197 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           159                0.6970 %             
ARI1          25                 0.6280 %             
BLACK BOX     75                 1.19 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z14.C0_util_fifo_Z18:	259 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  4 %                  
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z18.C0_util_fifo_core_Z17>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z17   ########
Instance path:   C0_util_fifo_Z18.C0_util_fifo_core_Z17                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      197                1.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z18.C0_util_fifo_core_Z17:	197 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           159                0.6970 %             
ARI1          25                 0.6280 %             
BLACK BOX     35                 0.5570 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z18.C0_util_fifo_core_Z17:	219 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_8s   ########
Instance path:   C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s:	24 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.06570 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_8s.C0_util_gray_to_bin_8s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_8s   ########
Instance path:   C0_util_gray_sync_bin_8s.C0_util_gray_to_bin_8s            
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03070 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_8s.C0_util_gray_to_bin_8s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_8s.C0_util_sync_8s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_8s_0_0   ########
Instance path:   C0_util_gray_sync_bin_8s.C0_util_sync_8s_0_0            
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_8s.C0_util_sync_8s_0_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0.C0_util_sync_flops_0_10>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_10   ########
Instance path:   C0_util_sync_8s_0_0.C0_util_sync_flops_0_10                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0.C0_util_sync_flops_0_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0.C0_util_sync_flops_0_2>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_2   ########
Instance path:   C0_util_sync_8s_0_0.C0_util_sync_flops_0_2                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0.C0_util_sync_flops_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0.C0_util_sync_flops_0_3>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_3   ########
Instance path:   C0_util_sync_8s_0_0.C0_util_sync_flops_0_3                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0.C0_util_sync_flops_0_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0.C0_util_sync_flops_0_4>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_4   ########
Instance path:   C0_util_sync_8s_0_0.C0_util_sync_flops_0_4                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0.C0_util_sync_flops_0_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0.C0_util_sync_flops_0_5>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_5   ########
Instance path:   C0_util_sync_8s_0_0.C0_util_sync_flops_0_5                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0.C0_util_sync_flops_0_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0.C0_util_sync_flops_0_6>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_6   ########
Instance path:   C0_util_sync_8s_0_0.C0_util_sync_flops_0_6                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0.C0_util_sync_flops_0_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0.C0_util_sync_flops_0_8>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_8   ########
Instance path:   C0_util_sync_8s_0_0.C0_util_sync_flops_0_8                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0.C0_util_sync_flops_0_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0.C0_util_sync_flops_0_9>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_9   ########
Instance path:   C0_util_sync_8s_0_0.C0_util_sync_flops_0_9                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0.C0_util_sync_flops_0_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s_2>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_8s_2   ########
Instance path:   C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s_2               
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s_2:	24 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04380 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z17.C0_util_gray_sync_bin_8s_2:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_8s_2.C0_util_gray_to_bin_8s_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_8s_0   ########
Instance path:   C0_util_gray_sync_bin_8s_2.C0_util_gray_to_bin_8s_0          
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_8s_2.C0_util_gray_to_bin_8s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_8s_2.C0_util_sync_8s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_8s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_8s_2.C0_util_sync_8s_0_0_0          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_8s_2.C0_util_sync_8s_0_0_0:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_11>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_11   ########
Instance path:   C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_11               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_12>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_12   ########
Instance path:   C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_12               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_13>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_13   ########
Instance path:   C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_13               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_13:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_14>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_14   ########
Instance path:   C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_14               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_15>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_15   ########
Instance path:   C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_15               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_15:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_16>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_16   ########
Instance path:   C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_16               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_16:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_17>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_17   ########
Instance path:   C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_17               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_18>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_18   ########
Instance path:   C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_18               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_0.C0_util_sync_flops_0_18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z17.C0_util_lat1_to_lat0_44s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_44s   ########
Instance path:   C0_util_fifo_core_Z17.C0_util_lat1_to_lat0_44s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      131                0.780 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z17.C0_util_lat1_to_lat0_44s:	131 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           95                 0.4160 %             
BLACK BOX     15                 0.2390 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z17.C0_util_lat1_to_lat0_44s:	110 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z18.C0_util_ram_7s_44s_32s_1s_0s_0s_128s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_7s_44s_32s_1s_0s_0s_128s   ########
Instance path:   C0_util_fifo_Z18.C0_util_ram_7s_44s_32s_1s_0s_0s_128s                    
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     40                 0.6360 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z18.C0_util_ram_7s_44s_32s_1s_0s_0s_128s:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  4 %                  
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z18.C0_util_ram_7s_44s_32s_1s_0s_0s_128s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z14.C0_util_fifo_Z20>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z20   ########
Instance path:   C0_axi_if_Z14.C0_util_fifo_Z20                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      461                2.75 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z20:	461 (1.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           331                1.45 %               
ARI1          34                 0.8550 %             
BLACK BOX     154                2.45 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z14.C0_util_fifo_Z20:	519 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  8 %                  
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z20:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z20.C0_util_fifo_core_Z19>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z19   ########
Instance path:   C0_util_fifo_Z20.C0_util_fifo_core_Z19                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      461                2.75 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z20.C0_util_fifo_core_Z19:	461 (1.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           331                1.45 %               
ARI1          34                 0.8550 %             
BLACK BOX     26                 0.4140 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z20.C0_util_fifo_core_Z19:	391 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_3>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_8s_3   ########
Instance path:   C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_3               
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_3:	24 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.06570 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_3:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_8s_3.C0_util_gray_to_bin_8s_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_8s_1   ########
Instance path:   C0_util_gray_sync_bin_8s_3.C0_util_gray_to_bin_8s_1          
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03070 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_8s_3.C0_util_gray_to_bin_8s_1:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_8s_3.C0_util_sync_8s_0_0_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_8s_0_0_1   ########
Instance path:   C0_util_gray_sync_bin_8s_3.C0_util_sync_8s_0_0_1          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_8s_3.C0_util_sync_8s_0_0_1:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_21>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_21   ########
Instance path:   C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_21               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_21:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_22>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_22   ########
Instance path:   C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_22               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_23>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_23   ########
Instance path:   C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_23               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_23:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_24>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_24   ########
Instance path:   C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_24               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_25>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_25   ########
Instance path:   C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_25               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_25:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_26>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_26   ########
Instance path:   C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_26               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_26:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_27>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_27   ########
Instance path:   C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_27               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_28>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_28   ########
Instance path:   C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_28               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_1.C0_util_sync_flops_0_28:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_4>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_8s_4   ########
Instance path:   C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_4               
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_4:	24 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04380 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z19.C0_util_gray_sync_bin_8s_4:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_8s_4.C0_util_gray_to_bin_8s_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_8s_2   ########
Instance path:   C0_util_gray_sync_bin_8s_4.C0_util_gray_to_bin_8s_2          
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_8s_4.C0_util_gray_to_bin_8s_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_8s_4.C0_util_sync_8s_0_0_2>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_8s_0_0_2   ########
Instance path:   C0_util_gray_sync_bin_8s_4.C0_util_sync_8s_0_0_2          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_8s_4.C0_util_sync_8s_0_0_2:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_29>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_29   ########
Instance path:   C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_29               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_29:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_30>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_30   ########
Instance path:   C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_30               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_31>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_31   ########
Instance path:   C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_31               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_32>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_32   ########
Instance path:   C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_32               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_32:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_33>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_33   ########
Instance path:   C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_33               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_34>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_34   ########
Instance path:   C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_34               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_35>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_35   ########
Instance path:   C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_35               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_35:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_36>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_36   ########
Instance path:   C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_36               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_8s_0_0_2.C0_util_sync_flops_0_36:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z19.C0_util_lat1_to_lat0_129s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_129s   ########
Instance path:   C0_util_fifo_core_Z19.C0_util_lat1_to_lat0_129s               
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      395                2.35 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z19.C0_util_lat1_to_lat0_129s:	395 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           274                1.2 %                
ARI1          1                  0.02510 %            
BLACK BOX     6                  0.09540 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z19.C0_util_lat1_to_lat0_129s:	281 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z20.C0_util_ram_7s_129s_32s_4s_0s_0s_128s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_7s_129s_32s_4s_0s_0s_128s   ########
Instance path:   C0_util_fifo_Z20.C0_util_ram_7s_129s_32s_4s_0s_0s_128s                    
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     128                2.04 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z20.C0_util_ram_7s_129s_32s_4s_0s_0s_128s:	128 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  8 %                  
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z20.C0_util_ram_7s_129s_32s_4s_0s_0s_128s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z14.C0_util_fifo_Z22>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z22   ########
Instance path:   C0_axi_if_Z14.C0_util_fifo_Z22                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      502                2.99 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z22:	502 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           393                1.72 %               
ARI1          22                 0.5530 %             
BLACK BOX     24                 0.3820 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z14.C0_util_fifo_Z22:	439 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     13                 10.2 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z22:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z22.C0_util_fifo_core_Z21>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z21   ########
Instance path:   C0_util_fifo_Z22.C0_util_fifo_core_Z21                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      502                2.99 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z22.C0_util_fifo_core_Z21:	502 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           380                1.66 %               
ARI1          22                 0.5530 %             
BLACK BOX     24                 0.3820 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z22.C0_util_fifo_core_Z21:	426 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_7s   ########
Instance path:   C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.0570 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_7s.C0_util_gray_to_bin_7s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_7s   ########
Instance path:   C0_util_gray_sync_bin_7s.C0_util_gray_to_bin_7s            
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_7s.C0_util_gray_to_bin_7s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_7s.C0_util_sync_7s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_7s_0_0   ########
Instance path:   C0_util_gray_sync_bin_7s.C0_util_sync_7s_0_0            
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_7s.C0_util_sync_7s_0_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0.C0_util_sync_flops_0_51>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_51   ########
Instance path:   C0_util_sync_7s_0_0.C0_util_sync_flops_0_51                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0.C0_util_sync_flops_0_51:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0.C0_util_sync_flops_0_52>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_52   ########
Instance path:   C0_util_sync_7s_0_0.C0_util_sync_flops_0_52                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0.C0_util_sync_flops_0_52:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0.C0_util_sync_flops_0_53>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_53   ########
Instance path:   C0_util_sync_7s_0_0.C0_util_sync_flops_0_53                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0.C0_util_sync_flops_0_53:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0.C0_util_sync_flops_0_54>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_54   ########
Instance path:   C0_util_sync_7s_0_0.C0_util_sync_flops_0_54                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0.C0_util_sync_flops_0_54:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0.C0_util_sync_flops_0_55>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_55   ########
Instance path:   C0_util_sync_7s_0_0.C0_util_sync_flops_0_55                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0.C0_util_sync_flops_0_55:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0.C0_util_sync_flops_0_56>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_56   ########
Instance path:   C0_util_sync_7s_0_0.C0_util_sync_flops_0_56                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0.C0_util_sync_flops_0_56:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0.C0_util_sync_flops_0_57>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_57   ########
Instance path:   C0_util_sync_7s_0_0.C0_util_sync_flops_0_57                 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0.C0_util_sync_flops_0_57:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s_1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_7s_1   ########
Instance path:   C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s_1               
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.1250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s_1:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.04820 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z21.C0_util_gray_sync_bin_7s_1:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_7s_1.C0_util_gray_to_bin_7s_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_7s_0   ########
Instance path:   C0_util_gray_sync_bin_7s_1.C0_util_gray_to_bin_7s_0          
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_7s_1.C0_util_gray_to_bin_7s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_7s_1.C0_util_sync_7s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_7s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_7s_1.C0_util_sync_7s_0_0_0          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_7s_1.C0_util_sync_7s_0_0_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_58>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_58   ########
Instance path:   C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_58               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_58:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_59>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_59   ########
Instance path:   C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_59               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_59:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_60>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_60   ########
Instance path:   C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_60               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_60:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_61>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_61   ########
Instance path:   C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_61               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_61:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_62>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_62   ########
Instance path:   C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_62               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_62:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_63>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_63   ########
Instance path:   C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_63               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_63:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_64>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_64   ########
Instance path:   C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_64               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_7s_0_0_0.C0_util_sync_flops_0_64:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z21.C0_util_lat1_to_lat0_145s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_145s   ########
Instance path:   C0_util_fifo_core_Z21.C0_util_lat1_to_lat0_145s               
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      443                2.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z21.C0_util_lat1_to_lat0_145s:	443 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           307                1.35 %               
BLACK BOX     6                  0.09540 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z21.C0_util_lat1_to_lat0_145s:	313 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z22.C0_util_ram_6s_145s_32s_4s_0s_0s_64s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_6s_145s_32s_4s_0s_0s_64s   ########
Instance path:   C0_util_fifo_Z22.C0_util_ram_6s_145s_32s_4s_0s_0s_64s                    
==========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.0570 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z22.C0_util_ram_6s_145s_32s_4s_0s_0s_64s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     13                 10.2 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z22.C0_util_ram_6s_145s_32s_4s_0s_0s_64s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z14.C0_util_fifo_Z24>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z24   ########
Instance path:   C0_axi_if_Z14.C0_util_fifo_Z24                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      251                1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z24:	251 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           198                0.8680 %             
BLACK BOX     29                 0.4610 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z14.C0_util_fifo_Z24:	227 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  5.51 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z24:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z24.C0_util_fifo_core_Z23>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z23   ########
Instance path:   C0_util_fifo_Z24.C0_util_fifo_core_Z23                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      251                1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z24.C0_util_fifo_core_Z23:	251 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           191                0.8370 %             
BLACK BOX     29                 0.4610 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z24.C0_util_fifo_core_Z23:	220 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z23.C0_util_lat1_to_lat0_79s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_79s   ########
Instance path:   C0_util_fifo_core_Z23.C0_util_lat1_to_lat0_79s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      230                1.37 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z23.C0_util_lat1_to_lat0_79s:	230 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           157                0.6880 %             
BLACK BOX     21                 0.3340 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z23.C0_util_lat1_to_lat0_79s:	178 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z24.C0_util_ram_4s_79s_32s_2s_0s_0s_16s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_4s_79s_32s_2s_0s_0s_16s   ########
Instance path:   C0_util_fifo_Z24.C0_util_ram_4s_79s_32s_2s_0s_0s_16s                    
=========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03070 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z24.C0_util_ram_4s_79s_32s_2s_0s_0s_16s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  5.51 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z24.C0_util_ram_4s_79s_32s_2s_0s_0s_16s:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z14.C0_util_fifo_Z26>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z26   ########
Instance path:   C0_axi_if_Z14.C0_util_fifo_Z26                       
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      231                1.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z26:	231 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           169                0.740 %              
ARI1          12                 0.3020 %             
BLACK BOX     33                 0.5250 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z14.C0_util_fifo_Z26:	214 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z14.C0_util_fifo_Z26:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z26.C0_util_fifo_core_Z25>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z25   ########
Instance path:   C0_util_fifo_Z26.C0_util_fifo_core_Z25                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      231                1.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z26.C0_util_fifo_core_Z25:	231 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           163                0.7140 %             
ARI1          12                 0.3020 %             
BLACK BOX     33                 0.5250 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z26.C0_util_fifo_core_Z25:	208 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_72s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_72s   ########
Instance path:   C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_72s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      206                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_72s:	206 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           142                0.6220 %             
BLACK BOX     24                 0.3820 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z25.C0_util_lat1_to_lat0_72s:	166 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z26.C0_util_ram_5s_72s_32s_2s_0s_0s_32s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_5s_72s_32s_2s_0s_0s_32s   ########
Instance path:   C0_util_fifo_Z26.C0_util_ram_5s_72s_32s_2s_0s_0s_32s                    
=========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z26.C0_util_ram_5s_72s_32s_2s_0s_0s_32s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z26.C0_util_ram_5s_72s_32s_2s_0s_0s_32s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z14.C0_wrap_calc_Z11>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrap_calc_Z11   ########
Instance path:   C0_axi_if_Z14.C0_wrap_calc_Z11                       
======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           437                1.91 %               
BLACK BOX     6                  0.09540 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z14.C0_wrap_calc_Z11:	443 (0.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_dfi_rddata_align_Z37>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_rddata_align_Z37   ########
Instance path:   C0_sdram_lb_Z61.C0_dfi_rddata_align_Z37                     
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.590 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_dfi_rddata_align_Z37:	99 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      134                0.5870 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_dfi_rddata_align_Z37:	134 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_dfi_timing_gen_Z55>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_timing_gen_Z55   ########
Instance path:   C0_sdram_lb_Z61.C0_dfi_timing_gen_Z55                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_dfi_timing_gen_Z55:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.008760 %           
BLACK BOX     246                3.91 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_dfi_timing_gen_Z55:	248 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_fastinit_Z50>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_fastinit_Z50   ########
Instance path:   C0_sdram_lb_Z61.C0_fastinit_Z50                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1147               6.83 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_fastinit_Z50:	1147 (2.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1490               6.53 %               
ARI1          565                14.2 %               
BLACK BOX     1535               24.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_fastinit_Z50:	3590 (7.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z50.C0_fastsdram_Z44>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_fastsdram_Z44   ########
Instance path:   C0_fastinit_Z50.C0_fastsdram_Z44                     
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1036               6.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z50.C0_fastsdram_Z44:	1036 (2.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1216               5.33 %               
ARI1          516                13 %                 
BLACK BOX     1474               23.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastinit_Z50.C0_fastsdram_Z44:	3206 (7.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_odt_gen_Z38>
--------------------------------------------------------------------
########   Utilization report for  cell:   C0_odt_gen_Z38   ########
Instance path:   C0_fastsdram_Z44.C0_odt_gen_Z38                    
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_odt_gen_Z38:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           52                 0.2280 %             
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_odt_gen_Z38:	56 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_openbank_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_3   ########
Instance path:   C0_fastsdram_Z44.C0_openbank_3                    
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      69                 0.4110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_openbank_3:	69 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           66                 0.2890 %             
ARI1          66                 1.66 %               
BLACK BOX     71                 1.13 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_openbank_3:	203 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_openbank_3_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_3_0   ########
Instance path:   C0_fastsdram_Z44.C0_openbank_3_0                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_openbank_3_0:	68 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           65                 0.2850 %             
ARI1          66                 1.66 %               
BLACK BOX     68                 1.08 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_openbank_3_0:	199 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_openbank_3_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_3_1   ########
Instance path:   C0_fastsdram_Z44.C0_openbank_3_1                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_openbank_3_1:	68 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           65                 0.2850 %             
ARI1          66                 1.66 %               
BLACK BOX     68                 1.08 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_openbank_3_1:	199 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_openbank_3_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_3_2   ########
Instance path:   C0_fastsdram_Z44.C0_openbank_3_2                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 0.4050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_openbank_3_2:	68 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           65                 0.2850 %             
ARI1          66                 1.66 %               
BLACK BOX     68                 1.08 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_openbank_3_2:	199 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_openrank_Z48>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openrank_Z48   ########
Instance path:   C0_fastsdram_Z44.C0_openrank_Z48                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      109                0.6490 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_openrank_Z48:	109 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           247                1.08 %               
ARI1          102                2.56 %               
BLACK BOX     130                2.07 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_openrank_Z48:	479 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z48.C0_rw_tracking_Z45>
------------------------------------------------------------------------
########   Utilization report for  cell:   C0_rw_tracking_Z45   ########
Instance path:   C0_openrank_Z48.C0_rw_tracking_Z45                     
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z48.C0_rw_tracking_Z45:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      90                 0.3940 %             
ARI1     15                 0.3770 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z48.C0_rw_tracking_Z45:	105 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z48.C0_wtr_tracking_Z46>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z46   ########
Instance path:   C0_openrank_Z48.C0_wtr_tracking_Z46                     
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.04760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z48.C0_wtr_tracking_Z46:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
ARI1     8                  0.2010 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z48.C0_wtr_tracking_Z46:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z48.C0_wtr_tracking_Z47>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z47   ########
Instance path:   C0_openrank_Z48.C0_wtr_tracking_Z47                     
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.04760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z48.C0_wtr_tracking_Z47:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02190 %            
ARI1     16                 0.4020 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z48.C0_wtr_tracking_Z47:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z48.C0_wtr_tracking_Z47_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z47_0   ########
Instance path:   C0_openrank_Z48.C0_wtr_tracking_Z47_0                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.04760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z48.C0_wtr_tracking_Z47_0:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
ARI1     16                 0.4020 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z48.C0_wtr_tracking_Z47_0:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_preamble_phase_shift_Z39_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_preamble_phase_shift_Z39_0   ########
Instance path:   C0_fastsdram_Z44.C0_preamble_phase_shift_Z39_0                    
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_preamble_phase_shift_Z39_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_preamble_phase_shift_Z39_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_prog_pipe_delay_1s_0_2s_2s_66>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_1s_0_2s_2s_66   ########
Instance path:   C0_fastsdram_Z44.C0_prog_pipe_delay_1s_0_2s_2s_66                    
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_prog_pipe_delay_1s_0_2s_2s_66:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_prog_pipe_delay_2s_0_7s_40s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_2s_0_7s_40s   ########
Instance path:   C0_fastsdram_Z44.C0_prog_pipe_delay_2s_0_7s_40s                    
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      80                 0.4760 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_prog_pipe_delay_2s_0_7s_40s:	80 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03510 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_prog_pipe_delay_2s_0_7s_40s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_prog_pipe_delay_4s_0_7s_40s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_4s_0_7s_40s   ########
Instance path:   C0_fastsdram_Z44.C0_prog_pipe_delay_4s_0_7s_40s                    
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      80                 0.4760 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_prog_pipe_delay_4s_0_7s_40s:	80 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           8                  0.03510 %            
BLACK BOX     79                 1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_prog_pipe_delay_4s_0_7s_40s:	87 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_qm_Z49>
---------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z49   ########
Instance path:   C0_fastsdram_Z44.C0_qm_Z49                    
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      57                 0.3390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_qm_Z49:	57 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           74                 0.3240 %             
ARI1          43                 1.08 %               
BLACK BOX     38                 0.6040 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_qm_Z49:	155 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_qm_Z49_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z49_0   ########
Instance path:   C0_fastsdram_Z44.C0_qm_Z49_0                    
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      59                 0.3510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_qm_Z49_0:	59 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           97                 0.4250 %             
ARI1          43                 1.08 %               
BLACK BOX     38                 0.6040 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_qm_Z49_0:	178 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_qm_Z49_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z49_1   ########
Instance path:   C0_fastsdram_Z44.C0_qm_Z49_1                    
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      57                 0.3390 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_qm_Z49_1:	57 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           122                0.5350 %             
ARI1          43                 1.08 %               
BLACK BOX     38                 0.6040 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_qm_Z49_1:	203 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_util_param_latency_130s_3s_0s_1s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_130s_3s_0s_1s   ########
Instance path:   C0_fastsdram_Z44.C0_util_param_latency_130s_3s_0s_1s                    
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      69                 0.4110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_util_param_latency_130s_3s_0s_1s:	69 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           16                 0.07010 %            
BLACK BOX     198                3.15 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_util_param_latency_130s_3s_0s_1s:	214 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_util_param_latency_48s_3s_1s_1s>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_48s_3s_1s_1s   ########
Instance path:   C0_fastsdram_Z44.C0_util_param_latency_48s_3s_1s_1s                    
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.08930 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_util_param_latency_48s_3s_1s_1s:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01310 %            
BLACK BOX     129                2.05 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_util_param_latency_48s_3s_1s_1s:	132 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrcmd_data_delay_Z41   ########
Instance path:   C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41                    
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     31                 0.4930 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41:	31 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41_1>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrcmd_data_delay_Z41_1   ########
Instance path:   C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41_1                    
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     31                 0.4930 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z44.C0_wrcmd_data_delay_Z41_1:	31 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z50.C0_util_sync_1s_0_0_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_1   ########
Instance path:   C0_fastinit_Z50.C0_util_sync_1s_0_0_1                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z50.C0_util_sync_1s_0_0_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_73>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_73   ########
Instance path:   C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_73               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_73:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z50.C0_util_sync_1s_0_0_2>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_2   ########
Instance path:   C0_fastinit_Z50.C0_util_sync_1s_0_0_2                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z50.C0_util_sync_1s_0_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_74>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_74   ########
Instance path:   C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_74               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_74:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_freq_ratio_cac_Z51>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_freq_ratio_cac_Z51   ########
Instance path:   C0_sdram_lb_Z61.C0_freq_ratio_cac_Z51                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      59                 0.3510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_freq_ratio_cac_Z51:	59 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4                  0.01750 %            
BLACK BOX     59                 0.9380 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_freq_ratio_cac_Z51:	63 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_freq_ratio_data_Z52>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_freq_ratio_data_Z52   ########
Instance path:   C0_sdram_lb_Z61.C0_freq_ratio_data_Z52                     
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      309                1.84 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_freq_ratio_data_Z52:	309 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           632                2.77 %               
ARI1          72                 1.81 %               
BLACK BOX     242                3.85 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_freq_ratio_data_Z52:	946 (2.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0              
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_0>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_0   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_0              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_0:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_1>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_1   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_1              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_1:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_10>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_10   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_10              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_10:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_10:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_11>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_11   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_11              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_11:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_11:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_12>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_12   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_12              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_12:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_12:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_13>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_13   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_13              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_13:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_13:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_14>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_14   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_14              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_14:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_14:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_15>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_15   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_15              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_15:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_15:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_16>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_16   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_16              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_16:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_16:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_17>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_17   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_17              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_17:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_17:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_18>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_18   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_18              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_18:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_18:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_2>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_2   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_2              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_2:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_3>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_3   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_3              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_3:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_3:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_4>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_4   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_4              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_4:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_5>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_5   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_5              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_5:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_5:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_6>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_6   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_6              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_6:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_6:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_7>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_7   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_7              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_7:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_7:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_8>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_8   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_8              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_8:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_8:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_9>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_0_9   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_9              
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_9:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_0_9:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_1>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_1   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_1              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_1:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_10>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_10   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_10              
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_10:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_10:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_11>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_11   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_11              
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_11:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_11:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_12>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_12   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_12              
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_12:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_12:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_13>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_13   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_13              
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_13:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_13:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_14>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_14   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_14              
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_14:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_14:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_15>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_15   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_15              
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_15:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_15:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_2>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_2   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_2              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_2:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_3>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_3   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_3              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_3:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_3:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_4>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_4   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_4              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_4:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_5>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_5   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_5              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_5:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_5:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_6>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_6   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_6              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_6:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_6:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_7>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_7   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_7              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_7:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_7:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_8>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_8   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_8              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_8:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_8:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_9>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_0s_0_9   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_9              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_9:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
ARI1     2                  0.05030 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_0s_0_9:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_1s_0   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0              
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04380 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0_1>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_dynamic_4s_1s_0_1   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0_1              
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04380 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_dynamic_4s_1s_0_1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158              
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_0   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_0              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_1   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_1              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_10>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_10   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_10              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_11>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_11   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_11              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_12>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_12   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_12              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_13>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_13   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_13              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_13:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_14>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_14   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_14              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_15>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_15   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_15              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_15:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_16>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_16   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_16              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_16:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_17>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_17   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_17              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_18>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_18   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_18              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_19>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_19   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_19              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_2   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_2              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_20>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_20   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_20              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_20:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_21>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_21   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_21              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_21:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_22>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_22   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_22              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_23>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_23   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_23              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_23:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_24>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_24   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_24              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_25>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_25   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_25              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_25:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_25:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_26>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_26   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_26              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_26:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_27>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_27   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_27              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_28>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_28   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_28              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_28:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_29>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_29   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_29              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_29:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_3>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_3   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_3              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_30>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_30   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_30              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_31>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_31   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_31              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_32>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_32   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_32              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_32:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_33>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_33   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_33              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_34>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_34   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_34              
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_4>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_4   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_4              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_5>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_5   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_5              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_6>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_6   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_6              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_7>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_7   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_7              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_8>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_8   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_8              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_9>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_158_9   ########
Instance path:   C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_9              
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z52.C0_dfi_phase_shift_static_4s_0s_0_158_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_init_pda_mrs_interface_Z59>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_init_pda_mrs_interface_Z59   ########
Instance path:   C0_sdram_lb_Z61.C0_init_pda_mrs_interface_Z59                     
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_init_pda_mrs_interface_Z59:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_merge_read_valid_40s_32s_5s_0_1>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_merge_read_valid_40s_32s_5s_0_1   ########
Instance path:   C0_sdram_lb_Z61.C0_merge_read_valid_40s_32s_5s_0_1                     
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      141                0.840 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_merge_read_valid_40s_32s_5s_0_1:	141 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           99                 0.4340 %             
ARI1          66                 1.66 %               
BLACK BOX     1221               19.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_merge_read_valid_40s_32s_5s_0_1:	1386 (3.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_mpfe_Z31>
-----------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_Z31   ########
Instance path:   C0_sdram_lb_Z61.C0_mpfe_Z31                     
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      431                2.57 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_mpfe_Z31:	431 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           407                1.78 %               
ARI1          51                 1.28 %               
BLACK BOX     218                3.47 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_mpfe_Z31:	676 (1.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     9                  7.09 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z61.C0_mpfe_Z31:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z31.C0_lb_fifo_11s_1s_37s_49s_1s_112s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_lb_fifo_11s_1s_37s_49s_1s_112s   ########
Instance path:   C0_mpfe_Z31.C0_lb_fifo_11s_1s_37s_49s_1s_112s                         
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      187                1.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z31.C0_lb_fifo_11s_1s_37s_49s_1s_112s:	187 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           94                 0.4120 %             
BLACK BOX     18                 0.2860 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z31.C0_lb_fifo_11s_1s_37s_49s_1s_112s:	112 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z31.C0_mpfe_req_tracking_Z27>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_req_tracking_Z27   ########
Instance path:   C0_mpfe_Z31.C0_mpfe_req_tracking_Z27                         
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z31.C0_mpfe_req_tracking_Z27:	28 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           53                 0.2320 %             
ARI1          21                 0.5280 %             
BLACK BOX     121                1.92 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z31.C0_mpfe_req_tracking_Z27:	195 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.36 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_Z31.C0_mpfe_req_tracking_Z27:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_req_tracking_Z27.C0_util_fifo_reg_61s_5s_32s_16s_0s_1s_0s_31s>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_reg_61s_5s_32s_16s_0s_1s_0s_31s   ########
Instance path:   C0_mpfe_req_tracking_Z27.C0_util_fifo_reg_61s_5s_32s_16s_0s_1s_0s_31s            
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_req_tracking_Z27.C0_util_fifo_reg_61s_5s_32s_16s_0s_1s_0s_31s:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           36                 0.1580 %             
ARI1          6                  0.1510 %             
BLACK BOX     65                 1.03 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_req_tracking_Z27.C0_util_fifo_reg_61s_5s_32s_16s_0s_1s_0s_31s:	107 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  2.36 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_req_tracking_Z27.C0_util_fifo_reg_61s_5s_32s_16s_0s_1s_0s_31s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z31.C0_mpfe_req_tracking_Z28>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_req_tracking_Z28   ########
Instance path:   C0_mpfe_Z31.C0_mpfe_req_tracking_Z28                         
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      216                1.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z31.C0_mpfe_req_tracking_Z28:	216 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           171                0.7490 %             
ARI1          30                 0.7540 %             
BLACK BOX     79                 1.26 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z31.C0_mpfe_req_tracking_Z28:	280 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_Z31.C0_mpfe_req_tracking_Z28:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_req_tracking_Z28.C0_util_fifo_Z30>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z30   ########
Instance path:   C0_mpfe_req_tracking_Z28.C0_util_fifo_Z30            
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      206                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_req_tracking_Z28.C0_util_fifo_Z30:	206 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           145                0.6350 %             
ARI1          12                 0.3020 %             
BLACK BOX     24                 0.3820 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_req_tracking_Z28.C0_util_fifo_Z30:	181 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_req_tracking_Z28.C0_util_fifo_Z30:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z30.C0_util_fifo_core_Z29>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z29   ########
Instance path:   C0_util_fifo_Z30.C0_util_fifo_core_Z29                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      206                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z30.C0_util_fifo_core_Z29:	206 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           139                0.6090 %             
ARI1          12                 0.3020 %             
BLACK BOX     24                 0.3820 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z30.C0_util_fifo_core_Z29:	175 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_61s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_61s   ########
Instance path:   C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_61s               
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      182                1.08 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_61s:	182 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           122                0.5350 %             
BLACK BOX     15                 0.2390 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z29.C0_util_lat1_to_lat0_61s:	137 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z30.C0_util_ram_5s_61s_32s_1s_0s_0s_32s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_5s_61s_32s_1s_0s_0s_32s   ########
Instance path:   C0_util_fifo_Z30.C0_util_ram_5s_61s_32s_1s_0s_0s_32s                    
=========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z30.C0_util_ram_5s_61s_32s_1s_0s_0s_32s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z30.C0_util_ram_5s_61s_32s_1s_0s_0s_32s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_prog_pipe_delay_160s_0_1s_1s>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_160s_0_1s_1s   ########
Instance path:   C0_sdram_lb_Z61.C0_prog_pipe_delay_160s_0_1s_1s                     
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      152                0.9050 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_prog_pipe_delay_160s_0_1s_1s:	152 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_prog_pipe_delay_160s_0_1s_1s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_prog_pipe_delay_64s_1_1s_1s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_64s_1_1s_1s   ########
Instance path:   C0_sdram_lb_Z61.C0_prog_pipe_delay_64s_1_1s_1s                     
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_prog_pipe_delay_64s_1_1s_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     63                 1 %                  
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_prog_pipe_delay_64s_1_1s_1s:	63 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_rmw_Z35>
----------------------------------------------------------------
########   Utilization report for  cell:   C0_rmw_Z35   ########
Instance path:   C0_sdram_lb_Z61.C0_rmw_Z35                     
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      658                3.92 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_rmw_Z35:	658 (1.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           545                2.39 %               
ARI1          427                10.7 %               
BLACK BOX     407                6.47 %               
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_rmw_Z35:	1379 (3.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z61.C0_rmw_Z35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z35.C0_multiburst_qr_Z36>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_multiburst_qr_Z36   ########
Instance path:   C0_rmw_Z35.C0_multiburst_qr_Z36                          
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.4350 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z35.C0_multiburst_qr_Z36:	73 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           112                0.4910 %             
ARI1          40                 1.01 %               
BLACK BOX     10                 0.1590 %             
======================================================
Total COMBINATIONAL LOGIC in the block C0_rmw_Z35.C0_multiburst_qr_Z36:	162 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z35.C0_util_param_latency_1s_2s_0_0s>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_1s_2s_0_0s   ########
Instance path:   C0_rmw_Z35.C0_util_param_latency_1s_2s_0_0s                          
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z35.C0_util_param_latency_1s_2s_0_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z35.C0_util_param_latency_1s_2s_0_0s_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_1s_2s_0_0s_0   ########
Instance path:   C0_rmw_Z35.C0_util_param_latency_1s_2s_0_0s_0                          
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z35.C0_util_param_latency_1s_2s_0_0s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z35.C0_util_param_latency_3s_2s_0_0s>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_3s_2s_0_0s   ########
Instance path:   C0_rmw_Z35.C0_util_param_latency_3s_2s_0_0s                          
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03570 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z35.C0_util_param_latency_3s_2s_0_0s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_rmw_Z35.C0_util_param_latency_3s_2s_0_0s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_util_sync_1s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0   ########
Instance path:   C0_sdram_lb_Z61.C0_util_sync_1s_0_0                     
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_util_sync_1s_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0.C0_util_sync_flops_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0   ########
Instance path:   C0_util_sync_1s_0_0.C0_util_sync_flops_0                 
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0.C0_util_sync_flops_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_util_sync_1s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_0   ########
Instance path:   C0_sdram_lb_Z61.C0_util_sync_1s_0_0_0                     
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_util_sync_1s_0_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_72>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_72   ########
Instance path:   C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_72               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_72:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z61.C0_util_sync_bus_16s_0_1024s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_bus_16s_0_1024s   ########
Instance path:   C0_sdram_lb_Z61.C0_util_sync_bus_16s_0_1024s                     
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.2020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z61.C0_util_sync_bus_16s_0_1024s:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           23                 0.1010 %             
ARI1          9                  0.2260 %             
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z61.C0_util_sync_bus_16s_0_1024s:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_65>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_65   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_65        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_65:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_toggle_pos_0s   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s        
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_66>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_66   ########
Instance path:   C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_66          
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_66:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_68>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_68   ########
Instance path:   C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_68          
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_68:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_toggle_pos_0s_1   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1        
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_71>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_71   ########
Instance path:   C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_71        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_71:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z62.C0_util_sync_reset_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_reset_0   ########
Instance path:   C0_sdram_sys_top_Z62.C0_util_sync_reset_0                
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z62.C0_util_sync_reset_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_reset_0.C0_util_sync_flops_0_7_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_0   ########
Instance path:   C0_util_sync_reset_0.C0_util_sync_flops_0_7_0                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_reset_0.C0_util_sync_flops_0_7_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4.DDR4_DDRPHY_BLK>
---------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK   ########
Instance path:   DDR4.DDR4_DDRPHY_BLK                                
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2195               13.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR4.DDR4_DDRPHY_BLK:	2195 (4.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3212               14.1 %               
ARI1          951                23.9 %               
BLACK BOX     634                10.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR4.DDR4_DDRPHY_BLK:	4797 (10.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 11 %                 
=====================================================
Total MEMORY ELEMENTS in the block DDR4.DDR4_DDRPHY_BLK:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR4.DDR4_DDRPHY_BLK:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       42                 85.7 %               
=================================================
Total IO PADS in the block DDR4.DDR4_DDRPHY_BLK:	42 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.COREDDR_TIP_Z68>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_Z68   ########
Instance path:   DDR4_DDRPHY_BLK.COREDDR_TIP_Z68                     
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2195               13.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR4_DDRPHY_BLK.COREDDR_TIP_Z68:	2195 (4.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3212               14.1 %               
ARI1          951                23.9 %               
BLACK BOX     572                9.1 %                
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.COREDDR_TIP_Z68:	4735 (10.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 11 %                 
=====================================================
Total MEMORY ELEMENTS in the block DDR4_DDRPHY_BLK.COREDDR_TIP_Z68:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block DDR4_DDRPHY_BLK.COREDDR_TIP_Z68:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_Z68.COREDDR_TIP_INT_Z67>
-------------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_INT_Z67   ########
Instance path:   COREDDR_TIP_Z68.COREDDR_TIP_INT_Z67                     
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2195               13.1 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_Z68.COREDDR_TIP_INT_Z67:	2195 (4.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3212               14.1 %               
ARI1          951                23.9 %               
BLACK BOX     572                9.1 %                
======================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_Z68.COREDDR_TIP_INT_Z67:	4735 (10.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 11 %                 
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_Z68.COREDDR_TIP_INT_Z67:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  12.5 %               
===================================================
Total GLOBAL BUFFERS in the block COREDDR_TIP_Z68.COREDDR_TIP_INT_Z67:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z67.LANE_ALIGNMENT_2s_2s_3s_7s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   LANE_ALIGNMENT_2s_2s_3s_7s   ########
Instance path:   COREDDR_TIP_INT_Z67.LANE_ALIGNMENT_2s_2s_3s_7s                 
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z67.LANE_ALIGNMENT_2s_2s_3s_7s:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           36                 0.1580 %             
BLACK BOX     128                2.04 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z67.LANE_ALIGNMENT_2s_2s_3s_7s:	164 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 9.45 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z67.LANE_ALIGNMENT_2s_2s_3s_7s:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s>
--------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s          
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03570 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 0.110 %              
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s:	25 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s   ########
Instance path:   FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s                      
================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s_0   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03570 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s_0   ########
Instance path:   FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0                    
==================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s>
---------------------------------------------------------------------
########   Utilization report for  cell:   LANE_CTRL_2s_1s   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s          
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z67.TIP_CTRL_BLK_Z66>
----------------------------------------------------------------------
########   Utilization report for  cell:   TIP_CTRL_BLK_Z66   ########
Instance path:   COREDDR_TIP_INT_Z67.TIP_CTRL_BLK_Z66                 
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2066               12.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z67.TIP_CTRL_BLK_Z66:	2066 (4.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3075               13.5 %               
ARI1          928                23.3 %               
BLACK BOX     444                7.06 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z67.TIP_CTRL_BLK_Z66:	4447 (9.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.57 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z67.TIP_CTRL_BLK_Z66:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z66.LEVELLING_2s_8_8_8_8_8_8_8_8_8>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   LEVELLING_2s_8_8_8_8_8_8_8_8_8   ########
Instance path:   TIP_CTRL_BLK_Z66.LEVELLING_2s_8_8_8_8_8_8_8_8_8                    
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1191               7.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z66.LEVELLING_2s_8_8_8_8_8_8_8_8_8:	1191 (2.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1641               7.19 %               
ARI1          643                16.2 %               
BLACK BOX     367                5.84 %               
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z66.LEVELLING_2s_8_8_8_8_8_8_8_8_8:	2651 (5.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s>
----------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s      
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.05960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02190 %            
ARI1     8                  0.2010 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_0   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0      
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.05960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02190 %            
ARI1     8                  0.2010 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_0:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   IOG_IF_2s_18s_0_1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1      
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 0.3340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1:	56 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           50                 0.2190 %             
ARI1          9                  0.2260 %             
BLACK BOX     36                 0.5730 %             
======================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1:	95 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM>
---------------------------------------------------------------------
########   Utilization report for  cell:   APB_IOG_CTRL_SM   ########
Instance path:   IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM                   
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      26                 0.1550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM:	26 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           15                 0.06570 %            
ARI1          9                  0.2260 %             
BLACK BOX     12                 0.1910 %             
======================================================
Total COMBINATIONAL LOGIC in the block IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_2s_8_8_8_8_8_8_8_8_8   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      996                5.93 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8:	996 (2.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1458               6.39 %               
ARI1          590                14.8 %               
BLACK BOX     299                4.76 %               
======================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8:	2347 (5.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8   ########
Instance path:   RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8          
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      996                5.93 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8:	996 (2.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1458               6.39 %               
ARI1          590                14.8 %               
BLACK BOX     299                4.76 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8:	2347 (5.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_0   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0      
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      498                2.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0:	498 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           720                3.15 %               
ARI1          296                7.44 %               
BLACK BOX     145                2.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_0:	1161 (2.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_1_0   ########
Instance path:   RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0                       
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      237                1.41 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0:	237 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           297                1.3 %                
ARI1          237                5.96 %               
BLACK BOX     122                1.94 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_0.dq_align_dqs_optimization_1_0:	656 (1.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_0.gate_training_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_1   ########
Instance path:   RDLVL_TRAIN_0.gate_training_1                       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.55 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_0.gate_training_1:	261 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           423                1.85 %               
ARI1          59                 1.48 %               
BLACK BOX     23                 0.3660 %             
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_0.gate_training_1:	505 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_1   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1      
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      498                2.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1:	498 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           738                3.23 %               
ARI1          294                7.39 %               
BLACK BOX     145                2.31 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1:	1177 (2.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_1.dq_align_dqs_optimization_1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_1   ########
Instance path:   RDLVL_TRAIN_1.dq_align_dqs_optimization_1                       
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      237                1.41 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_1.dq_align_dqs_optimization_1:	237 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           297                1.3 %                
ARI1          237                5.96 %               
BLACK BOX     122                1.94 %               
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_1.dq_align_dqs_optimization_1:	656 (1.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_1.gate_training_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_0   ########
Instance path:   RDLVL_TRAIN_1.gate_training_0                       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.55 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_1.gate_training_0:	261 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           440                1.93 %               
ARI1          57                 1.43 %               
BLACK BOX     23                 0.3660 %             
======================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_1.gate_training_0:	520 (1.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z64>
----------------------------------------------------------------------
########   Utilization report for  cell:   TRN_COMPLETE_Z64   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z64      
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.05960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z64:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           18                 0.07890 %            
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z64:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s>
----------------------------------------------------------------
########   Utilization report for  cell:   VREF_TR_2s   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s      
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s>
--------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_2s   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s      
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                0.6190 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s:	104 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           88                 0.3860 %             
ARI1          28                 0.7040 %             
BLACK BOX     30                 0.4770 %             
======================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s:	146 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s.WRLVL_BOT>
---------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT   ########
Instance path:   WRLVL_2s.WRLVL_BOT                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.310 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s.WRLVL_BOT:	52 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           44                 0.1930 %             
ARI1          14                 0.3520 %             
BLACK BOX     15                 0.2390 %             
======================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s.WRLVL_BOT:	73 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s.WRLVL_BOT_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_0   ########
Instance path:   WRLVL_2s.WRLVL_BOT_0                            
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.310 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s.WRLVL_BOT_0:	52 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           44                 0.1930 %             
ARI1          14                 0.3520 %             
BLACK BOX     15                 0.2390 %             
======================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s.WRLVL_BOT_0:	73 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z66.PHY_SIG_MOD_2s_2s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   PHY_SIG_MOD_2s_2s   ########
Instance path:   TIP_CTRL_BLK_Z66.PHY_SIG_MOD_2s_2s                    
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      274                1.63 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z66.PHY_SIG_MOD_2s_2s:	274 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           921                4.04 %               
ARI1          46                 1.16 %               
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z66.PHY_SIG_MOD_2s_2s:	971 (2.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z66.TRN_CLK_2s_1s_0s_1s_2s_3s_4s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s   ########
Instance path:   TIP_CTRL_BLK_Z66.TRN_CLK_2s_1s_0s_1s_2s_3s_4s                    
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      341                2.03 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z66.TRN_CLK_2s_1s_0s_1s_2s_3s_4s:	341 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           338                1.48 %               
ARI1          198                4.98 %               
BLACK BOX     71                 1.13 %               
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z66.TRN_CLK_2s_1s_0s_1s_2s_3s_4s:	607 (1.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.57 %               
=====================================================
Total MEMORY ELEMENTS in the block TIP_CTRL_BLK_Z66.TRN_CLK_2s_1s_0s_1s_2s_3s_4s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s        
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03570 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s.data_transition_detector_1s_4>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4   ########
Instance path:   flag_generator_1s.data_transition_detector_1s_4                   
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s.data_transition_detector_1s_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s.data_transition_detector_1s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s.noisy_data_detector_1s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s   ########
Instance path:   flag_generator_1s.noisy_data_detector_1s                   
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s.noisy_data_detector_1s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s.noisy_data_detector_1s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03570 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_0.data_transition_detector_1s_4_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_0   ########
Instance path:   flag_generator_1s_0.data_transition_detector_1s_4_0                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_0.data_transition_detector_1s_4_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_0.data_transition_detector_1s_4_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_0.noisy_data_detector_1s_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_0   ########
Instance path:   flag_generator_1s_0.noisy_data_detector_1s_0                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_0.noisy_data_detector_1s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_0.noisy_data_detector_1s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_1   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03570 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_1.data_transition_detector_1s_4_1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_1   ########
Instance path:   flag_generator_1s_1.data_transition_detector_1s_4_1                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_1.data_transition_detector_1s_4_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_1.data_transition_detector_1s_4_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_1.noisy_data_detector_1s_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_1   ########
Instance path:   flag_generator_1s_1.noisy_data_detector_1s_1                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_1.noisy_data_detector_1s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_1.noisy_data_detector_1s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_2   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03570 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_2.data_transition_detector_1s_4_2>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_2   ########
Instance path:   flag_generator_1s_2.data_transition_detector_1s_4_2                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_2.data_transition_detector_1s_4_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_2.data_transition_detector_1s_4_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_2.noisy_data_detector_1s_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_2   ########
Instance path:   flag_generator_1s_2.noisy_data_detector_1s_2                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_2.noisy_data_detector_1s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_2.noisy_data_detector_1s_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_3   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.03570 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_3.data_transition_detector_1s_4_3>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_3   ########
Instance path:   flag_generator_1s_3.data_transition_detector_1s_4_3                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_3.data_transition_detector_1s_4_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_3.data_transition_detector_1s_4_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_3.noisy_data_detector_1s_3>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_3   ########
Instance path:   flag_generator_1s_3.noisy_data_detector_1s_3                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_3.noisy_data_detector_1s_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_3.noisy_data_detector_1s_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk>
------------------------------------------------------------------
########   Utilization report for  cell:   trn_bclksclk   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk        
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      50                 0.2980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk:	50 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           51                 0.2230 %             
ARI1          19                 0.4780 %             
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk:	71 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr>
------------------------------------------------------------------
########   Utilization report for  cell:   trn_cmd_addr   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr        
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.590 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	99 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           95                 0.4160 %             
ARI1          61                 1.53 %               
BLACK BOX     65                 1.03 %               
======================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	221 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.57 %               
=====================================================
Total MEMORY ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw>
--------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw        
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.4650 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw:	78 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           87                 0.3810 %             
ARI1          59                 1.48 %               
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw:	148 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0>
----------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_0   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0        
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.4650 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0:	78 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           78                 0.3420 %             
ARI1          59                 1.48 %               
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_0:	139 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z66.ddr4_vref>
---------------------------------------------------------------
########   Utilization report for  cell:   ddr4_vref   ########
Instance path:   TIP_CTRL_BLK_Z66.ddr4_vref                    
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.05960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z66.ddr4_vref:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9                  0.03940 %            
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z66.ddr4_vref:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z66.write_callibrator_Z65>
---------------------------------------------------------------------------
########   Utilization report for  cell:   write_callibrator_Z65   ########
Instance path:   TIP_CTRL_BLK_Z66.write_callibrator_Z65                    
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.4650 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z66.write_callibrator_Z65:	78 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           147                0.6440 %             
ARI1          41                 1.03 %               
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z66.write_callibrator_Z65:	189 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z67.ddr_init_iterator>
-----------------------------------------------------------------------
########   Utilization report for  cell:   ddr_init_iterator   ########
Instance path:   COREDDR_TIP_INT_Z67.ddr_init_iterator                 
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.1730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z67.ddr_init_iterator:	29 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.07890 %            
ARI1     23                 0.5780 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z67.ddr_init_iterator:	41 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD                     
======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD                     
=======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     12                 0.1910 %             
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       12                 24.5 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BA_PF_IOD>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_BA_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BA_PF_IOD                     
===================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BA_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       2                  4.08 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BA_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD                     
==============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BG_PF_IOD>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_BG_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BG_PF_IOD                     
===================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BG_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_BG_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CAS_N_PF_IOD>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_CAS_N_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CAS_N_PF_IOD                     
======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CKE_PF_IOD>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_CKE_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CKE_PF_IOD                     
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CS_N_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_CS_N_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CS_N_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ODT_PF_IOD>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_ODT_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ODT_PF_IOD                     
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RAS_N_PF_IOD>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_RAS_N_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RAS_N_PF_IOD                     
======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD                     
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RESET_N_PF_IOD>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_RESET_N_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RESET_N_PF_IOD                     
========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_WE_N_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_IOD_WE_N_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_WE_N_PF_IOD                     
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  2.04 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL                     
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD                     
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD                     
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD                     
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  16.3 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL                     
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD                     
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD                     
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD                     
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  16.3 %               
=================================================
Total IO PADS in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD                     
=====================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4_DDRPHY_BLK.DDR4_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR4.DDR4_DLL_0_PF_CCC>
-----------------------------------------------------------------------
########   Utilization report for  cell:   DDR4_DLL_0_PF_CCC   ########
Instance path:   DDR4.DDR4_DLL_0_PF_CCC                                
=======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block DDR4.DDR4_DLL_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TOP.IO>
--------------------------------------------------------
########   Utilization report for  cell:   IO   ########
Instance path:   TOP.IO                                 
========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      632                3.76 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP.IO:	632 (1.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           817                3.58 %               
ARI1          132                3.32 %               
BLACK BOX     491                7.81 %               
======================================================
Total COMBINATIONAL LOGIC in the block TOP.IO:	1440 (3.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      34                 68 %                 
RAM64X12     2                  1.57 %               
=====================================================
Total MEMORY ELEMENTS in the block TOP.IO:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.AHB_MMIO>
--------------------------------------------------------------
########   Utilization report for  cell:   AHB_MMIO   ########
Instance path:   IO.AHB_MMIO                                  
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.3870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.AHB_MMIO:	65 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           177                0.7760 %             
BLACK BOX     16                 0.2540 %             
======================================================
Total COMBINATIONAL LOGIC in the block IO.AHB_MMIO:	193 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHB_MMIO.CoreAHBLite_Z73>
---------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBLite_Z73   ########
Instance path:   AHB_MMIO.CoreAHBLite_Z73                            
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.3870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AHB_MMIO.CoreAHBLite_Z73:	65 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           177                0.7760 %             
BLACK BOX     16                 0.2540 %             
======================================================
Total COMBINATIONAL LOGIC in the block AHB_MMIO.CoreAHBLite_Z73:	193 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHBLite_Z73.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s   ########
Instance path:   CoreAHBLite_Z73.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s                     
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      65                 0.3870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHBLite_Z73.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s:	65 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           177                0.7760 %             
BLACK BOX     16                 0.2540 %             
======================================================
Total COMBINATIONAL LOGIC in the block CoreAHBLite_Z73.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s:	193 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.220 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0:	37 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           69                 0.3020 %             
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0:	77 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_ADDRDEC_Z70>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_ADDRDEC_Z70   ########      
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_ADDRDEC_Z70
===================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_ADDRDEC_Z70:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0   ########      
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_0   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           70                 0.3070 %             
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	74 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z72_1_0>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z72_1_0   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z72_1_0     
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z72_1_0:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           17                 0.07450 %            
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z72_1_0:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_1   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           38                 0.1660 %             
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_1:	42 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z72_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z72_1   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z72_1     
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z72_1:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           17                 0.07450 %            
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_1.COREAHBLITE_SLAVEARBITER_Z72_1:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.AHBtoAPB>
--------------------------------------------------------------
########   Utilization report for  cell:   AHBtoAPB   ########
Instance path:   IO.AHBtoAPB                                  
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      51                 0.3040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.AHBtoAPB:	51 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 0.1710 %             
BLACK BOX     67                 1.07 %               
======================================================
Total COMBINATIONAL LOGIC in the block IO.AHBtoAPB:	106 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHBtoAPB.COREAHBTOAPB3_15s_0s>
--------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBTOAPB3_15s_0s   ########
Instance path:   AHBtoAPB.COREAHBTOAPB3_15s_0s                            
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      51                 0.3040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block AHBtoAPB.COREAHBTOAPB3_15s_0s:	51 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           39                 0.1710 %             
BLACK BOX     67                 1.07 %               
======================================================
Total COMBINATIONAL LOGIC in the block AHBtoAPB.COREAHBTOAPB3_15s_0s:	106 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4   ########
Instance path:   COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4                
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           24                 0.1050 %             
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	25 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_ApbAddrData_0s   ########
Instance path:   COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s                
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      40                 0.2380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           13                 0.0570 %             
BLACK BOX     65                 1.03 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	78 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_PenableScheduler_0s_0_1_2   ########
Instance path:   COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2                
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.01190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.008760 %           
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_15s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.APB_PERIPHERALS>
---------------------------------------------------------------------
########   Utilization report for  cell:   APB_PERIPHERALS   ########
Instance path:   IO.APB_PERIPHERALS                                  
=====================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block IO.APB_PERIPHERALS:	38 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=APB_PERIPHERALS.CoreAPB3_Z74>
------------------------------------------------------------------
########   Utilization report for  cell:   CoreAPB3_Z74   ########
Instance path:   APB_PERIPHERALS.CoreAPB3_Z74                     
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block APB_PERIPHERALS.CoreAPB3_Z74:	38 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAPB3_Z74.COREAPB3_MUXPTOB3>
-----------------------------------------------------------------------
########   Utilization report for  cell:   COREAPB3_MUXPTOB3   ########
Instance path:   CoreAPB3_Z74.COREAPB3_MUXPTOB3                        
=======================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.1490 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreAPB3_Z74.COREAPB3_MUXPTOB3:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.CoreSPI_0>
---------------------------------------------------------------
########   Utilization report for  cell:   CoreSPI_0   ########
Instance path:   IO.CoreSPI_0                                  
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      213                1.27 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.CoreSPI_0:	213 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           276                1.21 %               
ARI1          38                 0.9550 %             
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block IO.CoreSPI_0:	322 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.57 %               
=====================================================
Total MEMORY ELEMENTS in the block IO.CoreSPI_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreSPI_0.CORESPI_Z76>
-----------------------------------------------------------------
########   Utilization report for  cell:   CORESPI_Z76   ########
Instance path:   CoreSPI_0.CORESPI_Z76                           
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      213                1.27 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreSPI_0.CORESPI_Z76:	213 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           276                1.21 %               
ARI1          38                 0.9550 %             
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block CoreSPI_0.CORESPI_Z76:	322 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.57 %               
=====================================================
Total MEMORY ELEMENTS in the block CoreSPI_0.CORESPI_Z76:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORESPI_Z76.spi_32s_8s_32s_10s_0_0_1_0s>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   spi_32s_8s_32s_10s_0_0_1_0s   ########
Instance path:   CORESPI_Z76.spi_32s_8s_32s_10s_0_0_1_0s                         
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      213                1.27 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CORESPI_Z76.spi_32s_8s_32s_10s_0_0_1_0s:	213 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           276                1.21 %               
ARI1          38                 0.9550 %             
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block CORESPI_Z76.spi_32s_8s_32s_10s_0_0_1_0s:	322 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  1.57 %               
=====================================================
Total MEMORY ELEMENTS in the block CORESPI_Z76.spi_32s_8s_32s_10s_0_0_1_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z75>
----------------------------------------------------------------------
########   Utilization report for  cell:   spi_chanctrl_Z75   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z75         
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      134                0.7980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z75:	134 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           149                0.6530 %             
ARI1          14                 0.3520 %             
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_chanctrl_Z75:	167 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_chanctrl_Z75.spi_clockmux>
------------------------------------------------------------------
########   Utilization report for  cell:   spi_clockmux   ########
Instance path:   spi_chanctrl_Z75.spi_clockmux                    
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block spi_chanctrl_Z75.spi_clockmux:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_control_8s>
--------------------------------------------------------------------
########   Utilization report for  cell:   spi_control_8s   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_control_8s         
====================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03510 %            
=================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_control_8s:	8 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   spi_fifo_8s_32s_5_0   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0         
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           28                 0.1230 %             
ARI1          6                  0.1510 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   spi_fifo_8s_32s_5_1   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1         
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.1070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1:	18 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           27                 0.1180 %             
ARI1          6                  0.1510 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1:	35 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  0.7870 %             
=====================================================
Total MEMORY ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_fifo_8s_32s_5_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   spi_rf_32s_10s_0   ########
Instance path:   spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0         
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 0.2560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0:	43 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 0.2670 %             
ARI1     12                 0.3020 %             
=================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_10s_0_0_1_0s.spi_rf_32s_10s_0:	73 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.GPIO>
----------------------------------------------------------
########   Utilization report for  cell:   GPIO   ########
Instance path:   IO.GPIO                                  
==========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.2620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.GPIO:	44 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 0.250 %              
ARI1     16                 0.4020 %             
=================================================
Total COMBINATIONAL LOGIC in the block IO.GPIO:	73 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=GPIO.CoreGPIO_Z77>
------------------------------------------------------------------
########   Utilization report for  cell:   CoreGPIO_Z77   ########
Instance path:   GPIO.CoreGPIO_Z77                                
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.2620 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block GPIO.CoreGPIO_Z77:	44 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 0.250 %              
ARI1     16                 0.4020 %             
=================================================
Total COMBINATIONAL LOGIC in the block GPIO.CoreGPIO_Z77:	73 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.LSRAM_64kBytes>
--------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes   ########
Instance path:   IO.LSRAM_64kBytes                                  
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      64                 0.3810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.LSRAM_64kBytes:	64 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           57                 0.250 %              
BLACK BOX     391                6.22 %               
======================================================
Total COMBINATIONAL LOGIC in the block IO.LSRAM_64kBytes:	448 (0.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     32                 64 %                 
====================================================
Total MEMORY ELEMENTS in the block IO.LSRAM_64kBytes:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s   ########
Instance path:   LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s                      
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      64                 0.3810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s:	64 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           33                 0.1450 %             
BLACK BOX     35                 0.5570 %             
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_64kBytes.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s:	68 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78   ########                                        
Instance path:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78:	28 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           21                 0.0920 %             
BLACK BOX     34                 0.5410 %             
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z78:	55 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2   ########                                        
Instance path:   LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      36                 0.2140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           12                 0.05260 %            
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM   ########
Instance path:   LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM                      
==================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           24                 0.1050 %             
BLACK BOX     356                5.66 %               
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	380 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     32                 64 %                 
====================================================
Total MEMORY ELEMENTS in the block LSRAM_64kBytes.LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IO.UART>
----------------------------------------------------------
########   Utilization report for  cell:   UART   ########
Instance path:   IO.UART                                  
==========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                1.16 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block IO.UART:	195 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           173                0.7580 %             
ARI1          78                 1.96 %               
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block IO.UART:	259 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  4 %                  
====================================================
Total MEMORY ELEMENTS in the block IO.UART:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART.UART_UART_0_CoreUARTapb_Z79>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_CoreUARTapb_Z79   ########
Instance path:   UART.UART_UART_0_CoreUARTapb_Z79                                
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                1.16 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART.UART_UART_0_CoreUARTapb_Z79:	195 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           173                0.7580 %             
ARI1          78                 1.96 %               
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART.UART_UART_0_CoreUARTapb_Z79:	259 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  4 %                  
====================================================
Total MEMORY ELEMENTS in the block UART.UART_UART_0_CoreUARTapb_Z79:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_CoreUARTapb_Z79.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s   ########
Instance path:   UART_UART_0_CoreUARTapb_Z79.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s         
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      171                1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_CoreUARTapb_Z79.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s:	171 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           149                0.6530 %             
ARI1          70                 1.76 %               
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_CoreUARTapb_Z79.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s:	227 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  4 %                  
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_CoreUARTapb_Z79.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_Clock_gen_0s_0s   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04380 %            
ARI1     14                 0.3520 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Clock_gen_0s_0s:	24 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      39                 0.2320 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s:	39 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           70                 0.3070 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s:	72 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.1370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s:	23 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           23                 0.1010 %             
ARI1          5                  0.1260 %             
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s:	29 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_fifo_256x8_0s_0s   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s:	33 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9                  0.03940 %            
ARI1          25                 0.6280 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  2 %                  
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s   ########
Instance path:   UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s        
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s:	33 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9                  0.03940 %            
ARI1          25                 0.6280 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s:	36 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  2 %                  
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_fifo_256x8_0s_0s.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_ram256x8_g5   ########   
Instance path:   UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5
================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  2 %                  
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s.UART_UART_0_ram256x8_g5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_fifo_256x8_0s_0s_0   ########   
Instance path:   UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0:	33 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           6                  0.02630 %            
ARI1          26                 0.6540 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  2 %                  
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s.UART_UART_0_fifo_256x8_0s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0   ########
Instance path:   UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0      
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0:	33 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           6                  0.02630 %            
ARI1          26                 0.6540 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0:	34 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  2 %                  
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_fifo_256x8_0s_0s_0.UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_UART_0_ram256x8_g5_0   ########     
Instance path:   UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0
====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  2 %                  
====================================================
Total MEMORY ELEMENTS in the block UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s_0.UART_UART_0_ram256x8_g5_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TOP.PROCESSOR>
---------------------------------------------------------------
########   Utilization report for  cell:   PROCESSOR   ########
Instance path:   TOP.PROCESSOR                                 
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4837               28.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TOP.PROCESSOR:	4837 (10.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9945               43.6 %               
ARI1          986                24.8 %               
BLACK BOX     252                4.01 %               
======================================================
Total COMBINATIONAL LOGIC in the block TOP.PROCESSOR:	11183 (24.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block TOP.PROCESSOR:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 20 %                 
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block TOP.PROCESSOR:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block TOP.PROCESSOR:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PROCESSOR.JTAG_DEBUG>
----------------------------------------------------------------
########   Utilization report for  cell:   JTAG_DEBUG   ########
Instance path:   PROCESSOR.JTAG_DEBUG                           
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block PROCESSOR.JTAG_DEBUG:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           85                 0.3720 %             
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block PROCESSOR.JTAG_DEBUG:	93 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block PROCESSOR.JTAG_DEBUG:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=JTAG_DEBUG.COREJTAGDEBUG_85_1s>
-------------------------------------------------------------------------
########   Utilization report for  cell:   COREJTAGDEBUG_85_1s   ########
Instance path:   JTAG_DEBUG.COREJTAGDEBUG_85_1s                          
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block JTAG_DEBUG.COREJTAGDEBUG_85_1s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           85                 0.3720 %             
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block JTAG_DEBUG.COREJTAGDEBUG_85_1s:	93 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  25 %                 
===================================================
Total GLOBAL BUFFERS in the block JTAG_DEBUG.COREJTAGDEBUG_85_1s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDEBUG_85_1s.uj_jtag_85>
----------------------------------------------------------------
########   Utilization report for  cell:   uj_jtag_85   ########
Instance path:   COREJTAGDEBUG_85_1s.uj_jtag_85                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.09530 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREJTAGDEBUG_85_1s.uj_jtag_85:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           83                 0.3640 %             
BLACK BOX     6                  0.09540 %            
======================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDEBUG_85_1s.uj_jtag_85:	89 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PROCESSOR.Mi_V_Processor>
--------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor   ########
Instance path:   PROCESSOR.Mi_V_Processor                           
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4821               28.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block PROCESSOR.Mi_V_Processor:	4821 (10.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9860               43.2 %               
ARI1          986                24.8 %               
BLACK BOX     244                3.88 %               
======================================================
Total COMBINATIONAL LOGIC in the block PROCESSOR.Mi_V_Processor:	11090 (24.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block PROCESSOR.Mi_V_Processor:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 20 %                 
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block PROCESSOR.Mi_V_Processor:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s   ########
Instance path:   Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s                      
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4821               28.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s:	4821 (10.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9860               43.2 %               
ARI1          986                24.8 %               
BLACK BOX     244                3.88 %               
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s:	11090 (24.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 20 %                 
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4821               28.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	4821 (10.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9860               43.2 %               
ARI1          986                24.8 %               
BLACK BOX     244                3.88 %               
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	11090 (24.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 20 %                 
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT
==========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      129                0.7680 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT:	129 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      97                 0.4250 %             
ARI1     192                4.83 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT:	289 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      166                0.9890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG:	166 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           214                0.9380 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG:	216 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1910 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07450 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1910 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.06130 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.2440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1:	41 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      85                 0.3720 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1:	85 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER   ########                                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.08930 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1360 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER:	31 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2
=================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02630 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04380 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02190 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03070 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1954               11.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	1954 (4.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4844               21.2 %               
ARI1          689                17.3 %               
BLACK BOX     96                 1.53 %               
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	5629 (12.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 20 %                 
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING   ########                                    
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET   ########                                    
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1950               11.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	1950 (4.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4844               21.2 %               
ARI1          689                17.3 %               
BLACK BOX     96                 1.53 %               
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	5629 (12.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 20 %                 
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      389                2.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE:	389 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           786                3.44 %               
ARI1          122                3.07 %               
BLACK BOX     52                 0.8270 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE:	960 (2.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  10 %                 
====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU
============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      171                0.7490 %             
ARI1     64                 1.61 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU:	235 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER
=============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      83                 0.3640 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER:	83 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1
===============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      118                0.5170 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1:	118 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.06550 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           16                 0.07010 %            
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  8 %                  
====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB
=========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.180 %              
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB:	41 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      576                3.43 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	576 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           944                4.14 %               
ARI1          54                 1.36 %               
BLACK BOX     36                 0.5730 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	1034 (2.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  10 %                 
====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE   ########                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      183                1.09 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE:	183 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           472                2.07 %               
ARI1          24                 0.6030 %             
BLACK BOX     36                 0.5730 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE:	532 (1.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  10 %                 
====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE   ########                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      325                1.94 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE:	325 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      346                1.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE:	346 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1   ########                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1
==============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.04820 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      972                5.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET:	972 (2.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2992               13.1 %               
ARI1          502                12.6 %               
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET:	3502 (7.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  4.72 %               
=====================================================
Total MEMORY ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU
=================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      450                1.97 %               
ARI1     33                 0.830 %              
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU:	483 (1.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT
=============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1181               5.17 %               
ARI1     192                4.83 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT:	1373 (3.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      420                2.5 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE:	420 (0.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           885                3.88 %               
ARI1          122                3.07 %               
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE:	1008 (2.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF
===================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV   ########                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                0.7150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	120 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           271                1.19 %               
ARI1          121                3.04 %               
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	393 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      122                0.5350 %             
ARI1     11                 0.2770 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS:	133 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      140                0.8340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC:	140 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           250                1.1 %                
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC:	251 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      70                 0.4170 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13:	70 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.008760 %           
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      122                0.7270 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA:	122 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           428                1.88 %               
ARI1          32                 0.8040 %             
BLACK BOX     3                  0.04770 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA:	463 (1.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      246                1.47 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1:	246 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           270                1.18 %               
BLACK BOX     27                 0.4290 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1:	297 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      64                 0.3810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0:	64 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           61                 0.2670 %             
BLACK BOX     17                 0.270 %              
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0:	78 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 0.4530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1:	76 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           78                 0.3420 %             
BLACK BOX     3                  0.04770 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1:	81 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      40                 0.2380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0:	40 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           43                 0.1880 %             
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0:	44 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      39                 0.2320 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1:	39 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           57                 0.250 %              
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1:	59 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           11                 0.04820 %            
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.07150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           11                 0.04820 %            
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           7                  0.03070 %            
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      222                1.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2:	222 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           124                0.5430 %             
BLACK BOX     12                 0.1910 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2:	136 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.470 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0:	79 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           46                 0.2020 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0:	48 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9   ########                          
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      143                0.8520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9:	143 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           78                 0.3420 %             
BLACK BOX     10                 0.1590 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9:	88 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      26                 0.1550 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR:	26 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           9                  0.03940 %            
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01310 %            
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.07150 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01310 %            
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01310 %            
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      389                2.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS:	389 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           226                0.990 %              
BLACK BOX     8                  0.1270 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS:	234 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      161                0.9590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14:	161 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           87                 0.3810 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14:	89 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      93                 0.5540 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15:	93 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           55                 0.2410 %             
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15:	57 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      127                0.7560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17:	127 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           69                 0.3020 %             
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17:	73 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.04170 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05260 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18:	12 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1910 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK:	32 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      228                0.9990 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK:	228 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1   ########                            
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.07740 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1:	13 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.08760 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2   ########                            
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.06570 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      795                4.73 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG:	795 (1.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1859               8.15 %               
ARI1          14                 0.3520 %             
BLACK BOX     19                 0.3020 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG:	1892 (4.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER   ########                                    
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER
=================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      672                4 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER:	672 (1.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1757               7.7 %                
ARI1          14                 0.3520 %             
BLACK BOX     12                 0.1910 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER:	1783 (3.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2
==============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2:	24 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1   ########                                      
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39   ########                                       
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 0.4940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK:	83 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5                  0.02190 %            
BLACK BOX     11                 0.1750 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK:	16 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.2740 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1:	46 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01310 %            
BLACK BOX     6                  0.09540 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0
=================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG   ########                                      
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2   ########                                     
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.220 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2:	37 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.008760 %           
BLACK BOX     5                  0.07950 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER
==========================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      562                3.35 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER:	562 (1.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1749               7.66 %               
ARI1          14                 0.3520 %             
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER:	1764 (3.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER   ########                                    
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER
=================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      123                0.7330 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	123 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           102                0.4470 %             
BLACK BOX     7                  0.1110 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	109 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1:	24 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01790 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6   ########                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.02380 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL
============================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.1880 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL:	43 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER
=============================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 0.4940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER:	83 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           14                 0.06130 %            
BLACK BOX     7                  0.1110 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER:	21 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK   ########                                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.220 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK:	37 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           12                 0.05260 %            
BLACK BOX     5                  0.07950 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01750 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16   ########                               
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48   ########                                         
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE   ########                                                
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.2740 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE:	46 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.008760 %           
BLACK BOX     2                  0.03180 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36   ########                                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER
==========================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.08930 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      35                 0.1530 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER:	35 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC   ########                                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.08340 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02190 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008760 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004380 %           
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2   ########                                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31   ########                                      
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01310 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR   ########                                                   
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR
============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.005960 %           
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.03070 %            
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR:	7 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 0.3340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR:	56 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           84                 0.3680 %             
ARI1          42                 1.06 %               
BLACK BOX     5                  0.07950 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR:	131 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           3                  0.01310 %            
BLACK BOX     1                  0.01590 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22   ########                             
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.02980 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           5                  0.02190 %            
BLACK BOX     4                  0.06360 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      108                0.6430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1:	108 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           210                0.920 %              
BLACK BOX     47                 0.7480 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1:	257 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.1370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0:	23 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           20                 0.08760 %            
BLACK BOX     21                 0.3340 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0:	41 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1:	33 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           31                 0.1360 %             
BLACK BOX     11                 0.1750 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1:	42 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2   ########                              
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.1130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2:	19 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           20                 0.08760 %            
BLACK BOX     6                  0.09540 %            
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2:	26 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      190                1.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB:	190 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           248                1.09 %               
BLACK BOX     11                 0.1750 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB:	259 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20   ########                        
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      81                 0.4820 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20:	81 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      97                 0.4250 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20:	97 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      206                1.23 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER:	206 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      295                1.29 %               
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER:	295 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19   ########                                  
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 0.4940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19:	83 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      103                0.4510 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19:	103 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.05360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      184                0.8060 %             
=================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS:	184 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS   ########                                 
Instance path:   Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.1010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS:	17 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           287                1.26 %               
ARI1          10                 0.2510 %             
BLACK BOX     9                  0.1430 %             
======================================================
Total COMBINATIONAL LOGIC in the block Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS:	306 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
