; Top Design: "Reflection_Cap_lib:cell_1:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="Reflection_Cap_lib:cell_1:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
R:R1  N__0 N__1 R=50 Ohm Noise=yes 
V_Source:SRC1  N__0 0 Type="VtPulse" V_Tran=pulse(time, 0 V,2 V,0 nsec,Tr,Tr,50 nsec,100 nsec) SaveCurrent=1 
Tran:Tran1 StartTime=0.0 nsec StopTime=5 nsec MaxTimeStep=0.1 psec LimitStepForTL=yes TimeStepControl=2 TruncTol=7.0 ChargeTol=1.0e-14 IntegMethod=0 MaxGearOrder=2 \
Mu=0.5 MaxOrder=4 Freq[1]=1.0 GHz Order[1]=3 HB_Window=no \
HB_Sol=no ImpApprox=no ShortTL_Delay=1.0 psec ImpMode=1 UseInitCond=no \
LoadGminDC=no CheckKCL=yes CheckOnlyDeltaV=yes OverloadAlert=no DeviceBypass=no \
MaxIters=10 MaxItersDC=200 DevOpPtLevel=0 StatusLevel=2 OutputAllPoints=yes \
NoiseScale=1 ImpEnforcePassivity=yes ImpSkipTotalEnergy=1000 ImpLFEOn=yes \
OutputPlan="Tran1_Output" 

OutputPlan:Tran1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Short:I_Probe1  N__1 V_drv Mode=0 SaveCurrent=yes 
C:C1  V_cap 0 C=cap 
#uselib "ckt" , "TLIND"
TLIND:TLD1  V_drv V_cap Z=50.0 Ohm Delay=t_delay 

t_delay=1.0nesc

cap=12 pF tune{ 0.1 pF to 12 pF by 0.8 pF }

Tr=0.1 nsec tune{ 0.1 nsec to 3 nsec by 0.1 nsec }
