                  TJA1083G
                  FlexRay node transceiver
                  Rev. 1 ‚Äî 18 January 2018                                            Product data sheet
1. General description
              The TJA1083G FlexRay node transceiver is compliant with the FlexRay Electrical
              Physical Layer specification ISO 17458-4:2013 (see Ref. 1 and Ref. 2). It is primarily
              intended for communication systems operating at between 2.5 Mbit/s and 10 Mbit/s, and
              provides an advanced interface between the protocol controller and the physical bus in a
              FlexRay network. The TJA1083G offers an optimized solution for Electronic Control Unit
              (ECU) applications that do not need enhanced power management and are typically
              switched by the ignition or activated by a dedicated wake-up line.
              The TJA1083G provides a differential transmit capability to the network and a differential
              receive capability to the FlexRay controller. It offers excellent ElectroMagnetic
              Compatibility (EMC) performance as well as high ElectroStatic Discharge (ESD)
              protection.
              The TJA1083G actively monitors system performance using dedicated error and status
              information (readable via SPI), as well as internal voltage and temperature monitoring.
              The TJA1083G is fully functionally and pin compatible with the TJA1083 (see Ref. 3).
2. Features and benefits
          2.1 Optimized for time triggered communication systems
              ÔÅÆ   Compliant with ISO 17458-4:2013 (see Ref. 2)
              ÔÅÆ   Automotive product qualification in accordance with AEC-Q100
              ÔÅÆ   Data transfer rates from 2.5 Mbit/s to 10 Mbit/s
              ÔÅÆ   Supports 60 ns minimum bit time at 400 mV differential input voltage
              ÔÅÆ   Very low ElectroMagnetic Emission (EME) to support unshielded cable, meeting the
                  latest industry standards
              ÔÅÆ   Differential receiver with high common-mode range for excellent ElectroMagnetic
                  Immunity (EMI), meeting the latest industry standards
              ÔÅÆ   Auto I/O level adaptation to host controller supply voltage VIO
              ÔÅÆ   Can be used in 14 V, 24 V and 48 V powered systems
              ÔÅÆ   Instant transmitter shut-down interface (BGE pin)
          2.2 Low-power management
              ÔÅÆ Very low current consumption in Standby mode
              ÔÅÆ Remote wake-up via a wake-up pattern or dedicated FlexRay data frames on the bus
                  lines


NXP Semiconductors                                                                                                       TJA1083G
                                                                                                                     FlexRay node transceiver
                   2.3 Diagnosis and robustness
                        ÔÅÆ Enhanced supply voltage monitoring for VCC and VIO
                        ÔÅÆ Two error diagnosis modes:
                            ÔÅµ Status register readout via the Serial Peripheral Interface (SPI)
                            ÔÅµ Simple error indication via pin ERRN
                        ÔÅÆ Overtemperature detection
                        ÔÅÆ Short-circuit detection on bus lines
                        ÔÅÆ Power-on flag
                        ÔÅÆ Clamping diagnosis for pins TXEN and BGE
                        ÔÅÆ Bus pins protected against ÔÇ±6 kV ESD pulses according to IEC61000-4-2 and ÔÇ±8 kV
                           according to HBM
                        ÔÅÆ Bus pins protected against transients in automotive environment (according to
                           ISO 7637 class C)
                        ÔÅÆ Bus pins short-circuit proof to battery voltage (14 V, 24 V and 48 V) and ground
                        ÔÅÆ Maximum differential voltage between pins BP or BM and any other pin of ÔÇ±60 V
                        ÔÅÆ Bus lines remain passive when the transceiver is not powered
                        ÔÅÆ No reverse currents from the digital input pins to VIO or VCC when the transceiver is not
                           powered
                   2.4 Functional classes according to FlexRay Electrical Physical Layer
                        specification V3.0.1
                        ÔÅÆ Bus driver - bus guardian control interface
                        ÔÅÆ Bus driver - logic level adaptation
                        ÔÅÆ Bus driver - remote wake-up
3. Ordering information
Table 1.    Ordering information
 Type number       Package
                   Name      Description                                                                                            Version
 TJA1083GTT        TSSOP14   plastic thin shrink small outline package; 14 leads; body width 4.4 mm                                 SOT402-1
TJA1083G                                  All information provided in this document is subject to legal disclaimers.        ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 1 ‚Äî 18 January 2018                                                                      2 of 41


NXP Semiconductors                                                                                                           TJA1083G
                                                                                                                        FlexRay node transceiver
4. Block diagram
                              9&&81'(592/7$*(
               9&&
                                       '(7(&7,21                                                                 7-$*
                               9,281'(592/7$*(
                9,2
                                       '(7(&7,21
                                                                                                             29(5
                                                                                                     7(03(5$785(
                                   7;(17,0(287                                                         '(7(&7,21
                    
             7;(1       ,2
                                                                                                                                  
                                                                                                                                         %3
                                                                                                        75$160,77(5              
               7;'      ,2                                                                                                              %0
                        ,2
                    
             67%1       ,2                                                 67$7(
                                                                          0$&+,1(
                    
             (551       ,2
                    
               %*(      ,2
                    
               6'2      ,2
                                                                                                                /2:32:(5
                                                                                                                 5(&(,9(5
                    
             6&61       ,2 63,
                                                %86(5525
              6&/.      ,2
                                                                   $&7,9,7<                                        1250$/
                                                                '(7(&7,21                                         5(&(,9(5
                    
               5;'      ,2      08;
                                                                          
                                                                                                                           DDD
                                                                      *1'
  Fig 1.  Block diagram
TJA1083G                          All information provided in this document is subject to legal disclaimers.                      ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                              Rev. 1 ‚Äî 18 January 2018                                                                                    3 of 41


NXP Semiconductors                                                                                                             TJA1083G
                                                                                                                           FlexRay node transceiver
5. Pinning information
                   5.1 Pinning
                                                                     9,2                                           9&&
                                                                   7;'                                             %3
                                                                 7;(1                                              %0
                                                                   5;'                 7-$*77                  *1'
                                                                   %*(                                             (551
                                                                 67%1                                               6&61
                                                                 6&/.                                               6'2
                                                                                                        DDD
                         Fig 2.  Pin configuration
                   5.2 Pin description
                       Table 2.    Pin description
                        Symbol Pin             Type              Description
                        VIO      1             P                 supply voltage for VIO voltage level adaptation
                        TXD      2             I                 transmit data input; internal pull-down
                        TXEN     3             I                 transmitter enable input; when HIGH transmitter disabled; internal
                                                                 pull-up
                        RXD      4             O                 receive data output
                        BGE      5             I                 bus guardian enable input; when LOW transmitter disabled; internal
                                                                 pull-down
                        STBN     6             I                 mode control input; transceiver in Normal mode when HIGH;
                                                                 internal pull-down
                        SCLK     7             I                 SPI clock signal; internal pull-up
                        SDO      8             O                 SPI data output
                        SCSN     9             I                 SPI chip select input; internal pull-up/pull-down
                        ERRN     10            O                 error diagnosis output and wake-up indication
                        GND      11            P                 ground
                        BM       12            I/O               bus line minus
                        BP       13            I/O               bus line plus
                        VCC      14            P                 supply voltage (+5 V)
6. Functional description
                   6.1 Power modes
                       The TJA1083G features three power modes: Normal, Standby and Power-off. Normal and
                       Standby modes can be selected via the STBN input (HIGH for Normal mode) once the
                       transceiver has been powered up. See Table 3 for a detailed description of pin signaling in
                       the three power modes.
TJA1083G                                All information provided in this document is subject to legal disclaimers.                ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                    Rev. 1 ‚Äî 18 January 2018                                                                              4 of 41


NXP Semiconductors                                                                                                                         TJA1083G
                                                                                                                                      FlexRay node transceiver
Table 3.      Pin signaling in the different power modes
 Mode           STBN UV at UV             ERRN                     RXD                             SDO                      Biasing UV-det   Trans-         Low-
                         VIO       at     LOW HIGH                 LOW            HIGH                                      BP, BM           mitter         power
                                   VCC                                                                                                                      receiver
 Normal         HIGH no            no     error error              bus            bus              high-                    VCC / 2 enabled enabled enabled[1]
                                          flag flag                DATA DATA_1 impedance
                                          set    reset             _0             or idle          (in simple
 Standby        LOW      no        no     wake wake                wake wake                       error                    GND              disabled enabled[2]
                                          flag flag                flag           flag             indication
                                          set    reset             set            reset            mode) or
                                                                                                   enabled
                LOW      no        yes[3] wake wake                wake wake                       (in SPI                                                  disabled
                                          flag flag                flag           flag             mode)
                                          set[4] reset[4]          set[4] reset[4]
                HIGH no            yes[3] error error              wake           wake
                                          flag flag                flag           flag
                                          set    reset             set[4]         reset[4]
                X        yes[5] no        LOW                      LOW                             high-                                                    enabled[2]
                X        yes[5]    yes[3] LOW                      LOW                             impedance                                                disabled
 Power-off      X        X[5]      yes    high-                    HIGH                                                     GND[6]  disabled                disabled
                                          impedance
[1]   The wake flag is set if a valid wake-up event is detected while switching to Standby mode.
[2]   The wake flag is set if a valid wake-up event is detected.
[3]   Vuvd(VCC) > VCC > Vth(det)POR.
[4]   Pins ERRN and RXD reflect the state of the wake flag prior to the VCC undervoltage event.
[5]   The internal signals at pins STBN, BGE and TXD are set LOW; the internal signals at pins TXEN, SCLK and SCSN are set HIGH.
[6]   Except when VCC = 0; in this case BP and BM are floating.
                    6.1.1 Normal mode
                               In Normal mode, the transceiver transmits and receives data via the bus lines BP and BM.
                               The transmitter and the normal receiver are enabled, along with the undervoltage
                               detection function. The timing diagram for Normal mode is illustrated in Figure 3.
TJA1083G                                         All information provided in this document is subject to legal disclaimers.                   ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                             Rev. 1 ‚Äî 18 January 2018                                                                                 5 of 41


NXP Semiconductors                                                                                                          TJA1083G
                                                                                                                      FlexRay node transceiver
          7;'
          %*(
         7;(1
           %3
           %0
          5;'
                                                                                                                          DDD                 
  Fig 3.   Timing diagram for Normal mode
                        Table 4 describes the behavior of the transmitter in Normal mode, when the temperature
                        flag (TEMP HIGH) is not set and with no timeout on pin TXEN. Transmitter behavior is
                        illustrated in Figure 13.
                        Table 4.     Transmitter operation in Normal mode
                         BGE      TXEN        TXD              Bus state                   Transmitter
                         L        X           X                idle                        transmitter is disabled
                         X        H           X                idle                        transmitter is disabled
                         H        L           H                DATA_1                      transmitter is enabled; the bus lines are actively driven;
                                                                                           BP is driven HIGH and BM is driven LOW
                         H        L           L                DATA_0                      transmitter is enabled; the bus lines are actively driven;
                                                                                           BP is driven LOW and BM is driven HIGH
                        The transmitter is activated during the first LOW level on pin TXD while pin BGE is HIGH
                        and pin TXEN is LOW.
                        In Normal mode, the normal receiver output is connected directly to pin RXD (see
                        Table 5). Receiver behavior is illustrated in Figure 14.
                        Table 5.     Behavior of normal receiver in Normal mode
                         Bus state                                                                              RXD
                         DATA_0                                                                                 L
                         DATA_1                                                                                 H
                         idle                                                                                   H
                        When VIO and VCC are within their operating ranges, pin ERRN indicates the status of the
                        error flag. See Section 6.8 for a detailed description of error signaling in Normal mode.
TJA1083G                                  All information provided in this document is subject to legal disclaimers.            ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 1 ‚Äî 18 January 2018                                                                          6 of 41


NXP Semiconductors                                                                                                       TJA1083G
                                                                                                                     FlexRay node transceiver
               6.1.1.1 Bus activity and idle detection
                       In Normal mode, bus activity and bus idle are detected as follows:
                         ‚Ä¢ Bus activity is detected when the absolute differential voltage on the bus lines is
                            higher than ÔÅºVi(dif)det(act)ÔÅº for tdet(act)(bus):
                            ‚Äì If the differential voltage on the bus lines is lower than VIL(dif) after bus activity has
                                been detected, pin RXD switches LOW.
                            ‚Äì If the differential voltage on the bus lines is higher than VIH(dif) after bus activity has
                                been detected, pin RXD remains HIGH.
                         ‚Ä¢ Bus idle is detected when the absolute differential voltage on the bus lines is lower
                            than ÔÅºVi(dif)det(act)ÔÅº for tdet(idle)(bus). This results in pin RXD being switched HIGH or
                            staying HIGH.
                6.1.2 Standby mode
                       Standby mode is a low-power mode featuring very low current consumption. In Standby
                       mode, the transceiver is unable to transmit or receive data since both the transmitter and
                       the normal receiver are switched off. The low-power receiver is activated to monitor the
                       bus for wake-up activity, provided an undervoltage has not been detected on pin VCC.
                       The low-power receiver is deactivated if an undervoltage is detected on pin VCC - with the
                       result that the wake flag is not set if a wake-up pattern or dedicated data frame is
                       received.
                       Pins ERRN and RXD indicate the status of the wake flag when VIO and VCC are within
                       their operating ranges. See Table 3 for a description of pins ERRN and RXD when an
                       undervoltage is detected on pin VIO or pin VCC.
                       The status register cannot be read via the SPI interface if an undervoltage is detected on
                       pin VIO.
                       The BGE input has no effect in Standby mode.
                6.1.3 Power-off mode
                       The transmitter and the two receivers (normal and low-power) are deactivated in
                       Power-off mode. As a result, the wake flag is not set if a wake-up pattern or dedicated
                       data frame is received. If the voltage at VCC rises above Vth(rec)POR, the transceiver
                       switches to Standby mode and the digital section is reset. If VCC later drops below
                       Vth(det)POR, the transceiver reverts to Power-off mode (see Section 6.2).
                       The status register cannot be read via the SPI interface in Power-off mode.
                6.1.4 State transitions
                       Figure 4 shows the TJA1083G state transition diagram. The timing diagram for the ERRN
                       indication signal during transitions between Normal and Standby modes, when the error
                       flag is set and the wake flag is not set, is illustrated in Figure 5 and described in Table 6.
TJA1083G                                  All information provided in this document is subject to legal disclaimers.        ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 1 ‚Äî 18 January 2018                                                                      7 of 41


NXP Semiconductors                                                                                                           TJA1083G
                                                                                                                     FlexRay node transceiver
                                                                                           1250$/
                                            
                                                  67%1!+,*+ZKLOH                                       67%1!/2:RU
                                                 89IODJVFOHDUHG RU                                      899&&IODJVHWRU
                                                  89IODJVFOHDUHGZKLOH                                   899,2IODJVHW
                                                 67%1 +,*+
                                                                                           67$1'%<
                                            
                                                       9&&!9WK UHF 325                                   9&&9WK GHW 325
                                                                                       32:(52))
                                                                                                            DDD
                   Fig 4. State transitions diagram
                                                                                        ¬óV
                                   67%1
                                                                                WG QRUPVWE                          WG VWEQRUP
                                  (551
                                                                                                                            DDD
                   Fig 5. State transitions timing (error flag set)
TJA1083G                         All information provided in this document is subject to legal disclaimers.                       ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                             Rev. 1 ‚Äî 18 January 2018                                                                                     8 of 41


NXP Semiconductors                                                                                                                  TJA1083G
                                                                                                                              FlexRay node transceiver
Table 6.     State transitions
ÔÇÆ indicates the action that initiates a transaction; 1ÔÄ†ÔÇÆ and 2ÔÄ†ÔÇÆ are the consequences of a transaction.
 Transition                 UVVIO           UVVCC               wake flag[1]                PWON flag[1] STBN                VCC level
                            flag[1]         flag[1]
 Normal to Standby          cleared         cleared             cleared                     cleared                      ÔÇÆL  VCC > Vuvd(VCC)
                            ÔÇÆ set           cleared             cleared                     cleared                      H   VCC > Vuvd(VCC)
                            cleared         ÔÇÆ set               cleared                     cleared                      H   Vuvd(VCC) > VCC > Vth(det)POR
 Standby to Normal          cleared         cleared             1 ÔÇÆ cleared                 2 ÔÇÆ cleared                  ÔÇÆH  VCC > Vuvd(VCC)
                            ÔÇÆ cleared       cleared             1 ÔÇÆ cleared                 2 ÔÇÆ cleared                  H   VCC > Vuvd(VCC)
                            cleared         ÔÇÆ cleared           1 ÔÇÆ cleared                 2 ÔÇÆ cleared                  H   Vuvd(VCC) > VCC > Vth(det)POR
 Standby to Power-off       X               set                 X                           X                            X   ÔÇÆ VCC < Vth(det)POR
 Power-off to Standby       X               set                 X                           1 ÔÇÆ set                      X   ÔÇÆ VCC > Vth(rec)POR
[1]   See Table 7 for set and reset conditions of all flags.
                      6.2 Power-up and power-down behavior
                   6.2.1 Power-up
                             The TJA1083G has two supply pins: VCC (+5 V) and VIO (for the voltage level adaptation).
                             The ramp up of the different power supplies can vary, depending on the state or value of a
                             number of signals and parameters. The power-up behavior of the TJA1083G is not
                             affected by the sequence in which power is supplied to these pins or by the voltage ramp
                             up.
                             As an example, Figure 6 shows one possible power supply ramp-up scenario. The digital
                             section of the TJA1083G is supplied by VCC. The voltage on pin VCC ramps up before the
                             voltage on pin VIO. As long as the voltage on VCC remains below the power-on reset
                             recovery threshold, Vth(rec)POR, the internal state machine is inactive and the transceiver is
                             totally passive, remaining in Power-off mode. As soon as the voltage rises above the
                             Vth(rec)POR threshold, the internal state machine starts running, setting the PWON flag and
                             switching the TJA1083G to Standby mode. This initializes the VCC and VIO under-voltage
                             flags to the set state (since both VCC and VIO are actually in undervoltage state just after
                             power-on).
                             Once both VIO and VCC have reached their operating ranges, the under-voltage flags are
                             reset. The operating mode is then determined by the level on STBN (the TJA1083G
                             switches to Normal mode if STBN is HIGH and remains in Standby mode if STBN is
                             LOW), provided VIO and VCC are above their respective undervoltage recovery levels
                             (Vuvr(VIO) and Vuvr(VCC)).
TJA1083G                                          All information provided in this document is subject to legal disclaimers.            ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                              Rev. 1 ‚Äî 18 January 2018                                                                          9 of 41


NXP Semiconductors                                                                                                                  TJA1083G
                                                                                                                              FlexRay node transceiver
                                                        Power-off                     Standby                             Normal
                                                                                            Vuvr(VCC)
                                                                                 Vth(rec)POR
                                           VCC
                                                                                          Vuvr(VIO)
                                            VIO
                                        STBN
                                           RXD
                                       ERRN
                                                                                                                                  015aaa005
                       Fig 6. Power-up behavior (example)
                6.2.2 Power-down
                      The behavior of the TJA1083G during power-down is illustrated in Figure 7.
                                                                Normal                   Standby                   Power-off
                                                                                         Vuvd(VCC)
                                                                                                                Vth(det)POR
                                            VCC
                                                                                      Vuvd(VIO)
                                             VIO
                                         STBN
                                           RXD
                                        ERRN
                                                                                                                                 015aaa006
                       Fig 7. Power-down behavior (example)
TJA1083G                             All information provided in this document is subject to legal disclaimers.                         ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                 Rev. 1 ‚Äî 18 January 2018                                                                                     10 of 41


NXP Semiconductors                                                                                                                          TJA1083G
                                                                                                                                  FlexRay node transceiver
                   6.3 Remote wake-up
                6.3.1 Bus wake-up via wake-up pattern
                       A valid remote wake-up event occurs when a wake-up pattern is received. A wake-up
                       pattern consists of at least two consecutive wake-up symbols. A wake-up symbol
                       comprises a DATA_0 phase lasting longer than tdet(wake)DATA_0 followed by an idle phase
                       lasting longer than tdet(wake)idle, provided both wake-up symbols occur within a time span
                       of tdet(wake)tot (see Figure 8). The transceiver also wakes up if DATA_1 phases are
                       substituted for the idle phases.
                                                                                                                                     wake-up
                                                                                                     < tdet(wake)tot
                                            Vdif
                                           (mV)                                           > tdet(wake)idle                > tdet(wake)idle
                                                    0
                                                -500
                                                                    > tdet(wake)DATA_0                     > tdet(wake)DATA_0
                                                                                          > tdet(wake)idle               > tdet(wake)idle
                                               +500
                                                    0
                                                -500
                                                                    > tdet(wake)DATA_0                     > tdet(wake)DATA_0
                                                                               wake-up symbol                        wake-up symbol
                                                                                                    wake-up pattern
                                                                                                                                           015aaa007
                         Fig 8.   Bus wake-up timing
                       See Ref. 1 for more details of the wake-up mechanism.
                6.3.2 Bus wake-up via dedicated FlexRay data frame
                       The TJA1083G wake flag is set when a dedicated data frame emulating a valid wake-up
                       pattern, as shown in Figure 9, is received.
                       The DATA_0 and DATA_1 phases of the emulated wake-up symbol are interrupted by the
                       Byte Start Sequence (BSS) preceding each byte in the data frame. With a data rate of
                       10 Mbit/s, the interruption has a maximum duration of 130 ns and does not prevent the
                       transceiver from recognizing the wake-up pattern in the payload.
                       For longer interruptions at lower data rates (5 Mbit/s and 2.5 Mbit/s), the wake-up pattern
                       should be used (see Section 6.3.1).
                       The wake flag is not set if an invalid wake-up pattern is received. See Ref. 1 for more
                       details on invalid wake-up patterns.
TJA1083G                                  All information provided in this document is subject to legal disclaimers.                            ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 1 ‚Äî 18 January 2018                                                                                        11 of 41


NXP Semiconductors                                                                                                             TJA1083G
                                                                                                                          FlexRay node transceiver
              Vdif
                           130 ns            870 ns 870 ns                                                                               wake-up
          +2000
            0V
          -2000
                   770 870 870              130 130
                    ns ns       ns           ns      ns
                               5 ¬µs                             5 ¬µs                                       5 ¬µs               5 ¬µs
                                                                                                                                    015aaa139
          The duration of each interruption is 130 ns.
          The transition time from DATA_0 to DATA_1 and vice versa is about 20 ns.
          The TJA1083G wake-up flag is set on receipt of the following frame payload:
          0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00,
          0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00,
          0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00,
          0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF
  Fig 9.  Minimum bus pattern for bus wake-up via dedicated FlexRay data frame
                   6.4 Bus error detection
                            The TJA1083G detects the following bus errors during transmission:
                             ‚Ä¢   Short-circuit BP to BM at the ECU connector or on the bus
                             ‚Ä¢   Short-circuit BP to GND at the ECU connector or on the bus
                             ‚Ä¢   Short-circuit BM to GND at the ECU connector or on the bus
                             ‚Ä¢   Short-circuit BP to VCC at the ECU connector or on the bus
                             ‚Ä¢   Short-circuit BM to VCC at the ECU connector or on the bus
                            The bus error flag is not set when a wake-up pattern or a FlexRay Collision Avoidance
                            Symbol (CAS) is being transmitted or received.
                   6.5 Fail silent behavior
                            Three mechanisms guarantee the ‚Äòfail silent‚Äô behavior of the TJA1083G:
                             ‚Ä¢ The TXEN clamped flag is set if pin TXEN goes LOW for longer than tdetCL(TXEN) in
                                 Normal mode; the transmitter is disabled.
                             ‚Ä¢ The BGE clamped flag is set if pin BGE goes HIGH for longer than tdetCL(BGE) in
                                 Normal mode; no action is taken.
                             ‚Ä¢ If a loss-of-ground occurs at the transceiver, resulting in the TJA1083G switching to
                                 Power-off mode, no current flows out of the digital input pins (TXD, TXEN, BGE,
                                 STBN, SCLK, SCSN); see Table 3 for details of the behavior of the bus pins.
                   6.6 TJA1083G flags
                            The TJA1083G has 11 status/error flags, described in Table 7.
TJA1083G                                       All information provided in this document is subject to legal disclaimers.          ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                           Rev. 1 ‚Äî 18 January 2018                                                                      12 of 41


NXP Semiconductors                                                                                                                              TJA1083G
                                                                                                                                            FlexRay node transceiver
Table 7.        TJA1083G flags and set/reset conditions
 Flag name Flag type Flag description                                  Set condition                                   Reset condition[1]          Consequence of
                                                                                                                                                   flag set
 bus wake        status        indicates if a wake-up                  wake-up event on bus                            transition to Normal        RXD ÔÇÆ LOW;
                 flag          event has occurred                      in Standby mode[2]                              mode                        ERRN ÔÇÆ LOW [3]
 Normal          status        indicates if the transceiver entering Normal mode                                       leaving Normal mode         -
 mode            flag          is in Normal mode
 transmitter status            indicates the transmitter               transmitter enabled[4]                          transmitter disabled        -
 enabled         flag          status
 BGE             status        indicates if pin BGE is                 BGE HIGH for longer                             BGE LOW[5]                  -
 clamped         flag          clamped                                 than tdetCL(BGE)[5]
 PWON            status        indicates when the digital              VCC > Vth(rec)POR                               transition to Normal        -
                 flag          section is initialized                                                                  mode
 bus error       error flag    indicates if a bus error has bus error detected[5]                                      no bus error detected or ERRN ÔÇÆ LOW [6]
                               been detected                                                                           positive edge on
                                                                                                                       TXEN[5]
 TEMP            error flag    indicates if the max.                   Tvj > Tj(dis)(high)[5]                          TXEN = HIGH while           ERRN ÔÇÆ LOW [6];
 HIGH                          junction temperature has                                                                Tvj < Tj(dis)(high)[5]      transmitter disabled
                               been reached
 TXEN            error flag    indicates if pin TXEN is                TXEN LOW for longer                             TXEN = HIGH[5]              ERRN ÔÇÆ LOW [6];
 clamped                       clamped                                 than tdetCL(TXEN)[5]                                                        transmitter disabled
 UVVCC           error flag    indicates if there is an                VCC < Vuvd(VCC) for                             VCC > Vuvr(VCC) for         ERRN ÔÇÆ LOW [6];
                               undervoltage at pin VCC                 longer than tdet(uv)(VCC)                       longer than trec(uv)(VCC)   entering Standby
                                                                                                                                                   mode
 UVVIO           error flag    indicates if there is an                VIO < Vuvd(VIO) for                             VIO > Vuvr(VIO) for longer ERRN ÔÇÆ LOW [6];
                               undervoltage at pin VIO                 longer than tdet(uv)(VIO)                       than trec(uv)(VIO)          entering Standby
                                                                                                                                                   mode
 SPI error       error flag    indicates if an SPI error               SPI error detected[8]                           falling edge on SCSN        ERRN ÔÇÆ LOW [7];
                               has occurred                                                                                                        SDO goes to a high
                                                                                                                                                   impedance state
[1]   All flags, except for the PWON flag, are reset after a power-on reset.
[2]   If an undervoltage has not been detected on pin VCC.
[3]   If STBN = LOW.
[4]   If BGE = HIGH, the Normal mode flag is set, the TEMP HIGH flag is not set, and the TXEN clamped flag is not set.
[5]   Flag can only be set or reset in Normal mode or on leaving Normal mode.
[6]   If STBN = HIGH.
[7]   If STBN = HIGH in SPI mode
[8]   The SPI error flag is set when:
      a) more than 16 falling edges occur on pin SCLK while pin SCSN = LOW
      b) less than 16 falling edges occur on pin SCLK while pin SCSN = LOW.
                       6.7 TJA1083G status register
                                The TJA1083G contains a 16-bit status register, of which bits S0 to S4 reflects the state of
                                the status flags, bits S5 to S10 reflect the state of the error flags and bit S15 is a parity bit.
                                All flags can be individually read out on pin SDO via a 16-bit SPI interface when the
                                transceiver is configured in SPI mode. The status register bits are described in Table 8.
TJA1083G                                            All information provided in this document is subject to legal disclaimers.                      ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                Rev. 1 ‚Äî 18 January 2018                                                                                  13 of 41


NXP Semiconductors                                                                                                                 TJA1083G
                                                                                                                            FlexRay node transceiver
                       Table 8.      TJA1083G status register
                        Status     Flag name                            Set condition                                Reset condition
                        bit
                        S0         bus wake                             bus wake flag set                            bus wake flag cleared
                        S1         Normal mode                          Normal mode flag set                         Normal mode flag cleared
                        S2         transmitter enabled                  transmitter enabled flag set transmitter enabled flag cleared
                        S3         BGE clamped                          BGE clamped flag set                         BGE clamped flag cleared
                        S4         PWON                                 PWON flag set                                PWON flag cleared and successful
                                                                                                                     readout[1]
                        S5         bus error                            bus error flag set                           bus error flag cleared and
                                                                                                                     successful readout[1]
                        S6         TEMP HIGH                            TEMP HIGH flag set                           TEMP HIGH flag cleared and
                                                                                                                     successful readout[1]
                        S7         TXEN clamped                         TXEN clamped flag set                        TXEN clamped flag cleared and
                                                                                                                     successful readout[1]
                        S8         UVVCC                                UVVCC flag set                               UVVCC flag cleared and successful
                                                                                                                     readout[1]
                        S9         UVVIO                                UVVIO flag set                               UVVIO flag cleared and successful
                                                                                                                     readout[1]
                        S10        SPI error                            SPI error flag set                           SPI error flag cleared and
                                                                                                                     successful readout[1]
                        S11        reserved                             always LOW
                        S12        reserved                             always HIGH
                        S13        reserved                             always LOW
                        S14        reserved                             always HIGH
                        S15        parity bit                           odd parity of status bits                    even parity of status bits
                       [1]  Also cleared during Power-off.
                   6.8 Error signaling
                       The TJA1083G provides two modes for error indication:
                         ‚Ä¢ Simple error indication mode
                         ‚Ä¢ SPI mode (default mode)
                       SPI mode is active on power-up.
                       To switch to simple error indication mode, SCSN must be held LOW (connected to GND)
                       and SCLK held HIGH (connected to VIO) for longer than tdet(L)(SCLK) (provided a VIO
                       undervoltage has not occurred). When the TJA1083G is in simple error indication mode, a
                       rising edge on SCSN initiates a transition to SPI mode (again provided a VIO undervoltage
                       has not occurred); see Figure 10.
TJA1083G                                  All information provided in this document is subject to legal disclaimers.                   ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 1 ‚Äî 18 January 2018                                                                               14 of 41


NXP Semiconductors                                                                                                        TJA1083G
                                                                                                                     FlexRay node transceiver
                                                                     SPI mode                       simple error     SPI mode
                                      SCSN                                                          indication mode
                                       (V) VIO
                                                0
                                                                                                                                   t
                                      SCLK
                                       (V) VIO
                                                0
                                                                                                                                   t
                                                                      tdet(L)(SCLK)                                           015aaa015
                         Fig 10.    Timing diagram for configuration of error indication mode
                       If a VIO undervoltage condition is detected, it is not possible to switch between SPI mode
                       and simple error indication mode.
                6.8.1 SPI mode
                       The error flag information in the status register is latched in SPI mode. This means that
                       the status bit is reset once the status register has been completely read (provided the
                       corresponding error flag has been reset). If an error condition is detected in Normal mode,
                       pin ERRN goes LOW (provided one of the error bits, S5 to S10, is set). Pin ERRN goes
                       HIGH again once all the error bits have been reset.
                6.8.2 Simple error indication mode
                       If an error condition is detected in Normal mode, pin ERRN goes LOW once the relevant
                       error flag has been set. Pin ERRN stays stable for at least tERRNL(min) and goes HIGH
                       again when all error conditions have been cleared and all flags have been reset. Error
                       flags are not latched. It is not possible to read-out the status bits in this mode.
                   6.9 SPI interface
                       The TJA1083G includes a 16-bit SPI interface to enable a host to read the status register
                       when the transceiver is in SPI mode (see Section 6.8).
                       While pin SCSN is HIGH, the SDO output is in a high-impedance state. To begin a status
                       register readout, the host must force pin SCSN LOW. This action causes the SDO pin to
                       output a LOW level by default. The data on pin SDO is then shifted out on the rising edge
                       of the clock signal on pin SCLK.
                       The status bits shifted out on pin SDO are active HIGH. The status bits are refreshed and
                       pin SDO returned to a high-impedance state once the status register has been read
                       successfully (after exactly 16 clock cycles) and SCSN has been forced HIGH again. Clock
                       signals on SCLK are ignored while SCSN is HIGH. The timing diagram for the SPI readout
                       is illustrated in Figure 11.
                       The SLCK period ranges from 500 ns to 100 ÔÅ≠s (10 kbit/s to 2 Mbit/s).
TJA1083G                                  All information provided in this document is subject to legal disclaimers.          ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 1 ‚Äî 18 January 2018                                                                      15 of 41


NXP Semiconductors                                                                                                                      TJA1083G
                                                                                                                                 FlexRay node transceiver
                         If SCSN remains LOW for longer than 16 clock cycles, it is recognized as an SPI error.
                         When this happens, the SPI error flag is set and pin SDO goes to a high-impedance state
                         until the next falling edge on pin SCSN.
                         An SPI error is also assumed if fewer than 16 clock cycles are received while SCSN is
                         LOW. If this happens, the SPI error flag is set.
                         All status bits are refreshed once the status register has been successfully read.
                         When the transceiver is in simple error indication mode the SDO output is in a
                         high-impedance state and pin SCSN is in pull-down mode. In SPI mode pin SCSN is in
                         pull-up mode.
                         SPI readout is not possible when the transceiver has detected an undervoltage on VIO.
                                 SCSN
                                                  tSPILEAD                       TSCLK                                            tSPILAG
                                 SCLK                            01             02            03                       15     16
                            td(SCSNHL-SDOL)                             td(SCLKLH-SDODV)                                                         td(SCSNLH-SDOZ)
                                  SDO        Z            L            S0           S1               S2                   S14      S15        Z
                                                                                                                                                            015aaa009
                           Fig 11. SPI readout timing diagram
7. Limiting values
Table 9.    Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.
 Symbol       Parameter                                     Conditions                                                           Min       Max                       Unit
 VCC          supply voltage                                no time limit                                                        ÔÄ≠0.3      +5.5                      V
 VIO          supply voltage on pin VIO                     no time limit                                                        ÔÄ≠0.3      +5.5                      V
 VERRN        voltage on pin ERRN                           no time limit                                                        ÔÄ≠0.3      VIO + 0.3                 V
 VRXD         voltage on pin RXD                            no time limit                                                         ÔÄ≠0.3     VIO + 0.3                 V
 VSDO         voltage on pin SDO                            no time limit                                                        ÔÄ≠0.3      VIO + 0.3                 V
 VTXEN        voltage on pin TXEN                           no time limit                                                        ÔÄ≠0.3      +5.5                      V
 VTXD         voltage on pin TXD                            no time limit                                                        ÔÄ≠0.3      +5.5                      V
 VSTBN        voltage on pin STBN                           no time limit                                                        ÔÄ≠0.3      +5.5                      V
 VSCSN        voltage on pin SCSN                           no time limit                                                        ÔÄ≠0.3      +5.5                      V
 VSCLK        voltage on pin SCLK                           no time limit                                                         ÔÄ≠0.3     +5.5                      V
 VBGE         voltage on pin BGE                            no time limit                                                        ÔÄ≠0.3      +5.5                      V
 VBP          voltage on pin BP                             no time limit (with respect to pins BM                               ÔÄ≠60       +60                       V
                                                            and GND)
TJA1083G                                    All information provided in this document is subject to legal disclaimers.                    ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                        Rev. 1 ‚Äî 18 January 2018                                                                                16 of 41


NXP Semiconductors                                                                                                                         TJA1083G
                                                                                                                                     FlexRay node transceiver
Table 9.       Limiting values ‚Ä¶continued
In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.
 Symbol           Parameter                                           Conditions                                                      Min      Max                       Unit
 VBM              voltage on pin BM                                   no time limit (with respect to pins BP                          ÔÄ≠60      +60                       V
                                                                      and GND)
 II(ERRN)         input current on pin ERRN                           no time limit; VIO = 0 V                                        ÔÄ≠10      10                        mA
 II(RXD)          input current on pin RXD                            no time limit; VIO = 0 V                                        ÔÄ≠10      10                        mA
 II(SDO)          input current on pin SDO                            no time limit; VIO = 0 V                                        ÔÄ≠10      10                        mA
 Vtrt             transient voltage                                   on pins BM and BP                                          [1]  ÔÄ≠100     -                         V
                                                                                                                                 [2]  -        75                        V
                                                                                                                                 [3]  ÔÄ≠150     -                         V
                                                                                                                                 [4]  -        100                       V
 Tstg             storage temperature                                                                                                 ÔÄ≠55      +150                      ÔÇ∞C
 Tvj              virtual junction temperature                                                                                   [5]  ÔÄ≠40      +150                      ÔÇ∞C
 Tamb             ambient temperature                                                                                                 ÔÄ≠40      +125                      ÔÇ∞C
 VESD             electrostatic discharge voltage                     IEC61000-4-2 on pins BP and BM to                          [6]  ÔÄ≠6.0     +6.0                      kV
                                                                      ground
                                                                      HBM on pins BP and BM to ground                            [7]  ÔÄ≠8.0     +8.0                      kV
                                                                      HBM on any other pin                                       [7]  ÔÄ≠4.0     +4.0                      kV
                                                                      MM on all pins                                             [8]  ÔÄ≠200     +200                      V
                                                                      CDM on all pins                                            [9]  ÔÄ≠1000    +1000                     V
[1]   According to ISO7637, test pulse 1, class C; verified by an external test house.
[2]   According to ISO7637, test pulse 2a, class C; verified by an external test house.
[3]   According to ISO7637, test pulse 3a, class C; verified by an external test house.
[4]   According to ISO7637, test pulse 3b, class C; verified by an external test house.
[5]   In accordance with IEC 60747-1. An alternative definition of Tvj is: Tvj = Tamb + P ÔÇ¥ Rth(j-a), where Rth(j-a) is a fixed value used in the
      calculation of Tvj. The rating for Tvj limits the allowable combinations of power dissipation (P) and ambient temperature (Tamb).
[6]   IEC61000-4-2: C = 150 pF; R = 330 ÔÅó; verified by an external test house; the test results were equal to or better than ÔÇ±6 kV (unaided).
[7]   HBM: C = 100 pF; R = 1.5 kÔÅó.
[8]   MM: C = 200 pF; L = 0.75 ÔÅ≠H; R = 10 ÔÅó.
[9]   CDM: R = 1 ÔÅó.
8. Thermal characteristics
Table 10.      Thermal characteristics
 Symbol               Parameter                                                                      Conditions                         Typ              Unit
 Rth(j-a)             thermal resistance from junction to ambient                                    dual-layer board               [1] 109.5            K/W
                                                                                                     four-layer board               [2] 83.0             K/W
[1]    According to JEDEC JESD51-2 and JESD51-3 at natural convection on 1s board.
[2]   According to JEDEC JESD51-2 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers (thickness:
      35 ÔÅ≠m).
TJA1083G                                              All information provided in this document is subject to legal disclaimers.              ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                  Rev. 1 ‚Äî 18 January 2018                                                                          17 of 41


NXP Semiconductors                                                                                                                TJA1083G
                                                                                                                            FlexRay node transceiver
9. Static characteristics
Table 11. Static characteristics
All parameters are guaranteed for VCC = 4.45 V to 5.25 V; VIO = 2.55 V to 5.25 V; Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; Rbus = 40 ÔÅó to 55
ÔÅó and Cbus = 100 pF unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the
IC.
 Symbol          Parameter                 Conditions                                                                Min        Typ      Max                   Unit
 Pin VCC
 ICC             supply current            Standby mode with no undervoltage;                                        -          20       30                    ÔÅ≠A
                                           Tvj ÔÇ£ 85 ÔÇ∞C
                                           Standby mode with no undervoltage;                                        -          20       40                    ÔÅ≠A
                                           Tvj ÔÇ£ 150 ÔÇ∞C
                                           Power-off mode; Tvj ÔÇ£ 85 ÔÇ∞C                                               -          -        30                    ÔÅ≠A
                                           Power-off mode; Tvj ÔÇ£ 150 ÔÇ∞C                                              -          -        40                    ÔÅ≠A
                                           Normal mode;                                                              -          13       21                    mA
                                           VBGE = 0 V or VTXEN = VIO
                                           Normal mode; VBGE = VIO;                                                  -          36       50                    mA
                                           VTXEN = 0 V
                                           Normal mode; VBGE = VIO;                                                  -          14       22                    mA
                                           VTXEN = 0 V; Rbus > 10 MÔÅó
 Vuvd(VCC)       undervoltage detection                                                                              4.45       -        4.729                 V
                 voltage on pin VCC
 Vuvr(VCC)       undervoltage recovery                                                                               4.47       -        4.749                 V
                 voltage on pin VCC
 Vuvhys(VCC)     undervoltage hysteresis                                                                             20         -        290                   mV
                 voltage on pin VCC
 Vth(det)POR     power-on reset                                                                                      3.75       -        4.15                  V
                 detection threshold
                 voltage
 Vth(rec)POR     power-on reset recovery                                                                             3.85       -        4.25                  V
                 threshold voltage
 Vhys(POR)       power-on reset                                                                                      100        -        500                   mV
                 hysteresis voltage
 Pin VIO
 IIO             supply current on pin     Normal mode; VTXEN = VIO;                                                 -          -        1000                  ÔÅ≠A
                 VIO                       VBGE = VIO; RRXD > 10 MÔÅó
                                           Normal mode; VTXEN = 0 V;                                                 -          -        1000                  ÔÅ≠A
                                           VBGE = VIO; RRXD > 10 MÔÅó
                                           Standby mode with no undervoltage                                         -          2.2      7                     ÔÅ≠A
                                           Power-off mode; VIO = 5 V                                                 -          3        7                     ÔÅ≠A
 Vuvd(VIO)       undervoltage detection                                                                              2.55       -        2.774                 V
                 voltage on pin VIO
 Vuvr(VIO)       undervoltage recovery                                                                               2.575      -        2.799                 V
                 voltage on pin VIO
 Vuvhys(VIO)     undervoltage hysteresis                                                                             25         -        240                   mV
                 voltage on pin VIO
 Pin SCSN
 VIH             HIGH-level input voltage                                                                            0.7VIO     -        5.5                   V
TJA1083G                                  All information provided in this document is subject to legal disclaimers.                ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 1 ‚Äî 18 January 2018                                                                            18 of 41


NXP Semiconductors                                                                                                                TJA1083G
                                                                                                                            FlexRay node transceiver
Table 11. Static characteristics ‚Ä¶continued
All parameters are guaranteed for VCC = 4.45 V to 5.25 V; VIO = 2.55 V to 5.25 V; Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; Rbus = 40 ÔÅó to 55
ÔÅó and Cbus = 100 pF unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the
IC.
 Symbol          Parameter                 Conditions                                                                Min        Typ      Max                   Unit
 VIL             LOW-level input voltage                                                                             ÔÄ≠0.3       -        0.3VIO                V
 IIH             HIGH-level input current Simple error indication mode;                                              3          -        15                    ÔÅ≠A
                                           VSCSN = 0.7VIO
 IIL             LOW-level input current   SPI mode; VSCSN = 0.3VIO                                                  ÔÄ≠15        -        ÔÄ≠3                    ÔÅ≠A
 Ir              reverse current           Power-off mode; to VCC/VIO;                                               ÔÄ≠5         0        +5                    ÔÅ≠A
                                           VSCSN = 5 V; VCC = VIO = 0 V
 Pin SCLK
 VIH             HIGH-level input voltage                                                                            0.7VIO     -        5.5                   V
 VIL             LOW-level input voltage                                                                             ÔÄ≠0.3       -        0.3VIO                V
 IIH             HIGH-level input current VSCLK = VIO                                                                ÔÄ≠1         0        +1                    ÔÅ≠A
 IIL             LOW-level input current   VSCLK = 0.3VIO                                                            ÔÄ≠15        -        ÔÄ≠3                    ÔÅ≠A
 Ir              reverse current           Power-off mode; to VCC/VIO;                                               ÔÄ≠5         0        +5                    ÔÅ≠A
                                           VSCLK = 5 V; VCC = VIO = 0 V
 Pin STBN
 VIH             HIGH-level input voltage                                                                            0.7VIO     -        5.5                   V
 VIL             LOW-level input voltage                                                                             ÔÄ≠0.3       -        0.3VIO                V
 IIH             HIGH-level input current VSTBN = 0.7VIO                                                             3          -        15                    ÔÅ≠A
 IIL             LOW-level input current   VSTBN = 0 V                                                               ÔÄ≠1         0        +1                    ÔÅ≠A
 Ir              reverse current           Power-off mode; to VCC/VIO;                                               ÔÄ≠5         0        +5                    ÔÅ≠A
                                           VSTBN = 5 V; VCC = VIO = 0 V
 Pin TXEN
 VIH             HIGH-level input voltage                                                                            0.7VIO     -        5.5                   V
 VIL             LOW-level input voltage                                                                             ÔÄ≠0.3       -        0.3VIO                V
 IIH             HIGH-level input current VTXEN = VIO                                                                ÔÄ≠1         0        +1                    ÔÅ≠A
 IIL             LOW-level input current   VTXEN = 0.3VIO                                                            ÔÄ≠300       -        ÔÄ≠50                   ÔÅ≠A
 Ir              reverse current           Power-off mode; to VCC/VIO;                                               ÔÄ≠5         0        +5                    ÔÅ≠A
                                           VTXEN = 5 V; VCC = VIO = 0 V
 Pin BGE
 VIH             HIGH-level input voltage                                                                            0.7VIO     -        5.5                   V
 VIL             LOW-level input voltage                                                                             ÔÄ≠0.3       -        0.3VIO                V
 IIH             HIGH-level input current VBGE = 0.6VIO                                                              3          -        15                    ÔÅ≠A
 IIL             LOW-level input current   VBGE = 0 V                                                                ÔÄ≠1         0        +1                    ÔÅ≠A
 Ir              reverse current           Power-off mode; to VCC/VIO;                                               ÔÄ≠5         0        +5                    ÔÅ≠A
                                           VBGE = 5 V; VCC = VIO = 0 V
 Pin TXD
 VIH             HIGH-level input voltage Normal mode                                                                0.6VIO     -        5.5                   V
 VIL             LOW-level input voltage Normal mode                                                                 ÔÄ≠0.3       -        0.4VIO                V
 IIH             HIGH-level input current VTXD = 0.6VIO                                                              3          -        15                    ÔÅ≠A
 IIL             LOW-level input current   VTXD = 0 V                                                                ÔÄ≠1         0        +1                    ÔÅ≠A
TJA1083G                                  All information provided in this document is subject to legal disclaimers.                ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 1 ‚Äî 18 January 2018                                                                            19 of 41


NXP Semiconductors                                                                                                                   TJA1083G
                                                                                                                               FlexRay node transceiver
Table 11. Static characteristics ‚Ä¶continued
All parameters are guaranteed for VCC = 4.45 V to 5.25 V; VIO = 2.55 V to 5.25 V; Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; Rbus = 40 ÔÅó to 55
ÔÅó and Cbus = 100 pF unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the
IC.
 Symbol          Parameter                Conditions                                                                    Min        Typ      Max                   Unit
 Ir              reverse current          Power-off mode; to VCC/VIO;                                                   ÔÄ≠5         0        +5                    ÔÅ≠A
                                          VTXD = 5 V; VCC = VIO = 0 V
 Ci              input capacitance        with respect to all other pins at                                         [1] -          -        10                    pF
                                          ground; VTXD = 100 mV; f = 5 MHz
 Pin RXD
 VOH             HIGH-level output        IOH(RXD) = ÔÄ≠1.5 mA                                                            VIO ÔÄ≠ 0.4  -         VIO                  V
                 voltage
 VOL             LOW-level output         IOL(RXD) = 1.5 mA                                                             -          -        0.4                   V
                 voltage
 IOH             HIGH-level output        VRXD = VIO ÔÄ≠ 0.4 V; VIO = VCC                                                 ÔÄ≠15        -        ÔÄ≠1.0                  mA
                 current
 IOL             LOW-level output         VRXD = 0.4 V                                                                  1.0        -        15                    mA
                 current
 VO              output voltage           when undervoltage on VIO;                                                     -          -        500                   mV
                                          RL = 100 kÔÅó to GND
                                          Power-off mode;                                                               VIO ÔÄ≠ 500 -          VIO                  mV
                                          RL = 100 kÔÅó to VIO
 Pin ERRN
 VOH             HIGH-level output        IOH(ERRN) = ÔÄ≠100 ÔÅ≠A                                                           VIO ÔÄ≠ 0.4  -         VIO                  V
                 voltage
 VOL             LOW-level output         IOL(ERRN) = 200 ÔÅ≠A                                                            -          -        0.4                   V
                 voltage
 IOH             HIGH-level output        VERRN = VIO ÔÄ≠ 0.4 V; VIO = VCC                                                ÔÄ≠1500      -        ÔÄ≠100                  ÔÅ≠A
                 current
 IOL             LOW-level output         VERRN = 0.4 V                                                                 200        -        1700                  ÔÅ≠A
                 current
 IL              leakage current          Power-off mode; VERRN ÔÇ£ VIO                                                   ÔÄ≠5         -        +5                    ÔÅ≠A
 VO              output voltage           when undervoltage on VIO;                                                     -          -        500                   mV
                                          RL = 100 kÔÅó to GND
                                          Power-off mode;                                                               -          -        500                   mV
                                          RL = 100 kÔÅó to GND
 Pin SDO
 VOH             HIGH-level output        IOH(SDO) = ÔÄ≠0.5 mA                                                            VIO ÔÄ≠ 0.4  -         VIO                  V
                 voltage
 VOL             LOW-level output         IOL(SDO) = 0.8 mA                                                             -          -        0.4                   V
                 voltage
 IOH             HIGH-level output        VSDO = VIO ÔÄ≠ 0.4 V                                                            ÔÄ≠8         ÔÄ≠3       ÔÄ≠0.5                  mA
                 current
 IOL             LOW-level output         VSDO = 0.4 V                                                                  0.8        3        9                     mA
                 current
 IL              leakage current          high-impedance state;                                                         ÔÄ≠5         -        +5                    ÔÅ≠A
                                          0 V < VSDO < VIO
TJA1083G                                 All information provided in this document is subject to legal disclaimers.                    ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                     Rev. 1 ‚Äî 18 January 2018                                                                                20 of 41


NXP Semiconductors                                                                                                                         TJA1083G
                                                                                                                                     FlexRay node transceiver
Table 11. Static characteristics ‚Ä¶continued
All parameters are guaranteed for VCC = 4.45 V to 5.25 V; VIO = 2.55 V to 5.25 V; Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; Rbus = 40 ÔÅó to 55
ÔÅó and Cbus = 100 pF unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the
IC.
 Symbol            Parameter                   Conditions                                                                      Min       Typ       Max                   Unit
 VO                output voltage              when undervoltage on VIO;                                                       ÔÄ≠500      -         +500                  mV
                                               VCC > 4.75 V; RL = 100 kÔÅó to GND
                                               Power-off mode;                                                                 -         -         500                   mV
                                               RL = 100 kÔÅó to GND
 Pins BP and BM
 Vo(idle)(BP)      idle output voltage on      Normal mode; VTXEN = VIO                                                        0.4VCC    0.5VCC 0.6VCC                   V
                   pin BP                      Standby mode with no undervoltage                                               ÔÄ≠0.1      0         +0.1                  V
                                               on pin VCC
 Vo(idle)(BM)      idle output voltage on      Normal mode; VTXEN = VIO                                                        0.4VCC    0.5VCC 0.6VCC                   V
                   pin BM                      Standby mode with no undervoltage                                               ÔÄ≠0.1      0         +0.1                  V
                                               on pin VCC
 Io(idle)BP        idle output current on      Normal and Standby modes with no                                                ÔÄ≠7.5      -         +7.5                  mA
                   pin BP                      undervoltage; ÔÄ≠60 V ÔÇ£ VBP ÔÇ£ +60 V
 Io(idle)BM        idle output current on      Normal and Standby modes with no                                                ÔÄ≠7.5      -         +7.5                  mA
                   pin BM                      undervoltage; ÔÄ≠60 V ÔÇ£ VBM ÔÇ£ +60 V
 Vo(idle)(dif)     differential idle output    Normal mode                                                                     ÔÄ≠25       0         +25                   mV
                   voltage
 VOH(dif)          differential HIGH-level     4.75 V ÔÇ£ VCC ÔÇ£ 5.25 V                                                           600       -         2000                  mV
                   output voltage              4.45 V ÔÇ£ VCC ÔÇ£ 5.25 V                                                           530       -         2000                  mV
 VOL(dif)          differential LOW-level      4.75 V ÔÇ£ VCC ÔÇ£ 5.25 V                                                           ÔÄ≠2000     -         ÔÄ≠600                  mV
                   output voltage              4.45 V ÔÇ£ VCC ÔÇ£ 5.25 V                                                           ÔÄ≠2000               ÔÄ≠530                  mV
 VIH(dif)          differential HIGH-level     Normal mode; ÔÄ≠10 V ÔÇ£ Vcm ÔÇ£ +15 V                                            [2] 150       225       300                   mV
                   input voltage
 VIL(dif)          differential LOW-level      Normal mode; ÔÄ≠10 V ÔÇ£ Vcm ÔÇ£ +15 V                                            [2] ÔÄ≠300      ÔÄ≠225      ÔÄ≠150                  mV
                   input voltage               Standby mode with no undervoltage                                           [2] ÔÄ≠400      ÔÄ≠225      ÔÄ≠100                  mV
                                               on pin VCC; ÔÄ≠10 V ÔÇ£ Vcm ÔÇ£ +15 V
 ÔÅºÔÅÑVi(dif)(H-L)ÔÅº   differential input volt.    Vcm = 2.5 V                                                                 [2] -         -         30                    mV
                   diff. betw. HIGH- and
                   LOW-levels (abs. value)
 ÔÅºVi(dif)det(act)ÔÅº activity detection                                                                                          150       225       300                   mV
                   differential input voltage
                   (absolute value)
 ÔÅºIO(sc)ÔÅº          short-circuit output        on pin BP; ÔÄ≠5 V ÔÇ£ VBP ÔÇ£ +60 V;                                           [4][6] -         -         60                    mA
                   current (absolute value) Rsc ÔÇ£ 1 ÔÅó; tsc ÔÇ≥ 1500 ÔÅ≠s
                                               on pin BM; ÔÄ≠5 V ÔÇ£ VBM ÔÇ£ +60 V;                                           [4][6] -         -         60                    mA
                                               Rsc ÔÇ£ 1 ÔÅó; tsc ÔÇ≥ 1500 ÔÅ≠s
                                               on pins BP and BM; VBP = VBM;                                            [5][6] -         -         60                    mA
                                               Rsc ÔÇ£ 1 ÔÅó; tsc ÔÇ≥ 1500 ÔÅ≠s
 Ri(BP)            input resistance on pin     Rbus = ÔÇ• ÔÅó                                                                      10        20        40                    kÔÅó
                   BP
 Ri(BM)            input resistance on pin     Rbus = ÔÇ• ÔÅó                                                                      10        20        40                    kÔÅó
                   BM
TJA1083G                                      All information provided in this document is subject to legal disclaimers.                      ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                          Rev. 1 ‚Äî 18 January 2018                                                                                  21 of 41


NXP Semiconductors                                                                                                                              TJA1083G
                                                                                                                                          FlexRay node transceiver
Table 11. Static characteristics ‚Ä¶continued
All parameters are guaranteed for VCC = 4.45 V to 5.25 V; VIO = 2.55 V to 5.25 V; Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; Rbus = 40 ÔÅó to 55
ÔÅó and Cbus = 100 pF unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the
IC.
 Symbol               Parameter                       Conditions                                                                    Min       Typ      Max                   Unit
 Ri(dif)(BP-BM)       differential input              Rbus = ÔÇ• ÔÅó                                                                    20        40       80                    kÔÅó
                      resistance between pin
                      BP and pin BM
 ILI(BP)              input leakage current on Power-off mode; VCC = VIO = 0 V;                                                     ÔÄ≠5        0        +5                    ÔÅ≠A
                      pin BP                          0 V ÔÇ£ VBP ÔÇ£ 5 V
                                                      loss of ground; VBP = VBM = 0 V; all                                      [1] ÔÄ≠1600     -        +1600                 ÔÅ≠A
                                                      other pins connected to 16 V via 0 ÔÅó
 ILI(BM)              input leakage current on Power-off mode; VCC = VIO = 0 V;                                                     ÔÄ≠5        0        +5                    ÔÅ≠A
                      pin BM                          0 V ÔÇ£ VBM ÔÇ£ 5 V
                                                      loss of ground; VBP = VBM = 0 V; all                                      [1] ÔÄ≠1600     -        +1600                 ÔÅ≠A
                                                      other pins connected to 16 V via 0 ÔÅó
 Vcm(bus)(DATA_0) DATA_0 bus                          Normal mode                                                                   0.4VCC    0.5VCC 0.65VCC                 V
                      common-mode voltage
 Vcm(bus)(DATA_1) DATA_1 bus                          Normal mode                                                                   0.4VCC    0.5VCC 0.65VCC                 V
                      common-mode voltage
 ÔÅÑVcm(bus)            bus common-mode                 Normal mode; DATA_1 ÔÄ≠ DATA_0                                                  ÔÄ≠25       0        +25                   mV
                      voltage difference
 Ci(BP)               input capacitance on pin with respect to all other pins at                                                [1] -         -        15                    pF
                      BP                              ground; VBP = 100 mV; f = 5 MHz
 Ci(BM)               input capacitance on pin with respect to all other pins at                                                [1] -         -        15                    pF
                      BM                              ground; VBM = 100 mV; f = 5 MHz
 Ci(dif)(BP-BM)       differential input              with respect to all other pins at                                         [1] -         -        5                     pF
                      capacitance between             ground; VBP = 100 mV;
                      pin BP and pin BM               VBM = 100 mV; f = 5 MHz
 Zo(eq)TX             transmitter equivalent          Normal mode; Cbus = 100 pF;                                               [3] 35        -        100                   ÔÅó
                      output impedance                Rbus = 40 ÔÅó or 100 ÔÅó
 Temperature protection
 Tj(dis)(high)        high disable junction                                                                                         180       -        200                   ÔÇ∞C
                      temperature
[1]   Guaranteed by design.
[2]   Vcm is the BP/BM common mode voltage.
[3]   Zo(TX)(eq) = 50 ÔÅó ÔÇ¥ (Vbus(100) ÔÄ≠ Vbus(40))/(2.5 ÔÇ¥ Vbus(40) ÔÄ≠ Vbus(100)), where:
      Vbus(100) = the differential output voltage on a load of 100 ÔÅó and 100 pF in parallel.
      Vbus(40) = the differential output voltage on a load of 40 ÔÅó and100 pF in parallel, when driving a DATA_1.
[4]   Rsc is the short-circuit resistance; voltage difference between bus pins BP and BM is 60 V max.
[5]   Rsc is the short-circuit resistance between BP and BM.
[6]   tsc is the minimum duration of the short-circuit
TJA1083G                                             All information provided in this document is subject to legal disclaimers.                   ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                 Rev. 1 ‚Äî 18 January 2018                                                                               22 of 41


NXP Semiconductors                                                                                                                 TJA1083G
                                                                                                                            FlexRay node transceiver
10. Dynamic characteristics
Table 12. Dynamic characteristics
All parameters are guaranteed for VCC = 4.45 V to 5.25 V; VIO = 2.55 V to 5.25 V; Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; Rbus = 40 ÔÅó and
Cbus = 100 pF unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the IC.
 Symbol            Parameter                                                 Conditions                                         Min  Typ        Max            Unit
 Pins BP and BM
 td(TXD-bus)       delay time from TXD to bus                                Normal mode                                 [1][2]
                                                                                 DATA_0                                         -    -          60             ns
                                                                                 DATA_1                                         -    -          60             ns
 ÔÅÑtd(TXD-bus)      delay time difference from TXD to bus                     Normal mode;                                [1][2] ÔÄ≠4   -          +4             ns
                                                                             between DATA_0 and DATA_1;
                                                                             Normal mode
 td(bus-RXD)       delay time from bus to RXD                                Normal mode; CRXD = 25 pF;                  [3][4]
                                                                             Vcm = 2.5 V
                                                                                 DATA_0                                         -    -          75             ns
                                                                                 DATA_1                                         -    -          75             ns
 ÔÅÑtd(bus-RXD)      delay time difference from bus to RXD                     between DATA_0 and DATA_1;                  [3][4] ÔÄ≠5   -          5              ns
                                                                             Normal mode; CRXD = 25 pF;
                                                                             Vcm = 2.5 V
 td(TXEN-busidle)  delay time from TXEN to bus idle                          Normal mode; VTXD = 0 V                        [5] -    -          75             ns
 td(TXEN-busact)   delay time from TXEN to bus active                        Normal mode; VTXD = 0 V                        [5] -    -          75             ns
 ÔÅºÔÅÑtd(TXEN-bus)ÔÅº   delay time difference from TXEN to bus Normal mode; between TXEN                                      [6][5]                 50             ns
                   (absolute value)                                          to bus active and TXEN to bus
                                                                             idle; VTXD = 0 V
 td(BGE-busidle)   delay time from BGE to bus idle                           Normal mode; VTXD = 0 V                        [5] -    -          75             ns
 td(BGE-busact)    delay time from BGE to bus active                         Normal mode; VTXD = 0 V                        [5] -    -          75             ns
 tr(dif)(bus)      bus differential rise time                                DATA_0 to DATA_1;                              [5] 6    -          18.75 ns
                                                                             20 % to 80 %
 tf(dif)(bus)      bus differential fall time                                DATA_1 to DATA_0;                              [5] 6    -          18.75 ns
                                                                             80 % to 20 %
 ÔÅÑt(r-f)(dif)      difference between differential rise and on bus; 80 % to 20 %                                            [5] ÔÄ≠3   -          3              ns
                   fall time
 tf(bus)(idle-act) bus fall time from idle to active                         bus idle to DATA_0;                         [5][7] -    -          30             ns
                                                                             ÔÄ≠30 mV > Vdif > ÔÄ≠300 mV
 tf(bus)(act-idle) bus fall time from active to idle                         DATA_1 to bus idle;                         [5][7] -    -          30             ns
                                                                             300 mV > Vdif > 30 mV
 tr(bus)(act-idle) bus rise time from active to idle                         DATA_0 to bus idle;                         [5][7] -    -          30             ns
                                                                             ÔÄ≠300 mV < Vdif < ÔÄ≠30 mV
 Wake-up detection
 tdet(wake)DATA_0  DATA_0 wake-up detection time                             Standby mode with no                        [3][8] 1    -          4              ÔÅ≠s
                                                                             undervoltage on pin VCC;
                                                                             ÔÄ≠10 V ÔÇ£ Vcm ÔÇ£ +15 V
 tdet(wake)idle    idle wake-up detection time                               Standby mode with no                        [3][8] 1    -          4              ÔÅ≠s
                                                                             undervoltage on pin VCC;
                                                                             ÔÄ≠10 V ÔÇ£ Vcm ÔÇ£ +15 V
TJA1083G                                      All information provided in this document is subject to legal disclaimers.            ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                          Rev. 1 ‚Äî 18 January 2018                                                                        23 of 41


NXP Semiconductors                                                                                                                 TJA1083G
                                                                                                                            FlexRay node transceiver
Table 12. Dynamic characteristics ‚Ä¶continued
All parameters are guaranteed for VCC = 4.45 V to 5.25 V; VIO = 2.55 V to 5.25 V; Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; Rbus = 40 ÔÅó and
Cbus = 100 pF unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the IC.
 Symbol            Parameter                                                 Conditions                                         Min  Typ        Max            Unit
 tdet(wake)tot     total wake-up detection time                              Standby mode with no                        [3][8] 50   -          115            ÔÅ≠s
                                                                             undervoltage on pin VCC;
                                                                             ÔÄ≠10 V ÔÇ£ Vcm ÔÇ£ +15 V
 tsup(int)wake     wake-up interruption suppression time                     Standby mode with no                        [3][9] 130  -          1000           ns
                                                                             undervoltage on pin VCC;
                                                                             ÔÄ≠10 V ÔÇ£ Vcm ÔÇ£ +15 V
 td(wake-ERRN)     delay time from wake-up to ERRN                           Standby mode                                       -    -          100            ÔÅ≠s
 td(wake-RXD)      delay time from wake-up to RXD                            Standby mode                                       -    -          100            ÔÅ≠s
 Undervoltage
 tdet(uv)(VCC)     undervoltage detection time on pin VCC 0 V ÔÇ£ VIO ÔÇ£ 5.5 V;                                                    2    -          100            ÔÅ≠s
                                                                             VCC = 4.35 V
 trec(uv)(VCC)     undervoltage recovery time on pin VCC 0 V ÔÇ£ VIO ÔÇ£ 5.5 V;                                                     2    -          100            ÔÅ≠s
                                                                             VCC = 4.85 V
 tdet(uv)(VIO)     undervoltage detection time on pin VIO Vth(det)POR < VCC < 5.5 V;                                            5    -          100            ÔÅ≠s
                                                                             VIO = 2.45 V
 trec(uv)(VIO)     undervoltage recovery time on pin VIO                     Vth(det)POR < VCC < 5.5 V;                         5    -          100            ÔÅ≠s
                                                                             VIO = 2.9 V
 Activity detection
 tdet(act)(bus)    activity detection time on bus pins                       Normal mode; Vcm = 2.5 V;                   [3][7] 100  -          250            ns
                                                                             Vdif: 0 mV ÔÇÆ 400 mV
 tdet(idle)(bus)   idle detection time on bus pins                           Normal mode; Vcm = 2.5 V;                   [3][7] 50   -          200            ns
                                                                             Vdif: 400 mV ÔÇÆ 0 mV
 ÔÅºÔÅÑtdet(act-idle)ÔÅº active to idle detection time difference                  Normal mode; on bus pins;                      [3] -    -          150            ns
                   (absolute value)                                          Vcm = 2.5 V
 ERRN signaling
 tdet(L)(SCLK)     LOW-level detection time on pin SCLK Normal or Standby mode with                                             95   -          310            ÔÅ≠s
                                                                             no undervoltage on pin VIO
 tERRNL(min)       minimum ERRN LOW time                                     simple error indication mode;                      2    -          10             ÔÅ≠s
                                                                             Normal or Standby mode
 td(errdet-ERRNL)  delay time from error detection to                        all modes                                          -    -          100            ÔÅ≠s
                   ERRN LOW
 SPI
 td(SCSNHL-SDOL)   SCSN falling edge to SDO LOW-level                        Vuvd(VIO) < VIO < 5.5 V;                     [10]  -    -          250            ns
                   delay time                                                4.45 V < VCC < 5.5 V;
                                                                             CSDO = 50 pF
 td(SCLKLH-SDODV) SCLK rising edge to SDO data valid                         Vuvd(VIO) < VIO < 5.5 V;                     [10]  -    -          200            ns
                   delay time                                                4.45 V < VCC < 5.5 V;
                                                                             CSDO = 50 pF
 td(SCSNLH-SDOZ)   SCSN rising edge to SDO three-state                       Vuvd(VIO) < VIO < 5.5 V;                     [10]  -    -          500            ns
                   delay time                                                4.45 V < VCC < 5.5 V;
                                                                             CSDO = 50 pF
 TSCLK             SCLK period                                               Vuvd(VIO) < VIO < 5.5 V;                     [10]  0.5  -          100            ÔÅ≠s
                                                                             4.45 V < VCC < 5.5 V;
                                                                             CSDO = 50 pF
TJA1083G                                      All information provided in this document is subject to legal disclaimers.            ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                          Rev. 1 ‚Äî 18 January 2018                                                                        24 of 41


NXP Semiconductors                                                                                                                     TJA1083G
                                                                                                                                 FlexRay node transceiver
Table 12. Dynamic characteristics ‚Ä¶continued
All parameters are guaranteed for VCC = 4.45 V to 5.25 V; VIO = 2.55 V to 5.25 V; Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; Rbus = 40 ÔÅó and
Cbus = 100 pF unless otherwise specified. All voltages are defined with respect to ground; positive currents flow into the IC.
 Symbol                Parameter                                                 Conditions                                          Min  Typ        Max            Unit
 tSPILEAD              SPI enable lead time                                      Vuvd(VIO) < VIO < 5.5 V;                      [10]  250  -          -              ns
                                                                                 4.45 V < VCC < 5.5 V;
                                                                                 CSDO = 50 pF
 tSPILAG               SPI enable lag time                                       Vuvd(VIO) < VIO < 5.5 V;                      [10]  250  -          -              ns
                                                                                 4.45 V < VCC < 5.5 V;
                                                                                 CSDO = 50 pF
 RXD
 tr                    rise time                                                 20 % to 80 %; CRXD = 15 pF                      [6] -    -          9              ns
                                                                                 20 % to 80 %; CRXD = 25 pF                      [6] -    -          10.75 ns
 tf                    fall time                                                 80 % to 20 %; CRXD = 15 pF                      [6] -    -          9              ns
                                                                                 80 % to 20 %; CRXD = 25 pF                      [6] -    -          10.75 ns
 ÔÅÑt(r-f)               difference between rise and fall time                     CRXD = 15 pF                                    [6] -    -          5              ns
                                                                                 CRXD = 25 pF                                    [6] -    -          5              ns
                                                                                 CRXD = 10 pF; simulated                     [6][11  -    -          5              ns
                                                                                                                                   ]
 t(r+f)                sum of rise and fall time                                 CRXD = 15 pF                                    [6] -    -          13             ns
                                                                                 CRXD = 25 pF                                    [6] -    -          16.5           ns
                                                                                 CRXD = 10 pF; simulated                     [6][11  -    -          16.5           ns
                                                                                                                                   ]
 Bus error flag
 td(norm-stb)          normal mode to standby delay time                         bus error flag set                                  3    -          10             ÔÅ≠s
 td(stb-norm)          standby to normal mode delay time                         bus error flag set                                  3    -          10             ÔÅ≠s
 Miscellaneous
 tdetCL(TXEN)          TXEN clamp detection time                                                                                     650  -          2600           ÔÅ≠s
 tdetCL(BGE)           BGE clamp detection time                                                                                      650  -          2600           ÔÅ≠s
 td(TXENH-RXDH)        delay time from TXEN HIGH to RXD                          idle loop delay; Normal mode;                   [3] -    -          300            ns
                       HIGH                                                      TXD = LOW; Vcm = 2.5 V;
                                                                                 CRXD = 25 pF
[1]     Sum of TXD rise and fall times (20 % to 80 %); tr(TXD) + tf(TXD) = max. 9 ns.
[2]     See Figure 13.
[3]     Vcm is the BP/BM common mode voltage.
[4]     See Figure 14.
[5]     See Figure 13.
[6]     Guaranteed by design.
[7]     Vdif = VBP ÔÄ≠ VBM.
[8]     See Figure 8.
[9]     See Figure 9.
[10] See Figure 11.
[11] Load at end of 50 ÔÅó microstrip with a propagation delay of 1 ns; 20 % to 80 % and 80 % to 20 %.
TJA1083G                                          All information provided in this document is subject to legal disclaimers.             ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                              Rev. 1 ‚Äî 18 January 2018                                                                         25 of 41


                                                                                                                 xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
                                                                                                                 xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
                                                                                                                 xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
                                                                                                                 xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet
                           TJA1083G
                                                                                                                                                                                                                                                                                                                             NXP Semiconductors
                                                                                                                                                       td(TXD-bus                       td(TXEN-busact)                          td(BGE-busact)
                                                                                                                                       td(TXD-bus)                   td(TXEN-busidle)                          td(BGE-busidle)
                                                                                                                      TXD     0.5VIO
                                                                                                                     TXEN     0.5VIO
                                                                                                                      BGE     0.5VIO
                           All information provided in this document is subject to legal disclaimers.
                                                                                                                             +300 mV                                                                                                                                                      80 %
                                                                                                                                     +150 mV                        -30 mV                                 -30 mV
Rev. 1 ‚Äî 18 January 2018
                                                                                                                   BP - BM        0V
                                                                                                                                                     -150 mV
                                                                                                                             -300 mV                                               -300 mV                                  -300 mV                                                       20 %
                                                                                                                      RXD     0.5VIO
                                                                                                                                            td(bus-RXD)        td(bus-RXD)    td(bus-RXD) + td(bus-RXD) +       tr(busact-busidle) tf(busact-busidle)   tr(dif)(bus)   tf(dif)(bus)   015aaa140
                                                                                                                                                                              tdet(idle)(bus) tdet(act)(bus)
                                                                                                        Fig 12. Detailed timing diagram
                                                                                                                                                                                                                                                                                                  FlexRay node transceiver
                           ¬© NXP B.V. 2018. All rights reserved.
                                                                                                                                                                                                                                                                                                                             TJA1083G
26 of 41


NXP Semiconductors                                                                                                      TJA1083G
                                                                                                                FlexRay node transceiver
                                                                             !QV
                                           7;'
                                  RI9,2
                                   RI9,2
                                     RI9,2
                                                                                                                  W
                                                                                    WG 7;'EXV
                                                                                                                    WG 7;'EXV
                               92 GLI EXV 
                                     P9
                                            !                                                                               
                                                                                                                                
                                               
                                                  
                                                                                                                     W
                                              
                                                                                                                                
                                                                                                                          
                                                                                     WI GLI EXV                     WU GLI EXV
                                                                                                                            DDD
                        (1) VO(dif)bus is the transmitter test signal.
                   Fig 13. Transmitter timing diagram
TJA1083G                             All information provided in this document is subject to legal disclaimers.              ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                 Rev. 1 ‚Äî 18 January 2018                                                                          27 of 41


NXP Semiconductors                                                                                                               TJA1083G
                                                                                                                             FlexRay node transceiver
                                                                 tf(bus)(2)                                       tr(bus)(2)
                                  Vbus
                                                                 22.5 ns                                           22.5 ns
                                                                   max.                                              max.
                         +Vbus(1)
                            +300 mV
                            +150 mV
                               0 mV
                                                                                                                                   t
                            -150 mV
                            -300 mV
                          -Vbus(1)
                                                                                        60 ns to 4340 ns
                                                                                                  td(bus-RXD)DATA_0
                                                                                                                                    td(bus-RXD)DATA_1
                               RXD
                            100 % VIO
                             80 % VIO
                             50 % VIO
                             20 % VIO
                              0 % VIO
                                                                                                    tf(RXD)                          tr(RXD) 015aaa142
                         (1) ÔÅºVbusÔÅº = 400 mV (min) to 3000 mV (max).
                         (2) tr(bus) and tf(bus) are defined for Vbus between ÔÄ≠300 mV and +300 mV; tr(bus) = tf(bus) = 22.5 ns for
                              ÔÅºVbusÔÅº = 400 mV to 800 V; value will be lower for ÔÅºVbusÔÅº > 800 mV.
                    Fig 14. Normal receiver timing diagram
11. Application information
                   Further information on the application of the TJA1083G can be found in NXP application
                   hints AH1101 TJA1083/TJA1083G FlexRay node transceiver (Ref. 4).
TJA1083G                               All information provided in this document is subject to legal disclaimers.                    ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                   Rev. 1 ‚Äî 18 January 2018                                                                                28 of 41


NXP Semiconductors                                                                                                            TJA1083G
                                                                                                                      FlexRay node transceiver
12. Test information
                                                    9
                                                                       
                                                                       Q)
                                                                                          
                                                                           9,2        9&&
                                                                                                          
                                                                                                    %3
                                                                                                                5EXV  &EXV
                                                                        7-$*                          
                                                                                                   %0
                                                                                                          
                                                                                                 5;'
                                                                                                                      &5;'
                                                                                        DDD
                   Fig 15. Test circuit for measuring dynamic characteristics
                                  9
                                                      
                                                      Q)
                                                                         
                                                          9,2         9&&                                      S)
                                                                                         
                                                                                  %3
                                                                                                                           ,62
                                                                                                    5EXV      &EXV          38/6(
                                                       7-$*                                                       *(1(5$725
                                                                                 %0
                                                                                                               S)
                                                                                         
                                                                               5;'
                                                                                                              S)
                                                                        DDD
                           The waveforms of the applied transients are in accordance with ISO 7637, test pulses 1, 2a, 3a
                           and 3b.
                           Test conditions:
                           Normal mode: bus idle
                           Normal mode: bus active; TXD at 5 MHz and TXEN at 1 kHz
                   Fig 16. Test circuit for measuring automotive transients
TJA1083G                           All information provided in this document is subject to legal disclaimers.                     ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                               Rev. 1 ‚Äî 18 January 2018                                                                                 29 of 41


NXP Semiconductors                                                                                                                                                 TJA1083G
                                                                                                                                                         FlexRay node transceiver
13. Package outline
   76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP                                                                                                627
                                                    '                                                                             (                     $
                                                                                                                                                                   ;
                                                                                                  F
                                     \                                                                                          +(                               Y 0 $
                                           =
                                                                  
                                                                                                                                                      4
                                                                                                        $                                               $ 
                                                                                                                                                                      $
                                                                                                             $
                                            SLQLQGH[
                                                                                                                                                                   »ô
                                                                                                                                                /S
                                                                                                                                             /
                                                                   
                                                                                                                                      GHWDLO;
                                                                             Z 0
                                             H                  ES
                                                                                                             PP
                                                                                            VFDOH
      ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 
                    $
        81,7              $    $    $      ES    F         '      (         H       +(         /         /S      4         Y       Z       \      =        »ô
                  PD[
         PP
                                                                                                                                             R
                                                                                                                                             
                                                                                                                                             R
      1RWHV
      3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
      3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
             287/,1(                                                 5()(5(1&(6                                                               (8523($1
                                                                                                                                                                           ,668('$7(
             9(56,21                  ,(&               -('(&                         -(,7$                                              352-(&7,21
                                                                                                                                                                             
            627                                    02
                                                                                                                                                                             
Fig 17. Package outline SOT402-1 (TSSOP14)
TJA1083G                                                   All information provided in this document is subject to legal disclaimers.                                  ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                       Rev. 1 ‚Äî 18 January 2018                                                                                              30 of 41


NXP Semiconductors                                                                                                    TJA1083G
                                                                                                                  FlexRay node transceiver
14. Soldering of SMD packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering ICs can be found in Application Note AN10365 ‚ÄúSurface mount reflow
                     soldering description‚Äù.
                14.1 Introduction to soldering
                     Soldering is one of the most common methods through which packages are attached to
                     Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                     the mechanical and the electrical connection. There is no single soldering method that is
                     ideal for all IC packages. Wave soldering is often preferred when through-hole and
                     Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                     suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                     densities that come with increased miniaturization.
                14.2 Wave and reflow soldering
                     Wave soldering is a joining technology in which the joints are made by solder coming from
                     a standing wave of liquid solder. The wave soldering process is suitable for the following:
                       ‚Ä¢ Through-hole components
                       ‚Ä¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                     Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                     packages which have solder lands underneath the body, cannot be wave soldered. Also,
                     leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                     due to an increased probability of bridging.
                     The reflow soldering process involves applying solder paste to a board, followed by
                     component placement and exposure to a temperature profile. Leaded packages,
                     packages with solder balls, and leadless packages are all reflow solderable.
                     Key characteristics in both wave and reflow soldering are:
                       ‚Ä¢ Board specifications, including the board finish, solder masks and vias
                       ‚Ä¢ Package footprints, including solder thieves and orientation
                       ‚Ä¢ The moisture sensitivity level of the packages
                       ‚Ä¢ Package placement
                       ‚Ä¢ Inspection and repair
                       ‚Ä¢ Lead-free soldering versus SnPb soldering
                14.3 Wave soldering
                     Key characteristics in wave soldering are:
                       ‚Ä¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                         transport, the solder wave parameters, and the time during which components are
                         exposed to the wave
                       ‚Ä¢ Solder bath specifications, including temperature and impurities
TJA1083G                               All information provided in this document is subject to legal disclaimers.        ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                   Rev. 1 ‚Äî 18 January 2018                                                                    31 of 41


NXP Semiconductors                                                                                                          TJA1083G
                                                                                                                        FlexRay node transceiver
                14.4 Reflow soldering
                     Key characteristics in reflow soldering are:
                       ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                          higher minimum peak temperatures (see Figure 18) than a SnPb process, thus
                          reducing the process window
                       ‚Ä¢ Solder paste printing issues including smearing, release, and adjusting the process
                          window for a mix of large and small components on one board
                       ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                          heated to the peak temperature) and cooling down. It is imperative that the peak
                          temperature is high enough for the solder to make reliable solder joints (a solder paste
                          characteristic). In addition, the peak temperature must be low enough that the
                          packages and/or boards are not damaged. The peak temperature of the package
                          depends on package thickness and volume and is classified in accordance with
                          Table 13 and 14
                     Table 13.   SnPb eutectic process (from J-STD-020D)
                      Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                              Volume (mm3)
                                                              < 350                                                 ÔÇ≥ 350
                      < 2.5                                   235                                                   220
                      ÔÇ≥ 2.5                                   220                                                   220
                     Table 14.   Lead-free process (from J-STD-020D)
                      Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                              Volume (mm3)
                                                              < 350                                       350 to 2000         > 2000
                      < 1.6                                   260                                         260                 260
                      1.6 to 2.5                              260                                         250                 245
                      > 2.5                                   250                                         245                 245
                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.
                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 18.
TJA1083G                              All information provided in this document is subject to legal disclaimers.                ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                  Rev. 1 ‚Äî 18 January 2018                                                                            32 of 41


NXP Semiconductors                                                                                                      TJA1083G
                                                                                                                  FlexRay node transceiver
                                                                   maximum peak temperature
                              temperature                              = MSL limit, damage level
                                                                    minimum peak temperature
                                                          = minimum soldering temperature
                                                                                                                      peak
                                                                                                                   temperature
                                                                                                                                         time
                                                                                                                                 001aac844
                                MSL: Moisture Sensitivity Level
                      Fig 18. Temperature profiles for large and small components
                     For further information on temperature profiles, refer to Application Note AN10365
                     ‚ÄúSurface mount reflow soldering description‚Äù.
15. Appendix
                15.1 Differences between TJA1083 and TJA1083G
                     The main differences between the TJA1083 and the TJA1083G are:
                       ‚Ä¢ The TJA1083 is JASPAR compliant (minimum transmitter output voltage of 900 mV)
                         whereas the TJA1083G is not (minimum transmitter output voltage of 600 mV).
                       ‚Ä¢ The TJA1083G has improved EMC behavior.
TJA1083G                               All information provided in this document is subject to legal disclaimers.            ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                   Rev. 1 ‚Äî 18 January 2018                                                                        33 of 41


NXP Semiconductors                                                                                                        TJA1083G
                                                                                                                    FlexRay node transceiver
                  15.2 Implementation of EPL 3.0.1 requirements in the TJA1083G
Table 15.    EPL 3.0.1 implementation in TJA1083G
 EPL 3.0.1                                                                       TJA1083G
                                    Min            Max              Unit         Symbol                              Min         Max                  Unit
 dBDRxAsym                          -              5                ns           ÔÅºÔÅÑtd(bus-RXD)ÔÅº                      0           5                    ns
 dBDRx10                            -              75               ns           td(bus-RXD)                         -           75                   ns
 dBDRx01                            -              75               ns           td(bus-RXD)                         -           75                   ns
 dBDRxai                            50             275              ns           tdet(idle)(bus) + td(bus-RXD)       100         275                  ns
 dBDRxia                            100            325              ns           tdet(act)(bus) + td(bus-RXD)        100         325                  ns
 dBDTxAsym                          -              4                ns           ÔÅºÔÅÑtd(TXD-bus)ÔÅº                      0           4                    ns
 dBDTx10                            -              75               ns           td(TXD-bus)                         -           60                   ns
 dBDTx01                            -              75               ns           td(TXD-bus)                         -           60                   ns
 dBDTxai                            -              75               ns           td(TXEN-busidle)                    -           75                   ns
 dBDTxia                            -              75               ns           td(TXEN-busact)                     -           75                   ns
 dBusTxai                           -              30               ns           tr(bus)(act-idle)                   -           30                   ns
 dBusTxia                           -              30               ns           tf(bus)(idle-act)                   -           30                   ns
 dBusTx01                           6              18.75            ns           tr(dif)(bus)                        6           18.75                ns
 dBusTx10                           6              18.75            ns           tf(dif)(bus)                        6           18.75                ns
 uBDTxactive                        600            2000             mV           VOH(dif)                            600         2000                 mV
 uBDTxidle                          0              30               mV           ÔÅºVo(idle)(dif)ÔÅº                     0           25                   mV
 uVDIG-OUT-HIGH                     80             100              %            VOH(RXD)                            VIO ÔÄ≠ 0.4 VIO                    V
                                                                                 VOH(ERRN)                           VIO ÔÄ≠ 0.4 VIO                    V
 uVDIG-OUT-LOW                      -              20               %            VOL(RXD)                            -           0.4                  V
                                                                                 VOL(ERRN)                           -           0.4                  V
 uVDIG-IN-HIGH                      -              70               %            VIH(TXEN)                           0.7VIO      5.5                  V
                                                                                 VIH(STBN)                           0.7VIO      5.5                  V
                                                                                 VIH(BGE)                            0.7VIO      5.5                  V
 uVDIG-IN-LOW                       30             -                %            VIL(TXEN)                           ÔÄ≠0.3        +0.3VIO              V
                                                                                 VIL(STBN)                           ÔÄ≠0.3        +0.3VIO              V
                                                                                 VIL(BGE)                            ÔÄ≠0.3        +0.3VIO              V
 uData0                             ÔÄ≠300           ÔÄ≠150             mV           VIL(dif)                            ÔÄ≠300        ÔÄ≠150                 mV
 uData1                             150            300              mV           VIH(dif)                            150         300                  mV
 uData1-|uData0|                    ÔÄ≠30            30               mV           ÔÅºÔÅÑVi(dif)(H-L)ÔÅº                     -           30                   mV
 dBDActivityDetection               100            250              ns           tdet(act)(bus)                      100         250                  ns
 dBDIdleDetection                   50             200              ns           tdet(idle)(bus)                     100         200                  ns
 RCM1, RCM2                         10             40               kÔÅó           Ri(BP), Ri(BM)                      10          40                   kÔÅó
 uCM                                ÔÄ≠10            15               V            Vcm[1]                              ÔÄ≠10         +15                  V
 iBMGNDShortMax                     -              60               mA           ÔÅºIO(sc)(BM)ÔÅº                        -           60                   mA
 iBPGNDShortMax                     -              60               mA           ÔÅºIO(sc)(BP)ÔÅº                        -           60                   mA
 iBMBAT48ShortMax                   -              72               mA           ÔÅºIO(sc)(BM)ÔÅº                        -           60                   mA
 iBPBAT48ShortMax                   -              72               mA           ÔÅºIO(sc)(BP)ÔÅº                        -           60                   mA
 iBMBAT27ShortMax                   -              60               mA           ÔÅºIO(sc)(BM)ÔÅº                        -           60                   mA
TJA1083G                                 All information provided in this document is subject to legal disclaimers.           ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                     Rev. 1 ‚Äî 18 January 2018                                                                       34 of 41


NXP Semiconductors                                                                                                             TJA1083G
                                                                                                                         FlexRay node transceiver
Table 15.     EPL 3.0.1 implementation in TJA1083G
 EPL 3.0.1                                                                        TJA1083G
                                     Min            Max              Unit         Symbol                                  Min       Max                  Unit
 iBPBAT27ShortMax                    -              60               mA           ÔÅºIO(sc)(BP)ÔÅº                            -         60                   mA
 uBias, non low-power modes          1800           3200             mV           Vo(idle)(BP), Vo(idle)(BM)         [2]  1800      3150                 mV
 uBias, low-power modes              -200           200              mV           Vo(idle)(BP), Vo(idle)(BM)         [3]  ÔÄ≠0.1      +0.1                 V
 dWU0Detect                          1              4                ÔÅ≠s           tdet(wake)DATA_0                        1         4                    ÔÅ≠s
 dWUIdleDetect                       1              4                ÔÅ≠s           tdet(wake)idle                          1         4                    ÔÅ≠s
 dWUTimeout                          48             140              ÔÅ≠s           tdet(wake)tot                           50        115                  ÔÅ≠s
 uBDUVVCC                            4              -                V            Vuvd(VCC)                               4.45      4.729                V
 dBDUVVCC                            -              1000             ms           tdet(uv)(VCC)                           2         100                  ÔÅ≠s
 iBPLeak                             -              25               ÔÅ≠A           ILI(BP)                                 -5        +5                   ÔÅ≠A
 iBMLeak                             -              25               ÔÅ≠A           ILI(BM)                                 -5        +5                   ÔÅ≠A
 Functional class ‚Äòbus driver logic                                               implemented; see
 level adaptation‚Äô                                                                Section 2.4
 Functional class ‚Äòbus driver - bus                                               implemented; see
 guardian interface‚Äô                                                              Section 2.4
 Device qualification according to                                                 see Section 2.1
 AEC-Q100 (Rev. F)
 TAMB_Class1                         ÔÄ≠40            125              ÔÇ∞C           Tamb                                    ÔÄ≠40       +125                 ÔÇ∞C
 dBDTxDM                             ÔÄ≠50            50               ns           ÔÅÑtd(TXEN-bus)                           ÔÄ≠50       50                   ns
 iBM-5VshortMax                      -              60               mA           ÔÅºIO(sc)(BM)ÔÅº                            -         60                   mA
 iBP-5VshortMax                      -              60               mA           ÔÅºIO(sc)(BP)ÔÅº                            -         60                   mA
 iBMBPShortMax                       -              60               mA           ÔÅºIO(sc)(BM)ÔÅº                            -         60                   mA
 iBPBMShortMax                       -              60               mA           ÔÅºIO(sc)(BP)ÔÅº                            -         60                   mA
 iBMBAT60ShortMax                    -              90               mA           ÔÅºIO(sc)(BM)ÔÅº                            -         60                   mA
 iBPBAT60ShortMax                    -              90               mA           ÔÅºIO(sc)(BP)ÔÅº                            -         60                   mA
 uUVIO                               2              -                V            Vuvd(VIO)                               2.55      2.774                V
 dBDUVVIO                            -              1000             ms           tdet(uv)(VIO)                           5         100                  ÔÅ≠s
 dBDWakeupReactionremote             -              100              ÔÅ≠s           td(wake-ERRN), td(wake-RXD)             -         100                  ÔÅ≠s
 dBDTxActiveMax                      650            2600             ÔÅ≠s           tdetCL(TXEN)                            650       2600                 ÔÅ≠s
 dBDModeChange                       100            100              ÔÅ≠s           td(norm-stb), td(stb-norm)              3         10                   ÔÅ≠s
 dBDERRNStable                       1              10               ÔÅ≠s           tERRN(min)                              2         10                   ÔÅ≠s
 dReactionTimeERRN                   -              100              ÔÅ≠s           td(errdet-ERRNL)                        -         100                  ÔÅ≠s
 uData0_LP                           ÔÄ≠400           ÔÄ≠100             mV           VIL(dif)                                ÔÄ≠400      ÔÄ≠100                 mV
 dWUInterrupt                        0.13           1                ÔÅ≠s           tsup(int)wake                           130       1000                 ns
 uBDLogic_1                          -              60               %            VIH(TXD)                                0.6VIO    5.5                  V
 uBDLogic_0                          40             -                %            VIL(TXD)                                ÔÄ≠0.3      0.4VIO               V
 dBDRVCC                             -              10               ms           trec(uv)(VCC)                           2         100                  ÔÅ≠s
 dBDRVIO                             -              10               ms           trec(uv)(VIO)                           5         100                  ÔÅ≠s
 iBPLeakGND                          -              1600             ÔÅ≠A           ILI(BP)                                 ÔÄ≠1600     1600                 ÔÅ≠A
 iBMLeakGND                          -              1600             ÔÅ≠A           ILI(BM)                                 ÔÄ≠1600     1600                 ÔÅ≠A
 Functional class ‚Äòbus driver remote                                              implemented; see
 wakeup‚Äô                                                                          Section 2.4
TJA1083G                                  All information provided in this document is subject to legal disclaimers.             ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 1 ‚Äî 18 January 2018                                                                         35 of 41


NXP Semiconductors                                                                                                                      TJA1083G
                                                                                                                                  FlexRay node transceiver
Table 15.       EPL 3.0.1 implementation in TJA1083G
 EPL 3.0.1                                                                                     TJA1083G
                                                   Min           Max              Unit         Symbol                              Min        Max                  Unit
 uESDExt                                           6             -                kV           ÔÅºVESDÔÅº : HBM on pins BP and -                  8                    kV
                                                                                               BM to GND
 uESDInt                                           2             -                kV           ÔÅºVESDÔÅº : HBM on any other           -          4                    kV
                                                                                               pin
 uESDIEC                                           6             -                kV           ÔÅºVESDÔÅº : IEC61000-4-2 on            -          8                    kV
                                                                                               pins BP and BM to GND
 dBDRxDR15 + dBDRxDF15                             -             13               ns           ÔÉ•t(r+f) (pin RXD; 15 pF load)       -          13                   ns
 ÔÅºdBDRxDR15 ÔÄ≠ dBDRxDF15ÔÅº                           -             5                ns           ÔÅºÔÅÑt(r-f)ÔÅº (pin RXD; 15 pF load)     -          5                    ns
 C_BDTxD                                           -             10               pF           Ci(TXD)                             -          10                   pF
 dBDTxRxai                                         -             325              ns           td(TXENH-RXDH)                      -          300                  ns
 uVDIG-OUT-UV                                      -             500              mV           VO(UVVIO)RXD                        -          500                  mV
                                                                                               VO(UVVIO)ERRN                       -          500                  mV
                                                                                               VO(UVVIO)SDO                        -          500                  mV
 uVDIG-OUT-OFF                                     product specific                            VOL(RXD)[4]                         VIO ÔÄ≠ 500 VIO                   mV
                                                                                               VOL(ERRN)[4]                        -          500                  mV
                                                                                               VOL(SDO)[4]                         -          500                  mV
 RBDTransmitter                                    product specific                            Zo(TX)(eq)                          35         100                  ÔÅó
 RxD signal sum of rise and                        -             16.5             ns           ÔÉ•t(r+f) (pin RXD; 10 pF load;       -          16.5                 ns
 fall time at TP4_CC                                                                           simulated)
 dBDRxDR25 + dBDRxDF25                             -             16.5             ns           ÔÉ•t(r+f) (pin RXD; 25 pF load)       -          16.5                 ns
 ÔÅºdBDRxDR25 ÔÄ≠ dBDRxDF25ÔÅº                           -             5                ns           ÔÅºÔÅÑt(r-f)ÔÅº (pin RXD; 25 pF load)     -          5                    ns
 dBusTxDif                                         -             3                ns           ÔÅºÔÅÑt(r-f)(dif)ÔÅº                      -          3                    ns
 RxD signal difference of rise and fall -                        5                ns           ÔÅºÔÅÑt(r-f)ÔÅº (pin RXD; 10 pF load;     -          5                    ns
 time at TP4_CC                                                                                simulated)
[1]    Vcm is the BP/BM common mode voltage, (VBP + VBM) / 2, and is specified in conditions column of parameters VIH(dif) and VIL(dif) for pins
       BP and BM; see Table 11. Vcm is tested on a receiving bus driver with a transmitting bus driver that has a ground offset voltage in the
       range ÔÄ≠12.5 V to +12.5 V and transmits a 50/50 pattern.
[2]    Min. value: Vo(idle)(BP) = Vo(idle)(BM) = 0.4VCC = 0.4 ÔÇ¥ 4.5 V = 1800 mV; max value: Vo(idle)(BP) = Vo(idle)(BM) = 0.6VCC = 0.6 ÔÇ¥ 5.25 V =
       3150 mV; the nominal voltage is 2500 mV.
[3]    The normal voltage is 0 mV.
[4]    Power-off mode.
TJA1083G                                               All information provided in this document is subject to legal disclaimers.          ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                   Rev. 1 ‚Äî 18 January 2018                                                                      36 of 41


NXP Semiconductors                                                                                                 TJA1083G
                                                                                                               FlexRay node transceiver
16. Abbreviations
                   Table 16.  Abbreviations
                    Abbreviation         Description
                    CDM                  Charged Device Model
                    ECU                  Electronic Control Unit
                    EMC                  ElectroMagnetic Compatibility
                    EME                  ElectroMagnetic Emission
                    EMI                  ElectroMagnetic Immunity
                    ESD                  ElectroStatic Discharge
                    HBM                  Human Body Model
                    JASPAR               Japan Automotive Software Platform Architecture
                    MM                   Machine Model
                    PWON                 Power-on
17. References
                   [1]   EPL ‚Äî FlexRay Communications System Electrical Physical Layer Specification
                         Version 3.0.1
                   [2]   ISO 17458-4:2013 ‚Äî Road vehicles - FlexRay communications system - Part 4:
                         Electrical physical layer specification
                   [3]   TJA1083 ‚Äî FlexRay transceiver data sheet, www.nxp.com
                   [4]   AH1101 ‚Äî TJA1083/TJA1083G FlexRay node transceiver application hints,
                         available from NXP Semiconductors
TJA1083G                            All information provided in this document is subject to legal disclaimers.        ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                Rev. 1 ‚Äî 18 January 2018                                                                    37 of 41


NXP Semiconductors                                                                                                          TJA1083G
                                                                                                                       FlexRay node transceiver
18. Revision history
Table 17.   Revision history
 Document ID               Release date          Data sheet status                                       Change notice    Supersedes
 TJA1083G v.1              20180118              Product data sheet                                      -                -
TJA1083G                                All information provided in this document is subject to legal disclaimers.             ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                    Rev. 1 ‚Äî 18 January 2018                                                                         38 of 41


NXP Semiconductors                                                                                                                                          TJA1083G
                                                                                                                                                     FlexRay node transceiver
19. Legal information
19.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
19.2 Definitions                                                                                           Suitability for use in automotive applications ‚Äî This NXP
                                                                                                           Semiconductors product has been qualified for use in automotive
                                                                                                           applications. Unless otherwise agreed in writing, the product is not designed,
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
internal review and subject to formal approval, which may result in
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
modifications or additions. NXP Semiconductors does not give any
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
representations or warranties as to the accuracy or completeness of
                                                                                                           to result in personal injury, death or severe property or environmental
information included herein and shall have no liability for the consequences of
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
use of such information.
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet                                 applications and therefore such inclusion and/or use is at the customer's own
with the same product type number(s) and title. A short data sheet is intended                             risk.
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
full information. For detailed and full information see the relevant full data
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
sheet, which is available on request via the local NXP Semiconductors sales
                                                                                                           representation or warranty that such applications will be suitable for the
office. In case of any inconsistency or conflict with the short data sheet, the
                                                                                                           specified use without further testing or modification.
full data sheet shall prevail.
                                                                                                           Customers are responsible for the design and operation of their applications
Product specification ‚Äî The information and data provided in a Product                                     and products using NXP Semiconductors products, and NXP Semiconductors
data sheet shall define the specification of the product as agreed between                                 accepts no liability for any assistance with applications or customer product
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         design. It is customer‚Äôs sole responsibility to determine whether the NXP
customer have explicitly agreed otherwise in writing. In no event however,                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
shall an agreement be valid in which the NXP Semiconductors product is                                     products planned, as well as for the planned application and use of
deemed to offer functions and qualities beyond those described in the                                      customer‚Äôs third party customer(s). Customers should provide appropriate
Product data sheet.                                                                                        design and operating safeguards to minimize the risks associated with their
                                                                                                           applications and products.
19.3 Disclaimers                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
                                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           testing for the customer‚Äôs applications and products using NXP
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           Semiconductors products in order to avoid a default of the applications and
completeness of such information and shall have no liability for the
                                                                                                           the products or of the application or use by customer‚Äôs third party
consequences of use of such information. NXP Semiconductors takes no
                                                                                                           customer(s). NXP does not accept any liability in this respect.
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.                                                                      Limiting values ‚Äî Stress above one or more limiting values (as defined in
                                                                                                           the Absolute Maximum Ratings System of IEC 60134) will cause permanent
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           damage to the device. Limiting values are stress ratings only and (proper)
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           operation of the device at these or any other conditions above those given in
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           the Recommended operating conditions section (if present) or the
replacement of any products or rework charges) whether or not such
                                                                                                           Characteristics sections of this document is not warranted. Constant or
damages are based on tort (including negligence), warranty, breach of
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
contract or any other legal theory.
                                                                                                           the quality and reliability of the device.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 Terms and conditions of commercial sale ‚Äî NXP Semiconductors
customer for the products described herein shall be limited in accordance                                  products are sold subject to the general terms and conditions of commercial
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    sale, as published at http://www.nxp.com/profile/terms, unless otherwise
                                                                                                           agreed in a valid written individual agreement. In case an individual
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      agreement is concluded only the terms and conditions of the respective
changes to information published in this document, including without                                       agreement shall apply. NXP Semiconductors hereby expressly objects to
limitation specifications and product descriptions, at any time and without                                applying the customer‚Äôs general terms and conditions with regard to the
notice. This document supersedes and replaces all information supplied prior                               purchase of NXP Semiconductors products by customer.
to the publication hereof.
TJA1083G                                                           All information provided in this document is subject to legal disclaimers.                    ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                               Rev. 1 ‚Äî 18 January 2018                                                                                39 of 41


NXP Semiconductors                                                                                                                                 TJA1083G
                                                                                                                                           FlexRay node transceiver
No offer to sell or license ‚Äî Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
                                                                                                  19.4 Licenses
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.                                                  NXP ICs with FlexRay functionality
Export control ‚Äî This document as well as the item(s) described herein                             This NXP product contains functionality that is compliant with the FlexRay
may be subject to export control regulations. Export might require a prior                         specifications.
authorization from competent authorities.                                                          These specifications and the material contained in them, as released by the
Translations ‚Äî A non-English (translated) version of a document is for                             FlexRay Consortium, are for the purpose of information only. The FlexRay
reference only. The English version shall prevail in case of any discrepancy                       Consortium and the companies that have contributed to the specifications
between the translated and English versions.                                                       shall not be liable for any use of the specifications.
                                                                                                   The material contained in these specifications is protected by copyright and
                                                                                                   other types of Intellectual Property Rights. The commercial exploitation of
                                                                                                   the material contained in the specifications requires a license to such
                                                                                                   Intellectual Property Rights.
                                                                                                   These specifications may be utilized or reproduced without any
                                                                                                   modification, in any form or by any means, for informational purposes only.
                                                                                                   For any other purpose, no part of the specifications may be utilized or
                                                                                                   reproduced, in any form or by any means, without permission in writing from
                                                                                                   the publisher.
                                                                                                   The FlexRay specifications have been developed for automotive
                                                                                                   applications only. They have neither been developed nor tested for
                                                                                                   non-automotive applications.
                                                                                                   The word FlexRay and the FlexRay logo are registered trademarks.
                                                                                                  19.5 Trademarks
                                                                                                  Notice: All referenced brands, product names, service names and trademarks
                                                                                                  are the property of their respective owners.
20. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
TJA1083G                                                  All information provided in this document is subject to legal disclaimers.                    ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                      Rev. 1 ‚Äî 18 January 2018                                                                                40 of 41


NXP Semiconductors                                                                                                                     TJA1083G
                                                                                                                               FlexRay node transceiver
21. Contents
1       General description . . . . . . . . . . . . . . . . . . . . . . 1         14.3             Wave soldering . . . . . . . . . . . . . . . . . . . . . . . 31
2       Features and benefits . . . . . . . . . . . . . . . . . . . . 1           14.4             Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 32
2.1       Optimized for time triggered communication                              15            Appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
          systems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1   15.1             Differences between TJA1083 and TJA1083G 33
2.2       Low-power management . . . . . . . . . . . . . . . . . 1                15.2             Implementation of EPL 3.0.1 requirements in the
2.3       Diagnosis and robustness . . . . . . . . . . . . . . . . 2                               TJA1083G . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
2.4       Functional classes according to FlexRay                                 16            Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 37
          Electrical Physical Layer specification V3.0.1. . 2                     17            References. . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3       Ordering information . . . . . . . . . . . . . . . . . . . . . 2          18            Revision history . . . . . . . . . . . . . . . . . . . . . . . 38
4       Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3       19            Legal information . . . . . . . . . . . . . . . . . . . . . . 39
5       Pinning information . . . . . . . . . . . . . . . . . . . . . . 4         19.1             Data sheet status . . . . . . . . . . . . . . . . . . . . . . 39
5.1       Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 19.2             Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
5.2       Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4     19.3             Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 39
6       Functional description . . . . . . . . . . . . . . . . . . . 4            19.4             Licenses. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
6.1       Power modes . . . . . . . . . . . . . . . . . . . . . . . . . . 4       19.5             Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . 40
6.1.1     Normal mode . . . . . . . . . . . . . . . . . . . . . . . . . . 5       20            Contact information . . . . . . . . . . . . . . . . . . . . 40
6.1.1.1   Bus activity and idle detection . . . . . . . . . . . . . 7             21            Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
6.1.2     Standby mode. . . . . . . . . . . . . . . . . . . . . . . . . . 7
6.1.3     Power-off mode . . . . . . . . . . . . . . . . . . . . . . . . 7
6.1.4     State transitions . . . . . . . . . . . . . . . . . . . . . . . . 7
6.2       Power-up and power-down behavior . . . . . . . . 9
6.2.1     Power-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
6.2.2     Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . 10
6.3       Remote wake-up . . . . . . . . . . . . . . . . . . . . . . 11
6.3.1     Bus wake-up via wake-up pattern. . . . . . . . . . 11
6.3.2     Bus wake-up via dedicated FlexRay data frame .
          11
6.4       Bus error detection . . . . . . . . . . . . . . . . . . . . . 12
6.5       Fail silent behavior . . . . . . . . . . . . . . . . . . . . . 12
6.6       TJA1083G flags . . . . . . . . . . . . . . . . . . . . . . . 12
6.7       TJA1083G status register . . . . . . . . . . . . . . . . 13
6.8       Error signaling . . . . . . . . . . . . . . . . . . . . . . . . 14
6.8.1     SPI mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
6.8.2     Simple error indication mode . . . . . . . . . . . . . 15
6.9       SPI interface . . . . . . . . . . . . . . . . . . . . . . . . . . 15
7       Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 16
8       Thermal characteristics . . . . . . . . . . . . . . . . . 17
9       Static characteristics. . . . . . . . . . . . . . . . . . . . 18
10      Dynamic characteristics . . . . . . . . . . . . . . . . . 23
11      Application information. . . . . . . . . . . . . . . . . . 28
12      Test information . . . . . . . . . . . . . . . . . . . . . . . . 29
13      Package outline . . . . . . . . . . . . . . . . . . . . . . . . 30
14      Soldering of SMD packages . . . . . . . . . . . . . . 31
14.1      Introduction to soldering . . . . . . . . . . . . . . . . . 31
14.2      Wave and reflow soldering . . . . . . . . . . . . . . . 31
                                                                                  Please be aware that important notices concerning this document and the product(s)
                                                                                  described herein, have been included in section ‚ÄòLegal information‚Äô.
                                                                                  ¬© NXP B.V. 2018.                                                All rights reserved.
                                                                                  For more information, please visit: http://www.nxp.com
                                                                                  For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                         Date of release: 18 January 2018
                                                                                                                                           Document identifier: TJA1083G


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 TJA1083GTT/0Z
