

================================================================
== Vivado HLS Report for 'GetValue'
================================================================
* Date:           Thu Jun 14 08:46:20 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.25|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%pos_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %pos_r)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = zext i8 %pos_read to i64" [/home/sergiu/git/lic/hls/workspace/conv/headers/buffer.h:65]
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%buffer_array_V_addr = getelementptr [100 x i24]* %buffer_100_array_V, i64 0, i64 %tmp" [/home/sergiu/git/lic/hls/workspace/conv/headers/buffer.h:65]
ST_1 : Operation 6 [2/2] (3.25ns)   --->   "%buffer_array_V_load = load i24* %buffer_array_V_addr, align 4" [/home/sergiu/git/lic/hls/workspace/conv/headers/buffer.h:65]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 100> <RAM>

 <State 2> : 3.25ns
ST_2 : Operation 7 [1/2] (3.25ns)   --->   "%buffer_array_V_load = load i24* %buffer_array_V_addr, align 4" [/home/sergiu/git/lic/hls/workspace/conv/headers/buffer.h:65]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 100> <RAM>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "ret i24 %buffer_array_V_load" [/home/sergiu/git/lic/hls/workspace/conv/headers/buffer.h:65]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_100_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pos_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pos_read            (read         ) [ 000]
tmp                 (zext         ) [ 000]
buffer_array_V_addr (getelementptr) [ 011]
buffer_array_V_load (load         ) [ 000]
StgValue_8          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_100_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_100_array_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pos_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="pos_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="8" slack="0"/>
<pin id="10" dir="0" index="1" bw="8" slack="0"/>
<pin id="11" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="buffer_array_V_addr_gep_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="24" slack="0"/>
<pin id="16" dir="0" index="1" bw="1" slack="0"/>
<pin id="17" dir="0" index="2" bw="8" slack="0"/>
<pin id="18" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_array_V_addr/1 "/>
</bind>
</comp>

<comp id="21" class="1004" name="grp_access_fu_21">
<pin_list>
<pin id="22" dir="0" index="0" bw="7" slack="0"/>
<pin id="23" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="24" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_array_V_load/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="tmp_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="31" class="1005" name="buffer_array_V_addr_reg_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="7" slack="1"/>
<pin id="33" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffer_array_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="20"><net_src comp="6" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="25"><net_src comp="14" pin="3"/><net_sink comp="21" pin=0"/></net>

<net id="29"><net_src comp="8" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="30"><net_src comp="26" pin="1"/><net_sink comp="14" pin=2"/></net>

<net id="34"><net_src comp="14" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="35"><net_src comp="31" pin="1"/><net_sink comp="21" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: GetValue : buffer_100_array_V | {1 2 }
	Port: GetValue : pos_r | {1 }
  - Chain level:
	State 1
		buffer_array_V_addr : 1
		buffer_array_V_load : 2
	State 2
		StgValue_8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|
| Operation|   Functional Unit  |
|----------|--------------------|
|   read   | pos_read_read_fu_8 |
|----------|--------------------|
|   zext   |      tmp_fu_26     |
|----------|--------------------|
|   Total  |                    |
|----------|--------------------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|buffer_array_V_addr_reg_31|    7   |
+--------------------------+--------+
|           Total          |    7   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_21 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |    7   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    7   |    9   |
+-----------+--------+--------+--------+
