<!DOCTYPE html>
<html wicket:id="html" xmlns:wicket="http://wicket.apache.org">
<head>
    <meta charset="utf-8"/>
    <title>HomePage - Archimulator</title>
</head>
<body>
<wicket:extend>
    <div class="jumbotron masthead">
        <div class="container">
            <h1>Archimulator</h1>

            <p>Easy-to-use, feature-rich, and extensible CMP architectural simulator powered by Java on 32/64 bit Linux/Unix.</p>

            <p class="download-info">
                <a href="https://github.com/mcai/Archimulator/zipball/master" name="download"
                   class="btn btn-primary btn-large">Download Archimulator
                </a>
            </p>

            <ul class="masthead-links">
                <li><a href="https://github.com/mcai/Archimulator" target="_blank">Github project</a></li>
                <li><a href="#">Try Online</a></li>
                <li wicket:id="label_version">Version</li>
            </ul>
        </div>
    </div>

    <div class="bs-docs-social">
        <div class="container">
            <ul class="bs-docs-social-buttons">
                <li><a href="#">Like It on Facebook</a></li>
                <li><a href="#">Like It on Twitter</a></li>
                <li><a href="#">Like It on LinkedIn</a></li>
                <li><a href="#">Like It on Weibo</a></li>
            </ul>
        </div>
    </div>

    <div class="marketing">
        <h1>Reasons to love Archimulator</h1>

        <div class="row-fluid">
            <div class="span4">
                <h2>Functional simulation.</h2>
                <ul>
                    <li>Program loading for statically-linked MIPS32 ELF executables, either Little Endian or Big
                        Endian;
                    </li>
                    <li>Functional execution of common integer and floating-point instructions of MIPS32 ISA;</li>
                    <li>Emulation of common POSIX system calls;</li>
                    <li>Execution of Pthreads based multithreaded programs.</li>
                </ul>
            </div>

            <div class="span4">
                <h2>Performance simulation.</h2>
                <ul>
                    <li>Separate pipeline structures such as the reorder buffer, separate integer and floating point
                        physical register files;
                    </li>
                    <li>Explicit register renaming based on the merged architectural and rename register file model;
                    </li>
                    <li>Single-threaded superscalar out-of-order execution, multithreaded SMT and CMP execution model;
                    </li>
                    <li>Multi-level inclusive cache hierarchy with the directory-based MESI coherence protocol;</li>
                    <li>Simple cycle-accurate DRAM controller model;</li>
                    <li>Various kinds of static and dynamic branch predictors, checkpointing-based pipeline recovery on
                        branch misprediction.
                    </li>
                </ul>
            </div>

            <div class="span4">
                <h2>Simulation Infrastructure.</h2>
                <ul>
                    <li>Support measurement of instructions, pipeline structures and the cache hierarchy;</li>
                    <li>Support generation of instruction traces;</li>
                    <li>Support both execution-driven and trace-driven memory subsystem simulation;</li>
                    <li>Support complex simulation strategies: cycle count based, instruction count based, and hotspot
                        oriented simulation;
                    </li>
                    <li>Support seamless switching between functional simulation and performance simulation mode;</li>
                    <li>Support software based helper threading on CMPs</li>
                </ul>
            </div>
        </div>
    </div>

</wicket:extend>
</body>
</html>
