
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 5.62

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.51 source latency wr_ptr[2]$_DFFE_PN0P_/CLK ^
  -0.50 target latency mem[8][6]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.01    1.21 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.26    0.25    1.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.26    0.00    1.46 ^ wr_ptr[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.46   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.06    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.94    0.35    0.29    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02    0.33 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.08    0.07    0.17    0.50 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.51 ^ wr_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.51   clock reconvergence pessimism
                          0.26    0.76   library removal time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: wr_data[7] (input port clocked by core_clock)
Endpoint: mem[6][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v wr_data[7] (in)
                                         wr_data[7] (net)
                  0.00    0.00    0.20 v input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.14    0.13    0.15    0.35 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.14    0.02    0.37 v _467_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.58 v _467_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _106_ (net)
                  0.07    0.00    0.58 v mem[6][7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.06    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.94    0.35    0.29    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.01    0.33 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.06    0.17    0.50 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.06    0.00    0.50 ^ mem[6][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.50   clock reconvergence pessimism
                          0.08    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.01    1.21 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.26    0.25    1.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.26    0.01    1.46 ^ rd_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.46   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.06    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.94    0.35    0.29   10.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02   10.33 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.07    0.17   10.50 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.50 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.50   clock reconvergence pessimism
                          0.08   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  9.12   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.06    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.94    0.35    0.29    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02    0.33 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.07    0.17    0.50 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.50 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.22    0.43    0.74    1.25 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[1] (net)
                  0.43    0.01    1.26 ^ _322_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.21    0.26    0.22    1.47 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _273_ (net)
                  0.26    0.00    1.48 v _588_/A (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     3    0.17    0.35    0.94    2.42 ^ _588_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net15 (net)
                  0.35    0.00    2.42 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.19    0.16    2.58 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _155_ (net)
                  0.19    0.00    2.59 v _314_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.05    0.15    0.28    2.86 v _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _156_ (net)
                  0.15    0.00    2.86 v _315_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.04    0.40    0.18    3.05 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _157_ (net)
                  0.40    0.00    3.05 ^ _316_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.31    0.28    3.32 ^ _316_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _158_ (net)
                  0.31    0.00    3.33 ^ _317_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.10    0.17    0.12    3.45 v _317_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net20 (net)
                  0.17    0.01    3.46 v output19/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    4.18 v output19/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    4.18 v full (out)
                                  4.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.18   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.01    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.01    1.21 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net30 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.26    0.25    1.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.26    0.01    1.46 ^ rd_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.46   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.18    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.06    0.03   10.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.94    0.35    0.29   10.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02   10.33 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.07    0.17   10.50 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.50 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.50   clock reconvergence pessimism
                          0.08   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  9.12   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.06    0.03    0.03 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.94    0.35    0.29    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.35    0.02    0.33 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.07    0.17    0.50 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.50 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.22    0.43    0.74    1.25 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[1] (net)
                  0.43    0.01    1.26 ^ _322_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.21    0.26    0.22    1.47 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _273_ (net)
                  0.26    0.00    1.48 v _588_/A (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     3    0.17    0.35    0.94    2.42 ^ _588_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net15 (net)
                  0.35    0.00    2.42 ^ _313_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.19    0.16    2.58 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _155_ (net)
                  0.19    0.00    2.59 v _314_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.05    0.15    0.28    2.86 v _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _156_ (net)
                  0.15    0.00    2.86 v _315_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.04    0.40    0.18    3.05 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _157_ (net)
                  0.40    0.00    3.05 ^ _316_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.31    0.28    3.32 ^ _316_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _158_ (net)
                  0.31    0.00    3.33 ^ _317_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     1    0.10    0.17    0.12    3.45 v _317_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         net20 (net)
                  0.17    0.01    3.46 v output19/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.72    4.18 v output19/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         full (net)
                  0.14    0.00    4.18 v full (out)
                                  4.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.18   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.25048565864563

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8037

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.35181865096092224

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.3765999972820282

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9342

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 5

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.50 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.50 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.74    1.25 ^ rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.23    1.47 v _322_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.95    2.42 ^ _588_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.16    2.58 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    2.86 v _314_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.18    3.05 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
   0.20    3.25 ^ _369_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    3.51 ^ _400_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.20    3.72 ^ _401_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.26    3.97 v _518_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    3.97 v wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.97   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.32   10.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   10.50 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.50 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.50   clock reconvergence pessimism
  -0.11   10.39   library setup time
          10.39   data required time
---------------------------------------------------------
          10.39   data required time
          -3.97   data arrival time
---------------------------------------------------------
           6.42   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[6][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.50 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.50 ^ mem[6][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.35    0.86 ^ mem[6][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    1.01 ^ _461_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.01 ^ mem[6][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.01   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.32    0.32 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.50 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.50 ^ mem[6][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.50   clock reconvergence pessimism
   0.02    0.52   library hold time
           0.52   data required time
---------------------------------------------------------
           0.52   data required time
          -1.01   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5039

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5062

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.1834

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
5.6166

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
134.259215

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.43e-02   4.17e-03   8.14e-08   2.85e-02  24.8%
Combinational          4.23e-02   1.95e-02   1.04e-07   6.18e-02  53.9%
Clock                  1.77e-02   6.74e-03   2.40e-06   2.44e-02  21.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.43e-02   3.04e-02   2.59e-06   1.15e-01 100.0%
                          73.5%      26.5%       0.0%
