
Loading design for application trce from file alu_fetch_implalufetch.ncd.
Design name: alu_fetch
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Tue Apr 09 22:26:20 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            890 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i24  (to clk +)
                   FF                        count1_440__i23

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_10 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C20A.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C20A.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i22  (to clk +)
                   FF                        count1_440__i21

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_11 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C19D.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C19D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i20  (to clk +)
                   FF                        count1_440__i19

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_12 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C19C.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C19C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i18  (to clk +)
                   FF                        count1_440__i17

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_13 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C19B.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C19B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i16  (to clk +)
                   FF                        count1_440__i15

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_14 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C19A.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C19A.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i14  (to clk +)
                   FF                        count1_440__i13

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_15 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C18D.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i12  (to clk +)
                   FF                        count1_440__i11

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_16 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C18C.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i10  (to clk +)
                   FF                        count1_440__i9

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_17 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C18B.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i8  (to clk +)
                   FF                        count1_440__i7

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_18 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C18A.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18A.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 27.539ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i10  (from clk +)
   Destination:    FF         Data in        count1_440__i6  (to clk +)
                   FF                        count1_440__i5

   Delay:               9.807ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.807ns physical path delay SLICE_17 to SLICE_19 meets
     37.594ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 37.346ns) by 27.539ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18B.CLK to     R22C18B.Q1 SLICE_17 (from clk)
ROUTE         2     0.911     R22C18B.Q1 to     R22C20B.B0 count1_10
CTOF_DEL    ---     0.452     R22C20B.B0 to     R22C20B.F0 SLICE_87
ROUTE         1     0.610     R22C20B.F0 to     R22C20C.B1 n3321
CTOF_DEL    ---     0.452     R22C20C.B1 to     R22C20C.F1 SLICE_109
ROUTE         1     0.384     R22C20C.F1 to     R22C20C.C0 n4
CTOF_DEL    ---     0.452     R22C20C.C0 to     R22C20C.F0 SLICE_109
ROUTE         1     0.610     R22C20C.F0 to     R22C20D.B0 n5
CTOF_DEL    ---     0.452     R22C20D.B0 to     R22C20D.F0 SLICE_108
ROUTE         1     0.656     R22C20D.F0 to     R21C20B.C1 n3319
CTOF_DEL    ---     0.452     R21C20B.C1 to     R21C20B.F1 SLICE_106
ROUTE         2     0.392     R21C20B.F1 to     R21C20B.C0 n3272
CTOF_DEL    ---     0.452     R21C20B.C0 to     R21C20B.F0 SLICE_106
ROUTE        13     3.123     R21C20B.F0 to    R22C17D.LSR n2908 (to clk)
                  --------
                    9.807   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C18B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     3.729        OSC.OSC to    R22C17D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   99.453MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |   26.600 MHz|   99.453 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: led_c   Source: SLICE_82.Q0   Loads: 43
   No transfer within this clock domain is found

Clock Domain: clk_0   Source: SLICE_69.Q0   Loads: 26
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 25
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 890 paths, 1 nets, and 763 connections (76.30% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Tue Apr 09 22:26:20 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o alu_fetch_implAluFetch.twr -gui -msgset C:/Users/Cassandra/Desktop/Arqui2/promote.xml alu_fetch_implAluFetch.ncd alu_fetch_implAluFetch.prf 
Design file:     alu_fetch_implalufetch.ncd
Preference file: alu_fetch_implalufetch.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 26.600000 MHz ;
            890 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_438__i0  (from clk +)
   Destination:    FF         Data in        count_438__i0  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15A.CLK to     R21C15A.Q1 SLICE_0 (from clk)
ROUTE         1     0.130     R21C15A.Q1 to     R21C15A.A1 n18
CTOF_DEL    ---     0.101     R21C15A.A1 to     R21C15A.F1 SLICE_0
ROUTE         1     0.000     R21C15A.F1 to    R21C15A.DI1 n95 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C15A.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C15A.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i7  (from clk +)
   Destination:    FF         Data in        count1_440__i7  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_18 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18A.CLK to     R22C18A.Q0 SLICE_18 (from clk)
ROUTE         1     0.130     R22C18A.Q0 to     R22C18A.A0 n18_adj_621
CTOF_DEL    ---     0.101     R22C18A.A0 to     R22C18A.F0 SLICE_18
ROUTE         1     0.000     R22C18A.F0 to    R22C18A.DI0 n123 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C18A.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C18A.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i6  (from clk +)
   Destination:    FF         Data in        count1_440__i6  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_19 to SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17D.CLK to     R22C17D.Q1 SLICE_19 (from clk)
ROUTE         1     0.130     R22C17D.Q1 to     R22C17D.A1 n19
CTOF_DEL    ---     0.101     R22C17D.A1 to     R22C17D.F1 SLICE_19
ROUTE         1     0.000     R22C17D.F1 to    R22C17D.DI1 n124 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17D.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17D.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i5  (from clk +)
   Destination:    FF         Data in        count1_440__i5  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_19 to SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17D.CLK to     R22C17D.Q0 SLICE_19 (from clk)
ROUTE         1     0.130     R22C17D.Q0 to     R22C17D.A0 n20
CTOF_DEL    ---     0.101     R22C17D.A0 to     R22C17D.F0 SLICE_19
ROUTE         1     0.000     R22C17D.F0 to    R22C17D.DI0 n125 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17D.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17D.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i4  (from clk +)
   Destination:    FF         Data in        count1_440__i4  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17C.CLK to     R22C17C.Q1 SLICE_20 (from clk)
ROUTE         1     0.130     R22C17C.Q1 to     R22C17C.A1 n21
CTOF_DEL    ---     0.101     R22C17C.A1 to     R22C17C.F1 SLICE_20
ROUTE         1     0.000     R22C17C.F1 to    R22C17C.DI1 n126 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i3  (from clk +)
   Destination:    FF         Data in        count1_440__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17C.CLK to     R22C17C.Q0 SLICE_20 (from clk)
ROUTE         1     0.130     R22C17C.Q0 to     R22C17C.A0 n22
CTOF_DEL    ---     0.101     R22C17C.A0 to     R22C17C.F0 SLICE_20
ROUTE         1     0.000     R22C17C.F0 to    R22C17C.DI0 n127 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i2  (from clk +)
   Destination:    FF         Data in        count1_440__i2  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_21 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17B.CLK to     R22C17B.Q1 SLICE_21 (from clk)
ROUTE         1     0.130     R22C17B.Q1 to     R22C17B.A1 n23
CTOF_DEL    ---     0.101     R22C17B.A1 to     R22C17B.F1 SLICE_21
ROUTE         1     0.000     R22C17B.F1 to    R22C17B.DI1 n128 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i1  (from clk +)
   Destination:    FF         Data in        count1_440__i1  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_21 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17B.CLK to     R22C17B.Q0 SLICE_21 (from clk)
ROUTE         1     0.130     R22C17B.Q0 to     R22C17B.A0 n24
CTOF_DEL    ---     0.101     R22C17B.A0 to     R22C17B.F0 SLICE_21
ROUTE         1     0.000     R22C17B.F0 to    R22C17B.DI0 n129 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count1_440__i0  (from clk +)
   Destination:    FF         Data in        count1_440__i0  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_22 to SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C17A.CLK to     R22C17A.Q1 SLICE_22 (from clk)
ROUTE         1     0.130     R22C17A.Q1 to     R22C17A.A1 n25
CTOF_DEL    ---     0.101     R22C17A.A1 to     R22C17A.F1 SLICE_22
ROUTE         1     0.000     R22C17A.F1 to    R22C17A.DI1 n130 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17A.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R22C17A.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_438__i3  (from clk +)
   Destination:    FF         Data in        count_438__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_8 to SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15C.CLK to     R21C15C.Q0 SLICE_8 (from clk)
ROUTE         1     0.130     R21C15C.Q0 to     R21C15C.A0 n15
CTOF_DEL    ---     0.101     R21C15C.A0 to     R21C15C.F0 SLICE_8
ROUTE         1     0.000     R21C15C.F0 to    R21C15C.DI0 n92 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C15C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     1.425        OSC.OSC to    R21C15C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 26.600000 MHz ;     |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: led_c   Source: SLICE_82.Q0   Loads: 43
   No transfer within this clock domain is found

Clock Domain: clk_0   Source: SLICE_69.Q0   Loads: 26
   No transfer within this clock domain is found

Clock Domain: clk   Source: OSCinst0.OSC   Loads: 25
   Covered under: FREQUENCY NET "clk" 26.600000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 890 paths, 1 nets, and 763 connections (76.30% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

