{
  "questions": [
    {
      "question": "What is the primary advantage of using CMOS technology for digital integrated circuits compared to older technologies like NMOS or PMOS?",
      "options": [
        "It offers extremely low static power dissipation.",
        "It allows for significantly higher operating voltages.",
        "It requires fewer transistors to implement basic logic gates.",
        "It has a much smaller die area per transistor.",
        "It is inherently immune to soft errors."
      ],
      "correct": 0
    },
    {
      "question": "In a multi-level cache hierarchy (e.g., L1, L2, L3), what is the primary motivation for including multiple levels of cache?",
      "options": [
        "To reduce the total amount of physical memory required by the system.",
        "To simplify the memory addressing scheme for the CPU.",
        "To balance the trade-off between speed, capacity, and cost, providing fast access to frequently used data while still having a large overall capacity.",
        "To provide a dedicated cache for each individual CPU core, independent of others.",
        "To eliminate the need for virtual memory translation."
      ],
      "correct": 2
    },
    {
      "question": "During the physical design phase of an integrated circuit, after logic synthesis, what is the primary goal of the \"placement\" step?",
      "options": [
        "To translate the RTL design into gate-level netlist.",
        "To connect all the standard cells and IP blocks with interconnect wires.",
        "To verify that the generated layout adheres to all manufacturing design rules.",
        "To determine the optimal physical locations for all standard cells and IP blocks on the silicon die, minimizing wire length and meeting timing constraints.",
        "To simulate the circuit's behavior under various test conditions."
      ],
      "correct": 3
    },
    {
      "question": "Which memory technology is best suited for storing firmware (e.g., BIOS, bootloader) in a computer system, offering non-volatility, read-only operation during normal execution, and programmability (often via electrical means) for updates?",
      "options": [
        "Dynamic Random-Access Memory (DRAM)",
        "Static Random-Access Memory (SRAM)",
        "Flash Memory",
        "Magnetic Random-Access Memory (MRAM)",
        "Phase-Change Memory (PCM)"
      ],
      "correct": 2
    },
    {
      "question": "In modern System-on-Chip (SoC) designs, what is the primary role of an \"on-chip interconnect network\" (e.g., Network-on-Chip - NoC, or a bus fabric like AXI)?",
      "options": [
        "To generate and distribute clock signals across different functional blocks.",
        "To provide a robust and efficient communication infrastructure between various IP blocks, processors, and memory controllers on the chip.",
        "To convert analog signals to digital signals for processing.",
        "To verify the functional correctness of the entire SoC design before fabrication.",
        "To reduce the overall power consumption by selectively shutting down inactive blocks."
      ],
      "correct": 1
    }
  ]
}