

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Jan 22 12:02:57 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline_5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    24.136|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10818|  10818|  10818|  10818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  10816|  10816|         3|          2|          1|  5408|    yes   |
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    759|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    216|    -|
|Register         |        -|      -|     145|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     277|   1453|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |max_pool_1_mac_mucud_U3  |max_pool_1_mac_mucud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_562_p2      |     *    |      0|  0|  17|           5|           5|
    |mul_ln28_fu_433_p2        |     *    |      0|  0|  17|           5|           5|
    |add_ln10_fu_299_p2        |     +    |      0|  0|  17|          13|           1|
    |add_ln13_fu_553_p2        |     +    |      0|  0|  15|           1|           8|
    |add_ln28_1_fu_568_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_2_fu_523_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_3_fu_541_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln28_4_fu_665_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_5_fu_682_p2      |     +    |      0|  0|  21|          15|          15|
    |add_ln28_fu_465_p2        |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_1000_p2     |     +    |      0|  0|  19|          14|          14|
    |c_fu_785_p2               |     +    |      0|  0|  13|           1|           4|
    |f_fu_305_p2               |     +    |      0|  0|  15|           1|           6|
    |r_fu_385_p2               |     +    |      0|  0|  13|           1|           4|
    |and_ln28_1_fu_765_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_771_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_873_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_879_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_965_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_971_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_379_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_650_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_293_p2       |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln13_fu_311_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_373_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln28_10_fu_929_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_935_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_947_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_953_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_638_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_729_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_735_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_747_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_753_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_837_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_843_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_855_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_861_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_632_p2       |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_391_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln25_1_fu_439_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln25_fu_287_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_513_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_741_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_759_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_849_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_867_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_941_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_959_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_483_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln28_8_fu_585_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln28_fu_644_p2         |    or    |      0|  0|   2|           1|           1|
    |grp_fu_263_p3             |  select  |      0|  0|  32|           1|          32|
    |grp_fu_271_p3             |  select  |      0|  0|  32|           1|          32|
    |max_pool_1_out_d0         |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_413_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_421_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln13_3_fu_445_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln13_4_fu_790_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_397_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln28_10_fu_351_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_11_fu_359_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_1_fu_777_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_885_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_8_fu_317_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln28_9_fu_325_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln28_fu_656_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_367_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 759|         411|         404|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_247_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_214_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten23_phi_fu_203_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_225_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_236_p4               |   9|          2|    4|          8|
    |c_0_reg_243                                |   9|          2|    4|          8|
    |conv_1_out_0_address0                      |  15|          3|   14|         42|
    |conv_1_out_0_address1                      |  15|          3|   14|         42|
    |conv_1_out_1_address0                      |  15|          3|   14|         42|
    |conv_1_out_1_address1                      |  15|          3|   14|         42|
    |f_0_reg_210                                |   9|          2|    6|         12|
    |grp_fu_254_p1                              |  15|          3|   32|         96|
    |grp_fu_259_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_199                   |   9|          2|   13|         26|
    |indvar_flatten_reg_221                     |   9|          2|    8|         16|
    |r_0_reg_232                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 216|         45|  192|        507|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln10_reg_1024            |  13|   0|   13|          0|
    |add_ln13_reg_1103            |   8|   0|    8|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c_0_reg_243                  |   4|   0|    4|          0|
    |c_reg_1135                   |   4|   0|    4|          0|
    |f_0_reg_210                  |   6|   0|    6|          0|
    |icmp_ln10_reg_1020           |   1|   0|    1|          0|
    |icmp_ln13_reg_1029           |   1|   0|    1|          0|
    |indvar_flatten23_reg_199     |  13|   0|   13|          0|
    |indvar_flatten_reg_221       |   8|   0|    8|          0|
    |r_0_reg_232                  |   4|   0|    4|          0|
    |select_ln13_1_reg_1062       |   4|   0|    4|          0|
    |select_ln13_3_reg_1068       |   4|   0|    5|          1|
    |select_ln13_4_reg_1140       |   8|   0|    8|          0|
    |select_ln13_reg_1056         |   4|   0|    4|          0|
    |select_ln28_1_reg_1128       |  32|   0|   32|          0|
    |select_ln28_9_reg_1034       |   6|   0|    6|          0|
    |trunc_ln28_reg_1040          |   1|   0|    1|          0|
    |zext_ln28_1_reg_1051         |   5|   0|   15|         10|
    |zext_ln28_3_mid2_v_reg_1046  |   5|   0|    5|          0|
    |zext_ln28_4_reg_1073         |   4|   0|   10|          6|
    |zext_ln28_7_reg_1088         |   4|   0|   10|          6|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 145|   0|  168|         23|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_0_address0    | out |   14|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_address1    | out |   14|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce1         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q1          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |   14|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_address1    | out |   14|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce1         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q1          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10816 x float]* %conv_1_out_1), !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10816 x float]* %conv_1_out_0), !map !14"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out), !map !20"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 16.1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i13 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [pool/pooling.cpp:10]   --->   Operation 11 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_9, %Col_Loop ]" [pool/pooling.cpp:28]   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_4, %Col_Loop ]" [pool/pooling.cpp:13]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_1, %Col_Loop ]" [pool/pooling.cpp:13]   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [pool/pooling.cpp:25]   --->   Operation 17 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.09ns)   --->   "%icmp_ln10 = icmp eq i13 %indvar_flatten23, -2784" [pool/pooling.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.67ns)   --->   "%add_ln10 = add i13 %indvar_flatten23, 1" [pool/pooling.cpp:10]   --->   Operation 19 'add' 'add_ln10' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [pool/pooling.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%f = add i6 1, %f_0" [pool/pooling.cpp:10]   --->   Operation 21 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [pool/pooling.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln28_8 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 23 'select' 'select_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "%select_ln28_9 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 24 'select' 'select_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln28_9 to i1" [pool/pooling.cpp:28]   --->   Operation 25 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln28_3_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln28_9, i32 1, i32 5)" [pool/pooling.cpp:28]   --->   Operation 26 'partselect' 'zext_ln28_3_mid2_v' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %zext_ln28_3_mid2_v to i15" [pool/pooling.cpp:28]   --->   Operation 27 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%select_ln28_10 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [pool/pooling.cpp:28]   --->   Operation 28 'select' 'select_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln28_11 = select i1 %icmp_ln13, i5 1, i5 %or_ln25" [pool/pooling.cpp:28]   --->   Operation 29 'select' 'select_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_7)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pool/pooling.cpp:28]   --->   Operation 30 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 31 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_7 = and i1 %icmp_ln16, %xor_ln28" [pool/pooling.cpp:28]   --->   Operation 32 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_8" [pool/pooling.cpp:13]   --->   Operation 33 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln28_7, %icmp_ln13" [pool/pooling.cpp:13]   --->   Operation 34 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [pool/pooling.cpp:13]   --->   Operation 35 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln25_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [pool/pooling.cpp:25]   --->   Operation 36 'bitconcatenate' 'shl_ln25_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.02ns)   --->   "%select_ln13_1 = select i1 %and_ln28_7, i4 %r, i4 %select_ln28_8" [pool/pooling.cpp:13]   --->   Operation 37 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_2 = select i1 %and_ln28_7, i5 %shl_ln25_mid1, i5 %select_ln28_10" [pool/pooling.cpp:13]   --->   Operation 38 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %select_ln13_2 to i10" [pool/pooling.cpp:28]   --->   Operation 39 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 26, %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 40 'mul' 'mul_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%or_ln25_1 = or i5 %shl_ln25_mid1, 1" [pool/pooling.cpp:25]   --->   Operation 41 'or' 'or_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %and_ln28_7, i5 %or_ln25_1, i5 %select_ln28_11" [pool/pooling.cpp:13]   --->   Operation 42 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13, i1 false)" [pool/pooling.cpp:26]   --->   Operation 43 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i5 %shl_ln1 to i10" [pool/pooling.cpp:28]   --->   Operation 44 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %mul_ln28, %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 45 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i10 %add_ln28 to i1" [pool/pooling.cpp:28]   --->   Operation 46 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln28_1, i4 0)" [pool/pooling.cpp:28]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%or_ln28_7 = or i5 %tmp_1, %zext_ln28_3_mid2_v" [pool/pooling.cpp:28]   --->   Operation 48 'or' 'or_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28, i32 1, i32 9)" [pool/pooling.cpp:28]   --->   Operation 49 'partselect' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp, i5 %or_ln28_7)" [pool/pooling.cpp:28]   --->   Operation 50 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i14 %tmp_13 to i64" [pool/pooling.cpp:28]   --->   Operation 51 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 52 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 53 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 54 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 55 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln1, 1" [pool/pooling.cpp:26]   --->   Operation 56 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i5 %or_ln26 to i10" [pool/pooling.cpp:28]   --->   Operation 57 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln28_2 = add i10 %mul_ln28, %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 58 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_17 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %add_ln28_2, i4 0)" [pool/pooling.cpp:28]   --->   Operation 59 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i14 %tmp_17 to i15" [pool/pooling.cpp:28]   --->   Operation 60 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.81ns)   --->   "%add_ln28_3 = add i15 %zext_ln28_8, %zext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 61 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i15 %add_ln28_3 to i64" [pool/pooling.cpp:28]   --->   Operation 62 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 63 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 64 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 65 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 66 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %indvar_flatten" [pool/pooling.cpp:13]   --->   Operation 67 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 20.1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %select_ln13_3 to i10" [pool/pooling.cpp:28]   --->   Operation 68 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.78ns)   --->   "%mul_ln28_1 = mul i10 26, %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 69 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i10 %mul_ln28_1, %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 70 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i10 %add_ln28_1 to i1" [pool/pooling.cpp:28]   --->   Operation 71 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln28_2, i4 0)" [pool/pooling.cpp:28]   --->   Operation 72 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.78ns)   --->   "%or_ln28_8 = or i5 %tmp_14, %zext_ln28_3_mid2_v" [pool/pooling.cpp:28]   --->   Operation 73 'or' 'or_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_15 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28_1, i32 1, i32 9)" [pool/pooling.cpp:28]   --->   Operation 74 'partselect' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_15, i5 %or_ln28_8)" [pool/pooling.cpp:28]   --->   Operation 75 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i14 %tmp_16 to i64" [pool/pooling.cpp:28]   --->   Operation 76 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_2 = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 77 'getelementptr' 'conv_1_out_0_addr_2' <Predicate = (!icmp_ln10 & !trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_2 = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 78 'getelementptr' 'conv_1_out_1_addr_2' <Predicate = (!icmp_ln10 & trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 79 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 80 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln28_4 = select i1 %trunc_ln28, float %conv_1_out_1_load, float %conv_1_out_0_load" [pool/pooling.cpp:28]   --->   Operation 81 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %select_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 82 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 83 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 84 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_3, -1" [pool/pooling.cpp:28]   --->   Operation 85 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 86 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 87 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %select_ln28_4, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 88 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_4" [pool/pooling.cpp:28]   --->   Operation 89 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %select_ln28_4, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 90 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln28_4 = add i10 %mul_ln28_1, %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 91 'add' 'add_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_18 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %add_ln28_4, i4 0)" [pool/pooling.cpp:28]   --->   Operation 92 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i14 %tmp_18 to i15" [pool/pooling.cpp:28]   --->   Operation 93 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.81ns)   --->   "%add_ln28_5 = add i15 %zext_ln28_10, %zext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 94 'add' 'add_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i15 %add_ln28_5 to i64" [pool/pooling.cpp:28]   --->   Operation 95 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_3 = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 96 'getelementptr' 'conv_1_out_0_addr_3' <Predicate = (!icmp_ln10 & !trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_3 = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 97 'getelementptr' 'conv_1_out_1_addr_3' <Predicate = (!icmp_ln10 & trunc_ln28)> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 98 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 99 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 100 [1/1] (0.69ns)   --->   "%select_ln28_5 = select i1 %trunc_ln28, float %conv_1_out_1_load_1, float %conv_1_out_0_load_1" [pool/pooling.cpp:28]   --->   Operation 100 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %select_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 101 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 102 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 103 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 104 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 105 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 106 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 107 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 108 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 109 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_6, -1" [pool/pooling.cpp:28]   --->   Operation 110 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 111 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 112 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 113 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %select_ln28_5, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 114 'fcmp' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_7" [pool/pooling.cpp:28]   --->   Operation 115 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %select_ln28_5, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 116 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_2 = load float* %conv_1_out_1_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 117 'load' 'conv_1_out_1_load_2' <Predicate = (!icmp_ln10 & trunc_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 118 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_2 = load float* %conv_1_out_0_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 118 'load' 'conv_1_out_0_load_2' <Predicate = (!icmp_ln10 & !trunc_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 119 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_3 = load float* %conv_1_out_1_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 119 'load' 'conv_1_out_1_load_3' <Predicate = (!icmp_ln10 & trunc_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 120 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_3 = load float* %conv_1_out_0_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 120 'load' 'conv_1_out_0_load_3' <Predicate = (!icmp_ln10 & !trunc_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 121 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln13" [pool/pooling.cpp:16]   --->   Operation 121 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.24ns)   --->   "%select_ln13_4 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [pool/pooling.cpp:13]   --->   Operation 122 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 24.1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5408, i64 5408, i64 5408)"   --->   Operation 124 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln28_9 to i14" [pool/pooling.cpp:28]   --->   Operation 125 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 126 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln13_1 to i8" [pool/pooling.cpp:35]   --->   Operation 127 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 13, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 128 'mul' 'mul_ln35' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:17]   --->   Operation 129 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:17]   --->   Operation 130 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:18]   --->   Operation 131 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 132 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_2 = load float* %conv_1_out_1_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 132 'load' 'conv_1_out_1_load_2' <Predicate = (!icmp_ln10 & trunc_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 133 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_2 = load float* %conv_1_out_0_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 133 'load' 'conv_1_out_0_load_2' <Predicate = (!icmp_ln10 & !trunc_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 134 [1/1] (0.69ns)   --->   "%select_ln28_6 = select i1 %trunc_ln28, float %conv_1_out_1_load_2, float %conv_1_out_0_load_2" [pool/pooling.cpp:28]   --->   Operation 134 'select' 'select_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 135 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 136 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 137 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 138 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 139 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 140 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 141 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 142 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 143 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_9, -1" [pool/pooling.cpp:28]   --->   Operation 144 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 145 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 146 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 147 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %select_ln28_6, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 148 'fcmp' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_s" [pool/pooling.cpp:28]   --->   Operation 149 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %select_ln28_6, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 150 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_3 = load float* %conv_1_out_1_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 151 'load' 'conv_1_out_1_load_3' <Predicate = (!icmp_ln10 & trunc_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 152 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_3 = load float* %conv_1_out_0_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 152 'load' 'conv_1_out_0_load_3' <Predicate = (!icmp_ln10 & !trunc_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 153 [1/1] (0.69ns)   --->   "%select_ln28_7 = select i1 %trunc_ln28, float %conv_1_out_1_load_3, float %conv_1_out_0_load_3" [pool/pooling.cpp:28]   --->   Operation 153 'select' 'select_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %select_ln28_7 to i32" [pool/pooling.cpp:28]   --->   Operation 154 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 155 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 156 'trunc' 'trunc_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 157 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 158 'partselect' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 159 'trunc' 'trunc_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 160 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 161 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 162 'or' 'or_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_11, -1" [pool/pooling.cpp:28]   --->   Operation 163 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_9, 0" [pool/pooling.cpp:28]   --->   Operation 164 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 165 'or' 'or_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 166 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (6.78ns)   --->   "%tmp_12 = fcmp ogt float %select_ln28_7, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 167 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_12" [pool/pooling.cpp:28]   --->   Operation 168 'and' 'and_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %select_ln28_7, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 169 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %select_ln13 to i8" [pool/pooling.cpp:35]   --->   Operation 170 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %mul_ln35, %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 171 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_19 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 172 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i13 %tmp_19 to i14" [pool/pooling.cpp:35]   --->   Operation 173 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln35_2, %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 174 'add' 'add_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 175 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_3" [pool/pooling.cpp:35]   --->   Operation 176 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 177 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_2) nounwind" [pool/pooling.cpp:36]   --->   Operation 178 'specregionend' 'empty_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 179 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000]
br_ln10             (br               ) [ 011110]
indvar_flatten23    (phi              ) [ 001000]
f_0                 (phi              ) [ 001000]
indvar_flatten      (phi              ) [ 001000]
r_0                 (phi              ) [ 001000]
c_0                 (phi              ) [ 001000]
shl_ln              (bitconcatenate   ) [ 000000]
or_ln25             (or               ) [ 000000]
icmp_ln10           (icmp             ) [ 001110]
add_ln10            (add              ) [ 011110]
br_ln10             (br               ) [ 000000]
f                   (add              ) [ 000000]
icmp_ln13           (icmp             ) [ 000100]
select_ln28_8       (select           ) [ 000000]
select_ln28_9       (select           ) [ 011110]
trunc_ln28          (trunc            ) [ 001110]
zext_ln28_3_mid2_v  (partselect       ) [ 000100]
zext_ln28_1         (zext             ) [ 000100]
select_ln28_10      (select           ) [ 000000]
select_ln28_11      (select           ) [ 000000]
xor_ln28            (xor              ) [ 000000]
icmp_ln16           (icmp             ) [ 000000]
and_ln28_7          (and              ) [ 000000]
r                   (add              ) [ 000000]
or_ln13             (or               ) [ 000000]
select_ln13         (select           ) [ 001110]
shl_ln25_mid1       (bitconcatenate   ) [ 000000]
select_ln13_1       (select           ) [ 011110]
select_ln13_2       (select           ) [ 000000]
zext_ln28_2         (zext             ) [ 000000]
mul_ln28            (mul              ) [ 000000]
or_ln25_1           (or               ) [ 000000]
select_ln13_3       (select           ) [ 000100]
shl_ln1             (bitconcatenate   ) [ 000000]
zext_ln28_4         (zext             ) [ 000100]
add_ln28            (add              ) [ 000000]
trunc_ln28_1        (trunc            ) [ 000000]
tmp_1               (bitconcatenate   ) [ 000000]
or_ln28_7           (or               ) [ 000000]
tmp                 (partselect       ) [ 000000]
tmp_13              (bitconcatenate   ) [ 000000]
zext_ln28_5         (zext             ) [ 000000]
conv_1_out_0_addr   (getelementptr    ) [ 000100]
conv_1_out_1_addr   (getelementptr    ) [ 000100]
or_ln26             (or               ) [ 000000]
zext_ln28_7         (zext             ) [ 000100]
add_ln28_2          (add              ) [ 000000]
tmp_17              (bitconcatenate   ) [ 000000]
zext_ln28_8         (zext             ) [ 000000]
add_ln28_3          (add              ) [ 000000]
zext_ln28_9         (zext             ) [ 000000]
conv_1_out_0_addr_1 (getelementptr    ) [ 000100]
conv_1_out_1_addr_1 (getelementptr    ) [ 000100]
add_ln13            (add              ) [ 000100]
zext_ln28_3         (zext             ) [ 000000]
mul_ln28_1          (mul              ) [ 000000]
add_ln28_1          (add              ) [ 000000]
trunc_ln28_2        (trunc            ) [ 000000]
tmp_14              (bitconcatenate   ) [ 000000]
or_ln28_8           (or               ) [ 000000]
tmp_15              (partselect       ) [ 000000]
tmp_16              (bitconcatenate   ) [ 000000]
zext_ln28_6         (zext             ) [ 000000]
conv_1_out_0_addr_2 (getelementptr    ) [ 001010]
conv_1_out_1_addr_2 (getelementptr    ) [ 001010]
conv_1_out_1_load   (load             ) [ 000000]
conv_1_out_0_load   (load             ) [ 000000]
select_ln28_4       (select           ) [ 000000]
bitcast_ln28        (bitcast          ) [ 000000]
tmp_3               (partselect       ) [ 000000]
trunc_ln28_3        (trunc            ) [ 000000]
icmp_ln28           (icmp             ) [ 000000]
icmp_ln28_1         (icmp             ) [ 000000]
or_ln28             (or               ) [ 000000]
tmp_4               (fcmp             ) [ 000000]
and_ln28            (and              ) [ 000000]
select_ln28         (select           ) [ 000000]
add_ln28_4          (add              ) [ 000000]
tmp_18              (bitconcatenate   ) [ 000000]
zext_ln28_10        (zext             ) [ 000000]
add_ln28_5          (add              ) [ 000000]
zext_ln28_11        (zext             ) [ 000000]
conv_1_out_0_addr_3 (getelementptr    ) [ 001010]
conv_1_out_1_addr_3 (getelementptr    ) [ 001010]
conv_1_out_1_load_1 (load             ) [ 000000]
conv_1_out_0_load_1 (load             ) [ 000000]
select_ln28_5       (select           ) [ 000000]
bitcast_ln28_1      (bitcast          ) [ 000000]
tmp_5               (partselect       ) [ 000000]
trunc_ln28_4        (trunc            ) [ 000000]
bitcast_ln28_2      (bitcast          ) [ 000000]
tmp_6               (partselect       ) [ 000000]
trunc_ln28_5        (trunc            ) [ 000000]
icmp_ln28_2         (icmp             ) [ 000000]
icmp_ln28_3         (icmp             ) [ 000000]
or_ln28_1           (or               ) [ 000000]
icmp_ln28_4         (icmp             ) [ 000000]
icmp_ln28_5         (icmp             ) [ 000000]
or_ln28_2           (or               ) [ 000000]
and_ln28_1          (and              ) [ 000000]
tmp_7               (fcmp             ) [ 000000]
and_ln28_2          (and              ) [ 000000]
select_ln28_1       (select           ) [ 001010]
c                   (add              ) [ 011010]
select_ln13_4       (select           ) [ 011010]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
zext_ln28           (zext             ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
zext_ln35           (zext             ) [ 000000]
mul_ln35            (mul              ) [ 000000]
specloopname_ln17   (specloopname     ) [ 000000]
tmp_2               (specregionbegin  ) [ 000000]
specpipeline_ln18   (specpipeline     ) [ 000000]
conv_1_out_1_load_2 (load             ) [ 000000]
conv_1_out_0_load_2 (load             ) [ 000000]
select_ln28_6       (select           ) [ 000000]
bitcast_ln28_3      (bitcast          ) [ 000000]
tmp_8               (partselect       ) [ 000000]
trunc_ln28_6        (trunc            ) [ 000000]
bitcast_ln28_4      (bitcast          ) [ 000000]
tmp_9               (partselect       ) [ 000000]
trunc_ln28_7        (trunc            ) [ 000000]
icmp_ln28_6         (icmp             ) [ 000000]
icmp_ln28_7         (icmp             ) [ 000000]
or_ln28_3           (or               ) [ 000000]
icmp_ln28_8         (icmp             ) [ 000000]
icmp_ln28_9         (icmp             ) [ 000000]
or_ln28_4           (or               ) [ 000000]
and_ln28_3          (and              ) [ 000000]
tmp_s               (fcmp             ) [ 000000]
and_ln28_4          (and              ) [ 000000]
select_ln28_2       (select           ) [ 000000]
conv_1_out_1_load_3 (load             ) [ 000000]
conv_1_out_0_load_3 (load             ) [ 000000]
select_ln28_7       (select           ) [ 000000]
bitcast_ln28_5      (bitcast          ) [ 000000]
tmp_10              (partselect       ) [ 000000]
trunc_ln28_8        (trunc            ) [ 000000]
bitcast_ln28_6      (bitcast          ) [ 000000]
tmp_11              (partselect       ) [ 000000]
trunc_ln28_9        (trunc            ) [ 000000]
icmp_ln28_10        (icmp             ) [ 000000]
icmp_ln28_11        (icmp             ) [ 000000]
or_ln28_5           (or               ) [ 000000]
icmp_ln28_12        (icmp             ) [ 000000]
icmp_ln28_13        (icmp             ) [ 000000]
or_ln28_6           (or               ) [ 000000]
and_ln28_5          (and              ) [ 000000]
tmp_12              (fcmp             ) [ 000000]
and_ln28_6          (and              ) [ 000000]
select_ln28_3       (select           ) [ 000000]
zext_ln35_1         (zext             ) [ 000000]
add_ln35            (add              ) [ 000000]
tmp_19              (bitconcatenate   ) [ 000000]
zext_ln35_2         (zext             ) [ 000000]
add_ln35_1          (add              ) [ 000000]
zext_ln35_3         (zext             ) [ 000000]
max_pool_1_out_addr (getelementptr    ) [ 000000]
store_ln35          (store            ) [ 000000]
empty_8             (specregionend    ) [ 000000]
br_ln0              (br               ) [ 011110]
ret_ln39            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="conv_1_out_0_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="14" slack="0"/>
<pin id="108" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="conv_1_out_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="14" slack="0"/>
<pin id="115" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
<pin id="147" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/2 conv_1_out_1_load_1/2 conv_1_out_1_load_2/3 conv_1_out_1_load_3/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
<pin id="152" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/2 conv_1_out_0_load_1/2 conv_1_out_0_load_2/3 conv_1_out_0_load_3/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv_1_out_0_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="15" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="conv_1_out_1_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="15" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv_1_out_0_addr_2_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="14" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_2/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="conv_1_out_1_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="14" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_2/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_1_out_0_addr_3_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="15" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_3/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="conv_1_out_1_addr_3_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="15" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_3/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="max_pool_1_out_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="14" slack="0"/>
<pin id="190" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln35_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="indvar_flatten23_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="1"/>
<pin id="201" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten23_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="13" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="f_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="1"/>
<pin id="212" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="f_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="1"/>
<pin id="223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="8" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="r_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="r_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="c_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="c_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="4" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/3 tmp_s/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/3 tmp_12/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/3 select_ln28_6/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/3 select_ln28_7/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="or_ln25_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln10_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="0"/>
<pin id="295" dir="0" index="1" bw="13" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln10_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="13" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="f_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln13_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln28_8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="4" slack="0"/>
<pin id="321" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_8/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln28_9_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="0" index="2" bw="6" slack="0"/>
<pin id="329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_9/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln28_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln28_3_mid2_v_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="0" index="3" bw="4" slack="0"/>
<pin id="342" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln28_3_mid2_v/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln28_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln28_10_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_10/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln28_11_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_11/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="xor_ln28_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln16_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln28_7_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_7/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln13_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln13_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="0" index="2" bw="4" slack="0"/>
<pin id="401" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln25_mid1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_mid1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln13_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="0" index="2" bw="4" slack="0"/>
<pin id="417" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln13_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln28_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mul_ln28_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="0"/>
<pin id="436" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="or_ln25_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln13_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="0" index="2" bw="5" slack="0"/>
<pin id="449" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln28_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln28_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln28_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="or_ln28_7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="0" index="1" bw="10" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="0" index="3" bw="5" slack="0"/>
<pin id="494" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_13_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="0"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln28_5_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln26_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="0" index="1" bw="5" slack="0"/>
<pin id="516" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln28_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln28_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_17_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="0"/>
<pin id="531" dir="0" index="1" bw="10" slack="0"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln28_8_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="14" slack="0"/>
<pin id="539" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln28_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="14" slack="0"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln28_9_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="15" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln13_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln28_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="1"/>
<pin id="561" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="mul_ln28_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="0" index="1" bw="5" slack="0"/>
<pin id="565" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln28_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="10" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="1"/>
<pin id="571" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln28_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="0"/>
<pin id="575" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_14_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln28_8_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="1"/>
<pin id="588" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_8/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_15_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="0"/>
<pin id="592" dir="0" index="1" bw="10" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="0" index="3" bw="5" slack="0"/>
<pin id="595" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_16_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="14" slack="0"/>
<pin id="602" dir="0" index="1" bw="9" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln28_6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="bitcast_ln28_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="6" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="trunc_ln28_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln28_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="8" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln28_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="23" slack="0"/>
<pin id="640" dir="0" index="1" bw="23" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_ln28_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="and_ln28_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="select_ln28_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="0"/>
<pin id="660" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln28_4_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="0" index="1" bw="5" slack="1"/>
<pin id="668" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_18_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="14" slack="0"/>
<pin id="672" dir="0" index="1" bw="10" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln28_10_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="14" slack="0"/>
<pin id="680" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln28_5_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="14" slack="0"/>
<pin id="684" dir="0" index="1" bw="5" slack="1"/>
<pin id="685" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln28_11_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="15" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="bitcast_ln28_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="0" index="2" bw="6" slack="0"/>
<pin id="701" dir="0" index="3" bw="6" slack="0"/>
<pin id="702" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="trunc_ln28_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="bitcast_ln28_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_6_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="0" index="2" bw="6" slack="0"/>
<pin id="719" dir="0" index="3" bw="6" slack="0"/>
<pin id="720" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln28_5_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln28_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln28_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="23" slack="0"/>
<pin id="737" dir="0" index="1" bw="23" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="or_ln28_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln28_4_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln28_5_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="23" slack="0"/>
<pin id="755" dir="0" index="1" bw="23" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="or_ln28_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="and_ln28_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="and_ln28_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="select_ln28_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="0" index="2" bw="32" slack="0"/>
<pin id="781" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="c_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="4" slack="1"/>
<pin id="788" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln13_4_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="0" index="2" bw="8" slack="1"/>
<pin id="794" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln28_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="2"/>
<pin id="798" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln35_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="2"/>
<pin id="801" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="bitcast_ln28_3_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_8_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="0" index="2" bw="6" slack="0"/>
<pin id="810" dir="0" index="3" bw="6" slack="0"/>
<pin id="811" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln28_6_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="bitcast_ln28_4_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_9_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="0"/>
<pin id="826" dir="0" index="2" bw="6" slack="0"/>
<pin id="827" dir="0" index="3" bw="6" slack="0"/>
<pin id="828" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="833" class="1004" name="trunc_ln28_7_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_7/4 "/>
</bind>
</comp>

<comp id="837" class="1004" name="icmp_ln28_6_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="icmp_ln28_7_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="23" slack="0"/>
<pin id="845" dir="0" index="1" bw="23" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="or_ln28_3_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="icmp_ln28_8_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="icmp_ln28_9_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="23" slack="0"/>
<pin id="863" dir="0" index="1" bw="23" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/4 "/>
</bind>
</comp>

<comp id="867" class="1004" name="or_ln28_4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/4 "/>
</bind>
</comp>

<comp id="873" class="1004" name="and_ln28_3_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/4 "/>
</bind>
</comp>

<comp id="879" class="1004" name="and_ln28_4_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/4 "/>
</bind>
</comp>

<comp id="885" class="1004" name="select_ln28_2_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="0" index="2" bw="32" slack="1"/>
<pin id="889" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="bitcast_ln28_5_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/4 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_10_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="32" slack="0"/>
<pin id="900" dir="0" index="2" bw="6" slack="0"/>
<pin id="901" dir="0" index="3" bw="6" slack="0"/>
<pin id="902" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="trunc_ln28_8_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_8/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="bitcast_ln28_6_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_11_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="6" slack="0"/>
<pin id="919" dir="0" index="3" bw="6" slack="0"/>
<pin id="920" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln28_9_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_9/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln28_10_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="0" index="1" bw="8" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp_ln28_11_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="23" slack="0"/>
<pin id="937" dir="0" index="1" bw="23" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="or_ln28_5_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="icmp_ln28_12_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/4 "/>
</bind>
</comp>

<comp id="953" class="1004" name="icmp_ln28_13_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="23" slack="0"/>
<pin id="955" dir="0" index="1" bw="23" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/4 "/>
</bind>
</comp>

<comp id="959" class="1004" name="or_ln28_6_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/4 "/>
</bind>
</comp>

<comp id="965" class="1004" name="and_ln28_5_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/4 "/>
</bind>
</comp>

<comp id="971" class="1004" name="and_ln28_6_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/4 "/>
</bind>
</comp>

<comp id="977" class="1004" name="select_ln28_3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="0"/>
<pin id="980" dir="0" index="2" bw="32" slack="0"/>
<pin id="981" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/4 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln35_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="4" slack="2"/>
<pin id="988" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_19_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="13" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="0"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="996" class="1004" name="zext_ln35_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="13" slack="0"/>
<pin id="998" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="add_ln35_1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="13" slack="0"/>
<pin id="1002" dir="0" index="1" bw="6" slack="0"/>
<pin id="1003" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln35_3_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="14" slack="0"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="1011" class="1007" name="grp_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="4" slack="0"/>
<pin id="1014" dir="0" index="2" bw="4" slack="0"/>
<pin id="1015" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/4 add_ln35/4 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="icmp_ln10_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="add_ln10_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="13" slack="0"/>
<pin id="1026" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="icmp_ln13_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="1"/>
<pin id="1031" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="select_ln28_9_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="0"/>
<pin id="1036" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_9 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="trunc_ln28_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="1"/>
<pin id="1042" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="zext_ln28_3_mid2_v_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="5" slack="1"/>
<pin id="1048" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_3_mid2_v "/>
</bind>
</comp>

<comp id="1051" class="1005" name="zext_ln28_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="15" slack="1"/>
<pin id="1053" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="select_ln13_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="4" slack="1"/>
<pin id="1058" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="select_ln13_1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="4" slack="0"/>
<pin id="1064" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="select_ln13_3_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="5" slack="1"/>
<pin id="1070" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_3 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="zext_ln28_4_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="10" slack="1"/>
<pin id="1075" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_4 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="conv_1_out_0_addr_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="14" slack="1"/>
<pin id="1080" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="1083" class="1005" name="conv_1_out_1_addr_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="14" slack="1"/>
<pin id="1085" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="1088" class="1005" name="zext_ln28_7_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="1"/>
<pin id="1090" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_7 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="conv_1_out_0_addr_1_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="14" slack="1"/>
<pin id="1095" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_1 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="conv_1_out_1_addr_1_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="14" slack="1"/>
<pin id="1100" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="add_ln13_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="1"/>
<pin id="1105" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="conv_1_out_0_addr_2_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="14" slack="1"/>
<pin id="1110" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_2 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="conv_1_out_1_addr_2_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="14" slack="1"/>
<pin id="1115" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="conv_1_out_0_addr_3_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="14" slack="1"/>
<pin id="1120" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_3 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="conv_1_out_1_addr_3_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="14" slack="1"/>
<pin id="1125" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_3 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="select_ln28_1_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="c_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="4" slack="1"/>
<pin id="1137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1140" class="1005" name="select_ln13_4_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="1"/>
<pin id="1142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="58" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="104" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="153"><net_src comp="130" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="161" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="183"><net_src comp="154" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="184"><net_src comp="175" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="185"><net_src comp="168" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="268"><net_src comp="118" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="124" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="276"><net_src comp="118" pin="7"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="124" pin="7"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="236" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="203" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="203" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="214" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="225" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="18" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="236" pin="4"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="311" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="305" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="214" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="325" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="337" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="311" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="279" pin="3"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="311" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="24" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="287" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="311" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="247" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="367" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="317" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="379" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="311" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="247" pin="4"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="385" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="22" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="418"><net_src comp="379" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="385" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="317" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="379" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="405" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="351" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="405" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="379" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="359" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="20" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="397" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="22" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="433" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="50" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="18" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="337" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="52" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="465" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="36" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="504"><net_src comp="56" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="489" pin="4"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="483" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="517"><net_src comp="453" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="24" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="433" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="60" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="18" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="529" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="347" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="225" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="566"><net_src comp="48" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="50" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="18" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="577" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="596"><net_src comp="52" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="568" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="36" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="54" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="605"><net_src comp="56" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="590" pin="4"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="585" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="617"><net_src comp="263" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="64" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="66" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="68" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="614" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="618" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="70" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="628" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="72" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="632" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="254" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="263" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="74" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="664"><net_src comp="656" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="669"><net_src comp="562" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="675"><net_src comp="60" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="665" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="18" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="670" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="696"><net_src comp="271" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="703"><net_src comp="64" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="693" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="66" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="68" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="710"><net_src comp="693" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="656" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="721"><net_src comp="64" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="711" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="66" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="68" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="728"><net_src comp="711" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="697" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="70" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="707" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="72" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="729" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="715" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="70" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="725" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="72" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="747" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="741" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="259" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="271" pin="3"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="656" pin="3"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="46" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="795"><net_src comp="62" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="805"><net_src comp="263" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="812"><net_src comp="64" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="802" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="66" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="815"><net_src comp="68" pin="0"/><net_sink comp="806" pin=3"/></net>

<net id="819"><net_src comp="802" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="829"><net_src comp="64" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="820" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="66" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="832"><net_src comp="68" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="836"><net_src comp="820" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="806" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="70" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="816" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="72" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="837" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="823" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="70" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="833" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="72" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="855" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="849" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="254" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="890"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="263" pin="3"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="885" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="896"><net_src comp="271" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="903"><net_src comp="64" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="893" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="66" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="906"><net_src comp="68" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="910"><net_src comp="893" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="885" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="921"><net_src comp="64" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="911" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="923"><net_src comp="66" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="924"><net_src comp="68" pin="0"/><net_sink comp="915" pin=3"/></net>

<net id="928"><net_src comp="911" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="897" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="70" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="907" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="72" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="929" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="915" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="70" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="925" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="72" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="947" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="941" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="959" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="259" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="982"><net_src comp="971" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="271" pin="3"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="885" pin="3"/><net_sink comp="977" pin=2"/></net>

<net id="985"><net_src comp="977" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="994"><net_src comp="100" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="40" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="999"><net_src comp="989" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="796" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1016"><net_src comp="86" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="799" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="986" pin="1"/><net_sink comp="1011" pin=2"/></net>

<net id="1019"><net_src comp="1011" pin="3"/><net_sink comp="989" pin=1"/></net>

<net id="1023"><net_src comp="293" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="299" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1032"><net_src comp="311" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1037"><net_src comp="325" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1043"><net_src comp="333" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1049"><net_src comp="337" pin="4"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1054"><net_src comp="347" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1059"><net_src comp="397" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1065"><net_src comp="413" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1071"><net_src comp="445" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1076"><net_src comp="461" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1081"><net_src comp="104" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="1086"><net_src comp="111" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1091"><net_src comp="519" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1096"><net_src comp="130" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="1101"><net_src comp="137" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="1106"><net_src comp="553" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="1111"><net_src comp="154" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="1116"><net_src comp="161" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1121"><net_src comp="168" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="1126"><net_src comp="175" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="1131"><net_src comp="777" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="885" pin=2"/></net>

<net id="1138"><net_src comp="785" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1143"><net_src comp="790" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="225" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {4 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {2 3 4 }
	Port: max_pool_1 : conv_1_out_1 | {2 3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		or_ln25 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_8 : 2
		select_ln28_9 : 2
		trunc_ln28 : 3
		zext_ln28_3_mid2_v : 3
		zext_ln28_1 : 4
		select_ln28_10 : 2
		select_ln28_11 : 2
		xor_ln28 : 2
		icmp_ln16 : 1
		and_ln28_7 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln25_mid1 : 4
		select_ln13_1 : 2
		select_ln13_2 : 5
		zext_ln28_2 : 6
		mul_ln28 : 7
		or_ln25_1 : 5
		select_ln13_3 : 5
		shl_ln1 : 3
		zext_ln28_4 : 4
		add_ln28 : 5
		trunc_ln28_1 : 6
		tmp_1 : 7
		or_ln28_7 : 8
		tmp : 6
		tmp_13 : 8
		zext_ln28_5 : 9
		conv_1_out_0_addr : 10
		conv_1_out_1_addr : 10
		conv_1_out_1_load : 11
		conv_1_out_0_load : 11
		or_ln26 : 4
		zext_ln28_7 : 4
		add_ln28_2 : 5
		tmp_17 : 6
		zext_ln28_8 : 7
		add_ln28_3 : 8
		zext_ln28_9 : 9
		conv_1_out_0_addr_1 : 10
		conv_1_out_1_addr_1 : 10
		conv_1_out_1_load_1 : 11
		conv_1_out_0_load_1 : 11
		add_ln13 : 1
	State 3
		mul_ln28_1 : 1
		add_ln28_1 : 2
		trunc_ln28_2 : 3
		tmp_14 : 4
		or_ln28_8 : 5
		tmp_15 : 3
		tmp_16 : 5
		zext_ln28_6 : 6
		conv_1_out_0_addr_2 : 7
		conv_1_out_1_addr_2 : 7
		select_ln28_4 : 1
		bitcast_ln28 : 2
		tmp_3 : 3
		trunc_ln28_3 : 3
		icmp_ln28 : 4
		icmp_ln28_1 : 4
		or_ln28 : 5
		tmp_4 : 2
		and_ln28 : 5
		select_ln28 : 5
		add_ln28_4 : 2
		tmp_18 : 3
		zext_ln28_10 : 4
		add_ln28_5 : 5
		zext_ln28_11 : 6
		conv_1_out_0_addr_3 : 7
		conv_1_out_1_addr_3 : 7
		select_ln28_5 : 1
		bitcast_ln28_1 : 2
		tmp_5 : 3
		trunc_ln28_4 : 3
		bitcast_ln28_2 : 6
		tmp_6 : 7
		trunc_ln28_5 : 7
		icmp_ln28_2 : 4
		icmp_ln28_3 : 4
		or_ln28_1 : 5
		icmp_ln28_4 : 8
		icmp_ln28_5 : 8
		or_ln28_2 : 9
		and_ln28_1 : 9
		tmp_7 : 6
		and_ln28_2 : 9
		select_ln28_1 : 9
		conv_1_out_1_load_2 : 8
		conv_1_out_0_load_2 : 8
		conv_1_out_1_load_3 : 8
		conv_1_out_0_load_3 : 8
	State 4
		mul_ln35 : 1
		select_ln28_6 : 1
		bitcast_ln28_3 : 2
		tmp_8 : 3
		trunc_ln28_6 : 3
		tmp_9 : 1
		trunc_ln28_7 : 1
		icmp_ln28_6 : 4
		icmp_ln28_7 : 4
		or_ln28_3 : 5
		icmp_ln28_8 : 2
		icmp_ln28_9 : 2
		or_ln28_4 : 3
		and_ln28_3 : 5
		tmp_s : 2
		and_ln28_4 : 5
		select_ln28_2 : 5
		select_ln28_7 : 1
		bitcast_ln28_5 : 2
		tmp_10 : 3
		trunc_ln28_8 : 3
		bitcast_ln28_6 : 6
		tmp_11 : 7
		trunc_ln28_9 : 7
		icmp_ln28_10 : 4
		icmp_ln28_11 : 4
		or_ln28_5 : 5
		icmp_ln28_12 : 8
		icmp_ln28_13 : 8
		or_ln28_6 : 9
		and_ln28_5 : 9
		tmp_12 : 6
		and_ln28_6 : 9
		select_ln28_3 : 9
		add_ln35 : 2
		tmp_19 : 3
		zext_ln35_2 : 4
		add_ln35_1 : 5
		zext_ln35_3 : 6
		max_pool_1_out_addr : 7
		store_ln35 : 10
		empty_8 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_254        |    0    |    66   |   239   |
|          |         grp_fu_259        |    0    |    66   |   239   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_263        |    0    |    0    |    32   |
|          |         grp_fu_271        |    0    |    0    |    32   |
|          |    select_ln28_8_fu_317   |    0    |    0    |    4    |
|          |    select_ln28_9_fu_325   |    0    |    0    |    6    |
|          |   select_ln28_10_fu_351   |    0    |    0    |    5    |
|          |   select_ln28_11_fu_359   |    0    |    0    |    5    |
|          |     select_ln13_fu_397    |    0    |    0    |    4    |
|  select  |    select_ln13_1_fu_413   |    0    |    0    |    4    |
|          |    select_ln13_2_fu_421   |    0    |    0    |    5    |
|          |    select_ln13_3_fu_445   |    0    |    0    |    5    |
|          |     select_ln28_fu_656    |    0    |    0    |    32   |
|          |    select_ln28_1_fu_777   |    0    |    0    |    32   |
|          |    select_ln13_4_fu_790   |    0    |    0    |    8    |
|          |    select_ln28_2_fu_885   |    0    |    0    |    32   |
|          |    select_ln28_3_fu_977   |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln10_fu_293     |    0    |    0    |    13   |
|          |      icmp_ln13_fu_311     |    0    |    0    |    11   |
|          |      icmp_ln16_fu_373     |    0    |    0    |    9    |
|          |      icmp_ln28_fu_632     |    0    |    0    |    11   |
|          |     icmp_ln28_1_fu_638    |    0    |    0    |    18   |
|          |     icmp_ln28_2_fu_729    |    0    |    0    |    11   |
|          |     icmp_ln28_3_fu_735    |    0    |    0    |    18   |
|          |     icmp_ln28_4_fu_747    |    0    |    0    |    11   |
|   icmp   |     icmp_ln28_5_fu_753    |    0    |    0    |    18   |
|          |     icmp_ln28_6_fu_837    |    0    |    0    |    11   |
|          |     icmp_ln28_7_fu_843    |    0    |    0    |    18   |
|          |     icmp_ln28_8_fu_855    |    0    |    0    |    11   |
|          |     icmp_ln28_9_fu_861    |    0    |    0    |    18   |
|          |    icmp_ln28_10_fu_929    |    0    |    0    |    11   |
|          |    icmp_ln28_11_fu_935    |    0    |    0    |    18   |
|          |    icmp_ln28_12_fu_947    |    0    |    0    |    11   |
|          |    icmp_ln28_13_fu_953    |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln10_fu_299      |    0    |    0    |    17   |
|          |          f_fu_305         |    0    |    0    |    15   |
|          |          r_fu_385         |    0    |    0    |    13   |
|          |      add_ln28_fu_465      |    0    |    0    |    14   |
|          |     add_ln28_2_fu_523     |    0    |    0    |    14   |
|    add   |     add_ln28_3_fu_541     |    0    |    0    |    19   |
|          |      add_ln13_fu_553      |    0    |    0    |    15   |
|          |     add_ln28_1_fu_568     |    0    |    0    |    14   |
|          |     add_ln28_4_fu_665     |    0    |    0    |    14   |
|          |     add_ln28_5_fu_682     |    0    |    0    |    19   |
|          |          c_fu_785         |    0    |    0    |    13   |
|          |     add_ln35_1_fu_1000    |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln28_fu_433      |    0    |    0    |    26   |
|          |     mul_ln28_1_fu_562     |    0    |    0    |    26   |
|----------|---------------------------|---------|---------|---------|
|          |       or_ln25_fu_287      |    0    |    0    |    0    |
|          |       or_ln13_fu_391      |    0    |    0    |    2    |
|          |      or_ln25_1_fu_439     |    0    |    0    |    0    |
|          |      or_ln28_7_fu_483     |    0    |    0    |    5    |
|          |       or_ln26_fu_513      |    0    |    0    |    0    |
|          |      or_ln28_8_fu_585     |    0    |    0    |    5    |
|    or    |       or_ln28_fu_644      |    0    |    0    |    2    |
|          |      or_ln28_1_fu_741     |    0    |    0    |    2    |
|          |      or_ln28_2_fu_759     |    0    |    0    |    2    |
|          |      or_ln28_3_fu_849     |    0    |    0    |    2    |
|          |      or_ln28_4_fu_867     |    0    |    0    |    2    |
|          |      or_ln28_5_fu_941     |    0    |    0    |    2    |
|          |      or_ln28_6_fu_959     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     and_ln28_7_fu_379     |    0    |    0    |    2    |
|          |      and_ln28_fu_650      |    0    |    0    |    2    |
|          |     and_ln28_1_fu_765     |    0    |    0    |    2    |
|    and   |     and_ln28_2_fu_771     |    0    |    0    |    2    |
|          |     and_ln28_3_fu_873     |    0    |    0    |    2    |
|          |     and_ln28_4_fu_879     |    0    |    0    |    2    |
|          |     and_ln28_5_fu_965     |    0    |    0    |    2    |
|          |     and_ln28_6_fu_971     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln28_fu_367      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |        grp_fu_1011        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       shl_ln_fu_279       |    0    |    0    |    0    |
|          |    shl_ln25_mid1_fu_405   |    0    |    0    |    0    |
|          |       shl_ln1_fu_453      |    0    |    0    |    0    |
|          |        tmp_1_fu_475       |    0    |    0    |    0    |
|bitconcatenate|       tmp_13_fu_499       |    0    |    0    |    0    |
|          |       tmp_17_fu_529       |    0    |    0    |    0    |
|          |       tmp_14_fu_577       |    0    |    0    |    0    |
|          |       tmp_16_fu_600       |    0    |    0    |    0    |
|          |       tmp_18_fu_670       |    0    |    0    |    0    |
|          |       tmp_19_fu_989       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln28_fu_333     |    0    |    0    |    0    |
|          |    trunc_ln28_1_fu_471    |    0    |    0    |    0    |
|          |    trunc_ln28_2_fu_573    |    0    |    0    |    0    |
|          |    trunc_ln28_3_fu_628    |    0    |    0    |    0    |
|   trunc  |    trunc_ln28_4_fu_707    |    0    |    0    |    0    |
|          |    trunc_ln28_5_fu_725    |    0    |    0    |    0    |
|          |    trunc_ln28_6_fu_816    |    0    |    0    |    0    |
|          |    trunc_ln28_7_fu_833    |    0    |    0    |    0    |
|          |    trunc_ln28_8_fu_907    |    0    |    0    |    0    |
|          |    trunc_ln28_9_fu_925    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | zext_ln28_3_mid2_v_fu_337 |    0    |    0    |    0    |
|          |         tmp_fu_489        |    0    |    0    |    0    |
|          |       tmp_15_fu_590       |    0    |    0    |    0    |
|          |        tmp_3_fu_618       |    0    |    0    |    0    |
|partselect|        tmp_5_fu_697       |    0    |    0    |    0    |
|          |        tmp_6_fu_715       |    0    |    0    |    0    |
|          |        tmp_8_fu_806       |    0    |    0    |    0    |
|          |        tmp_9_fu_823       |    0    |    0    |    0    |
|          |       tmp_10_fu_897       |    0    |    0    |    0    |
|          |       tmp_11_fu_915       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln28_1_fu_347    |    0    |    0    |    0    |
|          |     zext_ln28_2_fu_429    |    0    |    0    |    0    |
|          |     zext_ln28_4_fu_461    |    0    |    0    |    0    |
|          |     zext_ln28_5_fu_507    |    0    |    0    |    0    |
|          |     zext_ln28_7_fu_519    |    0    |    0    |    0    |
|          |     zext_ln28_8_fu_537    |    0    |    0    |    0    |
|          |     zext_ln28_9_fu_547    |    0    |    0    |    0    |
|   zext   |     zext_ln28_3_fu_559    |    0    |    0    |    0    |
|          |     zext_ln28_6_fu_608    |    0    |    0    |    0    |
|          |    zext_ln28_10_fu_678    |    0    |    0    |    0    |
|          |    zext_ln28_11_fu_687    |    0    |    0    |    0    |
|          |      zext_ln28_fu_796     |    0    |    0    |    0    |
|          |      zext_ln35_fu_799     |    0    |    0    |    0    |
|          |     zext_ln35_1_fu_986    |    0    |    0    |    0    |
|          |     zext_ln35_2_fu_996    |    0    |    0    |    0    |
|          |    zext_ln35_3_fu_1006    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |   132   |   1232  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln10_reg_1024     |   13   |
|      add_ln13_reg_1103     |    8   |
|         c_0_reg_243        |    4   |
|         c_reg_1135         |    4   |
|conv_1_out_0_addr_1_reg_1093|   14   |
|conv_1_out_0_addr_2_reg_1108|   14   |
|conv_1_out_0_addr_3_reg_1118|   14   |
| conv_1_out_0_addr_reg_1078 |   14   |
|conv_1_out_1_addr_1_reg_1098|   14   |
|conv_1_out_1_addr_2_reg_1113|   14   |
|conv_1_out_1_addr_3_reg_1123|   14   |
| conv_1_out_1_addr_reg_1083 |   14   |
|         f_0_reg_210        |    6   |
|     icmp_ln10_reg_1020     |    1   |
|     icmp_ln13_reg_1029     |    1   |
|  indvar_flatten23_reg_199  |   13   |
|   indvar_flatten_reg_221   |    8   |
|         r_0_reg_232        |    4   |
|   select_ln13_1_reg_1062   |    4   |
|   select_ln13_3_reg_1068   |    5   |
|   select_ln13_4_reg_1140   |    8   |
|    select_ln13_reg_1056    |    4   |
|   select_ln28_1_reg_1128   |   32   |
|   select_ln28_9_reg_1034   |    6   |
|     trunc_ln28_reg_1040    |    1   |
|    zext_ln28_1_reg_1051    |   15   |
| zext_ln28_3_mid2_v_reg_1046|    5   |
|    zext_ln28_4_reg_1073    |   10   |
|    zext_ln28_7_reg_1088    |   10   |
+----------------------------+--------+
|            Total           |   274  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_118 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_124 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_124 |  p2  |   4  |   0  |    0   ||    21   |
|     grp_fu_254    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_259    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||  10.98  ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   132  |  1232  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   102  |
|  Register |    -   |    -   |   274  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   406  |  1334  |
+-----------+--------+--------+--------+--------+
