0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/vn22984/FPGA/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/vn22984/FPGA/Lab1/Lab1.srcs/sim_1/new/testbenchLab1.sv,1678197318,systemVerilog,,,,testbenchLab1,,,,,,,,
C:/Users/vn22984/FPGA/Lab1/Lab1.srcs/sources_1/new/Lab1.sv,1678196754,systemVerilog,,C:/Users/vn22984/FPGA/Lab1/Lab1.srcs/sim_1/new/testbenchLab1.sv,,Lab1,,,,,,,,
