msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-02-09 21:40+0000\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10 translation.js:496
msgid "Regs"
msgstr "Regs"

#: translation.js:11
msgid "SRegs"
msgstr "SRegs"

#: translation.js:12
msgid "SRegs-ld"
msgstr "SRegs-ld"

#: translation.js:13 translation.js:499
msgid "02-bits"
msgstr "02-bits"

#: translation.js:14 translation.js:500
#, fuzzy
msgid "03-bits"
msgstr "02-bits"

#: translation.js:15 translation.js:501
msgid "04-bits"
msgstr "04-bits"

#: translation.js:16 translation.js:502
#, fuzzy
msgid "05-bits"
msgstr "02-bits"

#: translation.js:17 translation.js:503
#, fuzzy
msgid "06-bits"
msgstr "16-bits"

#: translation.js:18 translation.js:504
#, fuzzy
msgid "07-bits"
msgstr "02-bits"

#: translation.js:19 translation.js:505
msgid "08-bits"
msgstr "08-bits"

#: translation.js:20 translation.js:506
#, fuzzy
msgid "09-bits"
msgstr "02-bits"

#: translation.js:21 translation.js:507
#, fuzzy
msgid "10-bits"
msgstr "02-bits"

#: translation.js:22 translation.js:508
#, fuzzy
msgid "11-bits"
msgstr "02-bits"

#: translation.js:23 translation.js:509
#, fuzzy
msgid "12-bits"
msgstr "02-bits"

#: translation.js:24 translation.js:510
#, fuzzy
msgid "13-bits"
msgstr "02-bits"

#: translation.js:25 translation.js:511
#, fuzzy
msgid "14-bits"
msgstr "04-bits"

#: translation.js:26 translation.js:512
#, fuzzy
msgid "15-bits"
msgstr "02-bits"

#: translation.js:27 translation.js:513
msgid "16-bits"
msgstr "16-bits"

#: translation.js:28 translation.js:514
#, fuzzy
msgid "17-bits"
msgstr "02-bits"

#: translation.js:29 translation.js:515
#, fuzzy
msgid "18-bits"
msgstr "08-bits"

#: translation.js:30 translation.js:516
#, fuzzy
msgid "19-bits"
msgstr "02-bits"

#: translation.js:31 translation.js:517
#, fuzzy
msgid "20-bits"
msgstr "02-bits"

#: translation.js:32 translation.js:518
#, fuzzy
msgid "21-bits"
msgstr "02-bits"

#: translation.js:33 translation.js:519
#, fuzzy
msgid "22-bits"
msgstr "02-bits"

#: translation.js:34 translation.js:520
#, fuzzy
msgid "23-bits"
msgstr "02-bits"

#: translation.js:35 translation.js:521
#, fuzzy
msgid "24-bits"
msgstr "04-bits"

#: translation.js:36 translation.js:522
#, fuzzy
msgid "25-bits"
msgstr "02-bits"

#: translation.js:37 translation.js:523
#, fuzzy
msgid "26-bits"
msgstr "16-bits"

#: translation.js:38 translation.js:524
#, fuzzy
msgid "27-bits"
msgstr "02-bits"

#: translation.js:39 translation.js:525
#, fuzzy
msgid "28-bits"
msgstr "08-bits"

#: translation.js:40 translation.js:526
#, fuzzy
msgid "29-bits"
msgstr "02-bits"

#: translation.js:41 translation.js:527
#, fuzzy
msgid "30-bits"
msgstr "02-bits"

#: translation.js:42 translation.js:528
#, fuzzy
msgid "31-bits"
msgstr "02-bits"

#: translation.js:43 translation.js:529
msgid "32-bits"
msgstr "32-bits"

#: translation.js:44 translation.js:84 translation.js:110 translation.js:152
#: translation.js:225
msgid "Blocks"
msgstr ""

#: translation.js:45
msgid "Reg-rst-verilog"
msgstr ""

#: translation.js:46
msgid ""
"Reg-rst-02-verilog: Two bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""

#: translation.js:47
msgid "Reg-verilog"
msgstr ""

#: translation.js:48
msgid ""
"Reg-02-verilog: Two bits Register with load input. Verilog implementation"
msgstr ""

#: translation.js:49 translation.js:78 translation.js:80 translation.js:85
#: translation.js:94 translation.js:98 translation.js:102 translation.js:106
#: translation.js:111 translation.js:120 translation.js:124 translation.js:128
#: translation.js:132 translation.js:136 translation.js:140 translation.js:144
#: translation.js:148 translation.js:153 translation.js:162 translation.js:166
#: translation.js:170 translation.js:174 translation.js:178 translation.js:182
#: translation.js:186 translation.js:190 translation.js:194 translation.js:198
#: translation.js:202 translation.js:206 translation.js:210 translation.js:214
#: translation.js:218 translation.js:222 translation.js:228 translation.js:242
#: translation.js:534 translation.js:879 translation.js:890 translation.js:903
msgid "Sys-reg-rst"
msgstr ""

#: translation.js:50
msgid ""
"Sys-reg-rst-02-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:51 translation.js:82 translation.js:87 translation.js:100
#: translation.js:104 translation.js:108 translation.js:113 translation.js:126
#: translation.js:130 translation.js:134 translation.js:138 translation.js:142
#: translation.js:146 translation.js:150 translation.js:155 translation.js:168
#: translation.js:172 translation.js:176 translation.js:180 translation.js:184
#: translation.js:188 translation.js:192 translation.js:196 translation.js:200
#: translation.js:204 translation.js:208 translation.js:212 translation.js:216
#: translation.js:220 translation.js:223 translation.js:230 translation.js:532
#: translation.js:871 translation.js:878 translation.js:889 translation.js:902
msgid "Sys-reg"
msgstr ""

#: translation.js:52
msgid "Sys-reg-02: Two bits system register"
msgstr ""

#: translation.js:53 translation.js:232 translation.js:531 translation.js:901
msgid "Reg-rst"
msgstr "Reg-rst"

#: translation.js:54
msgid "Reg-rst-02: Two bits Register with load and reset inputs"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:55
msgid "2-to-1 Multplexer (2-bit channels)"
msgstr ""

#: translation.js:56
msgid "2-to-1 Multplexer (1-bit channels)"
msgstr ""

#: translation.js:57
msgid "OR2: Two bits input OR gate"
msgstr ""

#: translation.js:58
msgid "Two bits input And gate"
msgstr ""

#: translation.js:59
msgid "NOT gate (Verilog implementation)"
msgstr ""

#: translation.js:60
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr ""

#: translation.js:61
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr ""

#: translation.js:62
msgid "Sys-reg-rst-02: Two bits system register with reset"
msgstr ""

#: translation.js:63
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr ""

#: translation.js:64
msgid "Channel A"
msgstr ""

#: translation.js:65
msgid "Channel B"
msgstr ""

#: translation.js:66
msgid "Input"
msgstr ""

#: translation.js:67
msgid "Output"
msgstr ""

#: translation.js:68 translation.js:89 translation.js:115 translation.js:157
#: translation.js:226 translation.js:239 translation.js:530 translation.js:576
#: translation.js:621 translation.js:716 translation.js:900
msgid "Reg"
msgstr ""

#: translation.js:69
msgid "Reg-02: Two bits Register with load input"
msgstr ""

#: translation.js:70 translation.js:533
msgid "Sys-reg-dff"
msgstr ""

#: translation.js:71
msgid ""
"Sys-reg-dff-02: Two bits system register implemented directly from two D "
"Flip-Flops"
msgstr ""

#: translation.js:72
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Verilog "
"implementation"
msgstr ""

#: translation.js:73
msgid "Parameter: Initial value"
msgstr ""

#: translation.js:74
msgid "System clock"
msgstr ""

#: translation.js:75
msgid "Input data"
msgstr ""

#: translation.js:76
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:77
msgid "Not connected"
msgstr ""

#: translation.js:79
msgid "2-to-1 Multplexer (2-bit channels). Verilog implementation"
msgstr ""

#: translation.js:81
msgid ""
"Sys-reg-rst-03-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:83
msgid "Sys-reg-3: 3 bits system register"
msgstr ""

#: translation.js:86
msgid ""
"Sys-reg-rst-04-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:88
msgid "Sys-reg-4: 4 bits system register"
msgstr ""

#: translation.js:90
msgid "Reg-4: 4 bits Register with load input"
msgstr ""

#: translation.js:91
msgid "2-to-1 Multplexer (4-bit channels)"
msgstr ""

#: translation.js:92
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr ""

#: translation.js:93
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr ""

#: translation.js:95
#, fuzzy
msgid "Sys-reg-rst-04: Two bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:96
msgid "2-to-1 Multplexer (4-bit channels). Verilog implementation"
msgstr ""

#: translation.js:97
msgid "Generic: 4-bits generic constant (0-15)"
msgstr ""

#: translation.js:99
#, fuzzy
msgid ""
"Sys-reg-rst-5-verilog: 5 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:101
msgid "Sys-reg-5: 5 bits system register"
msgstr ""

#: translation.js:103
#, fuzzy
msgid ""
"Sys-reg-rst-6-verilog: 6 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:105
msgid "Sys-reg-6: 6 bits system register"
msgstr ""

#: translation.js:107
#, fuzzy
msgid ""
"Sys-reg-rst-7-verilog: 7 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:109
msgid "Sys-reg-7: 7 bits system register"
msgstr ""

#: translation.js:112
#, fuzzy
msgid ""
"Sys-reg-rst-08-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:114
msgid "Sys-reg-8: 8 bits system register"
msgstr ""

#: translation.js:116
msgid "Reg-8: 8 bits Register with load input"
msgstr ""

#: translation.js:117
msgid "2-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:118
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr ""

#: translation.js:119
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""

#: translation.js:121
#, fuzzy
msgid "Sys-reg-rst-8: 8 bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:122
msgid "2-to-1 Multplexer (8-bit channels). Verilog implementation"
msgstr ""

#: translation.js:123
msgid "Generic: 8-bits generic constant (0-255)"
msgstr ""

#: translation.js:125
#, fuzzy
msgid ""
"Sys-reg-rst-9-verilog: 9 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:127
msgid "Sys-reg-9: 9 bits system register"
msgstr ""

#: translation.js:129
#, fuzzy
msgid ""
"Sys-reg-rst-10-verilog: 10 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:131
msgid "Sys-reg-10: 10 bits system register"
msgstr ""

#: translation.js:133
#, fuzzy
msgid ""
"Sys-reg-rst-11-verilog: 11 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:135
msgid "Sys-reg-11: 11 bits system register"
msgstr ""

#: translation.js:137
#, fuzzy
msgid ""
"Sys-reg-rst-12-verilog: 12 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:139
msgid "Sys-reg-12: 12 bits system register"
msgstr ""

#: translation.js:141
#, fuzzy
msgid ""
"Sys-reg-rst-13-verilog: 13 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:143
msgid "Sys-reg-13: 13 bits system register"
msgstr ""

#: translation.js:145
#, fuzzy
msgid ""
"Sys-reg-rst-14-verilog: 14 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:147
msgid "Sys-reg-14: 14 bits system register"
msgstr ""

#: translation.js:149
#, fuzzy
msgid ""
"Sys-reg-rst-15-verilog: 15 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:151
msgid "Sys-reg-15: 15 bits system register"
msgstr ""

#: translation.js:154
#, fuzzy
msgid ""
"Sys-reg-rst-16-verilog: 16 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:156
msgid "Sys-reg-16: 16 bits system register"
msgstr ""

#: translation.js:158
msgid "Reg-16: 16 bits Register with load input"
msgstr ""

#: translation.js:159
msgid "2-to-1 Multplexer (16-bit channels)"
msgstr ""

#: translation.js:160
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""

#: translation.js:161
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:163
#, fuzzy
msgid "Sys-reg-rst-16: 16 bits system register with reset"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:164
msgid "2-to-1 Multplexer (16-bit channels). Verilog implementation"
msgstr ""

#: translation.js:165
msgid "Generic: 16-bits generic constant"
msgstr ""

#: translation.js:167
#, fuzzy
msgid ""
"Sys-reg-rst-17-verilog: 17 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:169
msgid "Sys-reg-17: 17 bits system register"
msgstr ""

#: translation.js:171
#, fuzzy
msgid ""
"Sys-reg-rst-18-verilog: 18 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:173
msgid "Sys-reg-18: 18 bits system register"
msgstr ""

#: translation.js:175
#, fuzzy
msgid ""
"Sys-reg-rst-19-verilog: 19 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:177
msgid "Sys-reg-19: 19 bits system register"
msgstr ""

#: translation.js:179
#, fuzzy
msgid ""
"Sys-reg-rst-20-verilog: 20 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:181
msgid "Sys-reg-20: 20 bits system register"
msgstr ""

#: translation.js:183
#, fuzzy
msgid ""
"Sys-reg-rst-21-verilog: 21 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:185
msgid "Sys-reg-21: 21 bits system register"
msgstr ""

#: translation.js:187
#, fuzzy
msgid ""
"Sys-reg-rst-22-verilog: 22 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:189
msgid "Sys-reg-22: 22 bits system register"
msgstr ""

#: translation.js:191
#, fuzzy
msgid ""
"Sys-reg-rst-23-verilog: 23 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:193
msgid "Sys-reg-23: 23 bits system register"
msgstr ""

#: translation.js:195
#, fuzzy
msgid ""
"Sys-reg-rst-24-verilog: 24 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:197
msgid "Sys-reg-24: 24 bits system register"
msgstr ""

#: translation.js:199
#, fuzzy
msgid ""
"Sys-reg-rst-25-verilog: 25 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:201
msgid "Sys-reg-25: 25 bits system register"
msgstr ""

#: translation.js:203
#, fuzzy
msgid ""
"Sys-reg-rst-26-verilog: 26 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:205
msgid "Sys-reg-26: 26 bits system register"
msgstr ""

#: translation.js:207
#, fuzzy
msgid ""
"Sys-reg-rst-27-verilog: 27 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:209
msgid "Sys-reg-27: 27 bits system register"
msgstr ""

#: translation.js:211
#, fuzzy
msgid ""
"Sys-reg-rst-28-verilog: 28 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:213
msgid "Sys-reg-28: 28 bits system register"
msgstr ""

#: translation.js:215
#, fuzzy
msgid ""
"Sys-reg-rst-29-verilog: 29 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:217
msgid "Sys-reg-29: 29 bits system register"
msgstr ""

#: translation.js:219
#, fuzzy
msgid ""
"Sys-reg-rst-30-verilog: 30 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:221
msgid "Sys-reg-30: 30 bits system register"
msgstr ""

#: translation.js:224
msgid "Sys-reg-31: 31 bits system register"
msgstr ""

#: translation.js:227
#, fuzzy
msgid ""
"Reg-03-verilog: 32 bits Register with load input. Verilog implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:229
#, fuzzy
msgid ""
"Sys-reg-rst-32-verilog: 32 bits system register with reset. Verilog "
"implementation"
msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#: translation.js:231
msgid "Sys-reg-32: 32 bits system register"
msgstr ""

#: translation.js:233
msgid "Reg-rst-32: 32 bits Register with load and reset inputs"
msgstr ""

#: translation.js:234
msgid "Sys-reg-rst-32: 32 bits system register with reset"
msgstr ""

#: translation.js:235
msgid "2-to-1 Multplexer (32-bit channels)"
msgstr ""

#: translation.js:236
msgid "Bus32-Join-quarter: Join the four buses into an 32-bits Bus"
msgstr ""

#: translation.js:237
msgid "Bus32-Split-quarter: Split the 32-bits bus into four buses of 8 wires"
msgstr ""

#: translation.js:238
msgid "Generic: 32-bits generic constant"
msgstr ""

#: translation.js:240
msgid "Reg-32: 32 bits Register with load input"
msgstr ""

#: translation.js:241
msgid "2-to-1 Multplexer (32-bit channels). Verilog implementation"
msgstr ""

#: translation.js:243 translation.js:244 translation.js:917 translation.js:918
msgid "02-Bits"
msgstr ""

#: translation.js:245 translation.js:292 translation.js:919 translation.js:963
msgid "Left"
msgstr ""

#: translation.js:246 translation.js:293 translation.js:920 translation.js:964
msgid "Right"
msgstr ""

#: translation.js:247 translation.js:274 translation.js:294 translation.js:311
msgid "Verilog"
msgstr "Verilog"

#: translation.js:248 translation.js:922
msgid "SregL-ld-rst"
msgstr ""

#: translation.js:249
msgid ""
"SregL-ld-rst-02: Two bits Shift register to the left with load and reset "
"inputs"
msgstr ""

#: translation.js:250
msgid "SL1: Shift  a 2-bit value one bit left. LSB is filled with "
msgstr ""

#: translation.js:251
msgid ""
"Combinational  \n"
"Shift-right"
msgstr ""

#: translation.js:252 translation.js:921
msgid "SregL-ld"
msgstr ""

#: translation.js:253
msgid "SregL-ld-02: Two bits Shift register to the left with load input"
msgstr ""

#: translation.js:254
msgid ""
"Combinational  \n"
"Shift-left"
msgstr ""

#: translation.js:255 translation.js:924
msgid "Sys-SregL-ld-rst"
msgstr ""

#: translation.js:256
msgid ""
"Sys-SregL-ld-rst-02: Two bits System Shift register to the left, with load "
"and reset"
msgstr ""

#: translation.js:257
msgid ""
"Data to load from the  \n"
"outside"
msgstr ""

#: translation.js:258
msgid "Shifted internal data"
msgstr ""

#: translation.js:259
msgid "Mux-2-1"
msgstr ""

#: translation.js:260
msgid ""
"Selects which data to load  \n"
"into the register:  \n"
"* load=0: Shifted data\n"
"* load=1: External data"
msgstr ""

#: translation.js:261
msgid "Load external data"
msgstr ""

#: translation.js:262
msgid "External data"
msgstr ""

#: translation.js:263
msgid "Serial input"
msgstr ""

#: translation.js:264 translation.js:923
msgid "Sys-SregL-ld"
msgstr ""

#: translation.js:265
msgid "Sys-SregL-ld-02: Two bits System Shift register to the left, with load"
msgstr ""

#: translation.js:266
msgid "SregL-ld-rst-verilog"
msgstr ""

#: translation.js:267
msgid ""
"SregL-ld-rst-02-verilog: Two bits Shift register to the left with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:268
msgid "SregL-ld-verilog"
msgstr ""

#: translation.js:269
msgid ""
"SregL-ld-02-verilog: Two bits Shift register to the left with load input. "
"Verilog implementation"
msgstr ""

#: translation.js:270
msgid "Sys-SregL-ld-rst-verilog"
msgstr ""

#: translation.js:271
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load and reset. Verilog implementation"
msgstr ""

#: translation.js:272
msgid "Sys-SregL-ld-verilog"
msgstr ""

#: translation.js:273
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:275 translation.js:947
msgid "SregR-ld-rst"
msgstr ""

#: translation.js:276
msgid ""
"SregR-ld-rst-02: Two bits Shift register to the right with load and reset "
"inputs"
msgstr ""

#: translation.js:277
msgid "SR1: Shift  a 2-bit value one bit right. MSB is filled with in"
msgstr ""

#: translation.js:278 translation.js:946
msgid "SregR-ld"
msgstr ""

#: translation.js:279
msgid "SregR-ld-02: Two bits Shift register to the right with load input"
msgstr ""

#: translation.js:280 translation.js:949
msgid "Sys-SregR-ld-rst"
msgstr ""

#: translation.js:281
msgid ""
"Sys-SregR-ld-rst-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:282 translation.js:948
msgid "Sys-SregR-ld"
msgstr ""

#: translation.js:283
msgid "Sys-SregR-ld-02: Two bits System Shift register to the right, with load"
msgstr ""

#: translation.js:284
msgid "SregR-ld-rst-verilog"
msgstr ""

#: translation.js:285
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:286
msgid "SregR-ld-verilog"
msgstr ""

#: translation.js:287
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load "
"input. Verilog implementation"
msgstr ""

#: translation.js:288
msgid "Sys-SregR-ld-rst-verilog"
msgstr ""

#: translation.js:289
msgid ""
"Sys-SregR-ld-rst-02-verilog: Two bits System Shift register to the right, "
"with reset and load. Verilog implementation"
msgstr ""

#: translation.js:290
msgid "Sys-SregR-ld-verilog"
msgstr ""

#: translation.js:291
msgid ""
"Sys-SregR-ld-02-verilog: Two bits System Shift register to the right, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:295 translation.js:966
msgid "SregL-rst"
msgstr ""

#: translation.js:296
msgid "SregL-rst-02: Two bits Shift register to the left, with reset"
msgstr ""

#: translation.js:297 translation.js:965
msgid "SregL"
msgstr ""

#: translation.js:298
msgid "SregL-02: Two bits Shift register to the left"
msgstr ""

#: translation.js:299
msgid "Sys-SregL-rst"
msgstr ""

#: translation.js:300
msgid ""
"Sys-SregL-rst-02: Two bits System Shift register to the left, with reset"
msgstr ""

#: translation.js:301
msgid "Sys-SregL"
msgstr ""

#: translation.js:302
msgid "Sys-SregL-02: Two bits System Shift register to the left"
msgstr ""

#: translation.js:303
msgid "SregL-rst-verilog"
msgstr ""

#: translation.js:304
msgid ""
"SregL-rst-02-verilog: Two bits Shift register to the left, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:305
msgid "SregL-verilog"
msgstr ""

#: translation.js:306
msgid ""
"SregL-02-verilog: Two bits Shift register to the left. Verilog iplementation"
msgstr ""

#: translation.js:307
msgid "Sys-SregL-rst-verilog"
msgstr ""

#: translation.js:308
msgid ""
"Sys-SregL-rst-02-verilog: Two bits System Shift register to the left, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:309
msgid "Sys-SregL-verilog"
msgstr ""

#: translation.js:310
msgid ""
"Sys-SregL-02: Two bits System Shift register to the left. Verilog "
"implementation"
msgstr ""

#: translation.js:312 translation.js:982
msgid "SregR-rst"
msgstr ""

#: translation.js:313
msgid "SregR-rst-02: Two bits Shift register to the right, with reset"
msgstr ""

#: translation.js:314 translation.js:981
msgid "SregR"
msgstr ""

#: translation.js:315
msgid "SregR-02: Two bits Shift register to the right"
msgstr ""

#: translation.js:316
msgid "Sys-SregR-rst"
msgstr ""

#: translation.js:317
msgid ""
"Sys-SregR-rst-02: Two bits System Shift register to the right, with reset"
msgstr ""

#: translation.js:318
msgid "Sys-SregR"
msgstr ""

#: translation.js:319
msgid "Sys-SregR-02: Two bits System Shift register to the right"
msgstr ""

#: translation.js:320
msgid "SregR-rst-verilog"
msgstr ""

#: translation.js:321
msgid ""
"SregR-rst-02-verilog: Two bits Shift register to the right, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:322
msgid "SregR-verilog"
msgstr ""

#: translation.js:323
msgid ""
"SregR-02-verilog: Two bits Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:324
msgid "Sys-SregR-rst-verilog"
msgstr ""

#: translation.js:325
msgid ""
"Sys-SregR-rst-02-verilog: Two bits System Shift register to the right, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:326
msgid "Sys-SregR-verilog"
msgstr ""

#: translation.js:327
msgid ""
"Sys-SregR-02-verilog: Two bits System Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:328
msgid "TESTs"
msgstr ""

#: translation.js:329
msgid "00-Index"
msgstr ""

#: translation.js:330
msgid "System - D Flip-flop. Capture data every system clock cycle"
msgstr ""

#: translation.js:331
msgid "# INDEX: IceRegs Collection"
msgstr ""

#: translation.js:332
msgid "## Regs"
msgstr ""

#: translation.js:333
msgid "### 2-bits"
msgstr ""

#: translation.js:334
msgid "## SRegs"
msgstr ""

#: translation.js:335
msgid "### 3-bits"
msgstr ""

#: translation.js:336
msgid "### 4-bits"
msgstr ""

#: translation.js:337
msgid "### 5-bits"
msgstr ""

#: translation.js:338
msgid "### 6-bits"
msgstr ""

#: translation.js:339
msgid "### 7-bits"
msgstr ""

#: translation.js:340
msgid "### 16-bits"
msgstr ""

#: translation.js:341
msgid "### 8-bits"
msgstr ""

#: translation.js:342
msgid "### 32-bits"
msgstr ""

#: translation.js:343
msgid ""
"Sys-reg-dff  \n"
"(Didactic purposes)"
msgstr ""

#: translation.js:344
msgid "## SRegs-ld"
msgstr ""

#: translation.js:345
#, fuzzy
msgid "### 12-bits"
msgstr "02-bits"

#: translation.js:346
#, fuzzy
msgid "### 20-bits"
msgstr "02-bits"

#: translation.js:347
#, fuzzy
msgid "### 24-bits"
msgstr "02-bits"

#: translation.js:348
#, fuzzy
msgid "### 28-bits"
msgstr "02-bits"

#: translation.js:349
#, fuzzy
msgid "### 31-bits"
msgstr "02-bits"

#: translation.js:350
#, fuzzy
msgid "### 30-bits"
msgstr "02-bits"

#: translation.js:351
#, fuzzy
msgid "### 29-bits"
msgstr "02-bits"

#: translation.js:352
#, fuzzy
msgid "### 27-bits"
msgstr "02-bits"

#: translation.js:353
#, fuzzy
msgid "### 26-bits"
msgstr "02-bits"

#: translation.js:354
#, fuzzy
msgid "### 25-bits"
msgstr "02-bits"

#: translation.js:355
#, fuzzy
msgid "### 23-bits"
msgstr "02-bits"

#: translation.js:356
#, fuzzy
msgid "### 22-bits"
msgstr "02-bits"

#: translation.js:357
#, fuzzy
msgid "### 21-bits"
msgstr "02-bits"

#: translation.js:358
#, fuzzy
msgid "### 19-bits"
msgstr "02-bits"

#: translation.js:359
#, fuzzy
msgid "### 18-bits"
msgstr "02-bits"

#: translation.js:360
#, fuzzy
msgid "### 17-bits"
msgstr "02-bits"

#: translation.js:361
#, fuzzy
msgid "### 15-bits"
msgstr "02-bits"

#: translation.js:362
#, fuzzy
msgid "### 14-bits"
msgstr "02-bits"

#: translation.js:363
#, fuzzy
msgid "### 13-bits"
msgstr "02-bits"

#: translation.js:364
#, fuzzy
msgid "### 11-bits"
msgstr "02-bits"

#: translation.js:365
#, fuzzy
msgid "### 10-bits"
msgstr "02-bits"

#: translation.js:366
#, fuzzy
msgid "### 9-bits"
msgstr "02-bits"

#: translation.js:367
msgid "01-Sys-Regs-two-values"
msgstr ""

#: translation.js:368
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr ""

#: translation.js:369
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input"
msgstr ""

#: translation.js:370
msgid "D Flip-flop (verilog implementation)"
msgstr ""

#: translation.js:371
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr ""

#: translation.js:372
msgid "FPGA internal pull-up configuration on the input port"
msgstr ""

#: translation.js:373
msgid "Remove the rebound on a mechanical switch"
msgstr ""

#: translation.js:374
msgid "1bit register (implemented in verilog)"
msgstr ""

#: translation.js:375
msgid "16-bits Syscounter with reset"
msgstr ""

#: translation.js:376
msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:377
msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
msgstr ""

#: translation.js:378
msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
msgstr ""

#: translation.js:379
msgid ""
"Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size"
msgstr ""

#: translation.js:380
msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
msgstr ""

#: translation.js:381
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr ""

#: translation.js:382
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr ""

#: translation.js:383
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr ""

#: translation.js:384
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr ""

#: translation.js:385
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr ""

#: translation.js:386
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr ""

#: translation.js:387
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""

#: translation.js:388
msgid "XOR gate: two bits input xor gate"
msgstr ""

#: translation.js:389
msgid "Constant bit 0"
msgstr ""

#: translation.js:390
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr ""

#: translation.js:391
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr ""

#: translation.js:392
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input"
msgstr ""

#: translation.js:393
msgid "Sync 1-bit input with the system clock domain"
msgstr ""

#: translation.js:394
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""

#: translation.js:395
msgid "1-bit generic constant (0/1)"
msgstr ""

#: translation.js:396
msgid ""
"Data Ledoscope. 2 samples of 2bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:397
msgid "Generic component with clk input"
msgstr ""

#: translation.js:398
msgid "Reg: 1-Bit register"
msgstr ""

#: translation.js:399
msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
msgstr ""

#: translation.js:400
msgid ""
"System TFF with toggle input: It toogles on every system cycle if the input "
"is active"
msgstr ""

#: translation.js:401
msgid "RS-FF-set. RS Flip-flop with priority set"
msgstr ""

#: translation.js:402
msgid "Constant bit 1"
msgstr ""

#: translation.js:403
msgid ""
"## Example. Sys-Reg: Two values\n"
"\n"
"This circuit generates two values of 2-bts: 2 and 1. The first value (1)  is "
"generated at cycle 0 and the  \n"
"second value (2) at cycle 1 \n"
"The two captured values can be observed with the Data LEDOscope"
msgstr ""

#: translation.js:404
msgid "Initial value: cycle 0"
msgstr ""

#: translation.js:405
msgid "2-bits Sys-Reg"
msgstr ""

#: translation.js:406
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores two samples taken at the first two cycles  \n"
"(cycle 0 and cycle 1)"
msgstr ""

#: translation.js:407
msgid ""
"Select the 2-bit sample to show  \n"
"on the LEDs (sample 0 or sample 1)"
msgstr ""

#: translation.js:408
msgid "Showing the sample 0"
msgstr ""

#: translation.js:409
msgid "Value for cycles >= 1"
msgstr ""

#: translation.js:410
msgid "Button state signal"
msgstr ""

#: translation.js:411
msgid "Tic: button pressed"
msgstr ""

#: translation.js:412
msgid "Rising edge detector"
msgstr ""

#: translation.js:413
msgid "Pull up on/off"
msgstr ""

#: translation.js:414
msgid "Not on/off"
msgstr ""

#: translation.js:415
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""

#: translation.js:416
msgid "Input signal"
msgstr ""

#: translation.js:417
msgid ""
"Current signal  \n"
"state"
msgstr ""

#: translation.js:418
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""

#: translation.js:419
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""

#: translation.js:420
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""

#: translation.js:421
msgid ""
"# D Flip-Flop  \n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:422
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""

#: translation.js:423
msgid "Synchronization stage"
msgstr ""

#: translation.js:424
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""

#: translation.js:425
msgid "Debouncing stage"
msgstr ""

#: translation.js:426
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""

#: translation.js:427
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""

#: translation.js:428
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""

#: translation.js:429
msgid "Edge detector"
msgstr ""

#: translation.js:430
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""

#: translation.js:431
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""

#: translation.js:432
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""

#: translation.js:433
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""

#: translation.js:434
msgid "Stable output"
msgstr ""

#: translation.js:435
msgid "Counter"
msgstr ""

#: translation.js:436
msgid "Initial value"
msgstr ""

#: translation.js:437
msgid ""
"Reset input: Active high  \n"
"When rst = 1, the DFF is reset to 0"
msgstr ""

#: translation.js:438
msgid "Data input"
msgstr ""

#: translation.js:439
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""

#: translation.js:440
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""

#: translation.js:441
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""

#: translation.js:442
msgid "In any other case the output is 0"
msgstr ""

#: translation.js:443
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""

#: translation.js:444
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""

#: translation.js:445
msgid ""
"Select which sample is shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:446
msgid "Sample 0"
msgstr ""

#: translation.js:447
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 1)"
msgstr ""

#: translation.js:448
msgid "Enable the capture "
msgstr ""

#: translation.js:449
msgid "This signal is 1 initially"
msgstr ""

#: translation.js:450
msgid "RS-flip-flop"
msgstr ""

#: translation.js:451
msgid "Cycle number: 0-1"
msgstr ""

#: translation.js:452
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 3"
msgstr ""

#: translation.js:453
msgid "4-cycles with pulse"
msgstr ""

#: translation.js:454
msgid "Sample 1"
msgstr ""

#: translation.js:455
msgid ""
"Sample number currently  \n"
"displayed"
msgstr ""

#: translation.js:456
msgid "Mux 2-1"
msgstr ""

#: translation.js:457
msgid ""
"D Flip-flip\n"
"(System)"
msgstr ""

#: translation.js:458
msgid "Priority on set"
msgstr ""

#: translation.js:459 translation.js:592
msgid "02-Sys-Regs-four-values"
msgstr ""

#: translation.js:460
msgid ""
"Data Ledoscope. 4 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:461
msgid "Reg-x08: 8-bits register"
msgstr ""

#: translation.js:462
msgid "Reg-x04: 4-bits register"
msgstr ""

#: translation.js:463
msgid "2-bits Syscounter"
msgstr ""

#: translation.js:464
msgid "Inc1-2bit: Increment a 2-bits number by one"
msgstr ""

#: translation.js:465
msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
msgstr ""

#: translation.js:466
msgid "Adder-2bits: Adder of two operands of 2 bits"
msgstr ""

#: translation.js:467
msgid "DFF-02: Two D flip-flops in paralell"
msgstr ""

#: translation.js:468
msgid "4-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:469
msgid "Counter-x02: 2-bits counter"
msgstr ""

#: translation.js:470
msgid "OR-BUS2: OR gate with 2-bits bus input"
msgstr ""

#: translation.js:471
msgid ""
"## Example. Sys-Reg: Four values\n"
"\n"
"This circuit generates four values of 8-bts: 0x80, 0x20, 0x08, and 0x02 in "
"the cycles 0,1,2 and 3 respectivelly\n"
"The four captured values can be observed with the Data LEDOscope block"
msgstr ""

#: translation.js:472
msgid "8-bits Sys-Reg"
msgstr ""

#: translation.js:473
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores four samples taken at the first four cycles  \n"
"(cycle 0 - cycle 3)"
msgstr ""

#: translation.js:474
msgid ""
"Select the 8-bit sample to show  \n"
"on the LEDs"
msgstr ""

#: translation.js:475
msgid "Value for cycles >= 3"
msgstr ""

#: translation.js:476
msgid ""
"Show the stable value  \n"
"(permanent regime)"
msgstr ""

#: translation.js:477
msgid ""
"The first four samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 3)"
msgstr ""

#: translation.js:478
msgid "Cycle number: 0-3"
msgstr ""

#: translation.js:479
msgid "Sample 2"
msgstr ""

#: translation.js:480
msgid "Sample 3"
msgstr ""

#: translation.js:481
msgid "Priority for the set"
msgstr ""

#: translation.js:482
msgid "03-Sys-Regs-rst-two-values"
msgstr ""

#: translation.js:483
msgid ""
"start: Start signal: It goes from 1 to 0 when the system clock starts. 1 "
"cycle pulse witch"
msgstr ""

#: translation.js:484
msgid ""
"## Example 3: Stream of two 8-bit values with reset\n"
"\n"
"A string of two values, 0x55 and 0xAA is generated. Then the register  \n"
"is **reset** to its initial value (0x55) and the sequence is generated again"
msgstr ""

#: translation.js:485
msgid "Cycle 1"
msgstr ""

#: translation.js:486
msgid "Cycle 0"
msgstr ""

#: translation.js:487
msgid "Rst=1 in cycle 1"
msgstr ""

#: translation.js:488
msgid ""
"LEDOscope  \n"
"(4 samples)"
msgstr ""

#: translation.js:489
msgid ""
"Showing sample 0  \n"
"on the LEDs"
msgstr ""

#: translation.js:490
msgid ""
"The sequence is restared  \n"
"in cycle 2"
msgstr ""

#: translation.js:491
msgid ""
"| cycle 0 | cycle 1 | cycle 2 | cycle 3 |\n"
"|---------|---------|---------|---------|\n"
"|  55     |   AA    |   55    |   AA    |"
msgstr ""

#: translation.js:492
msgid "Reset"
msgstr ""

#: translation.js:493
msgid "Initial value: 1"
msgstr ""

#: translation.js:494
msgid "Initial value: 0"
msgstr ""

#: translation.js:495
msgid "Falling edge"
msgstr ""

#: translation.js:497
msgid "SReg"
msgstr ""

#: translation.js:498
msgid "SReg-ld"
msgstr ""

#: translation.js:535 translation.js:536 translation.js:542 translation.js:543
#: translation.js:547 translation.js:555 translation.js:556 translation.js:579
#: translation.js:582 translation.js:583 translation.js:590 translation.js:591
#: translation.js:612 translation.js:613 translation.js:624 translation.js:627
#: translation.js:628 translation.js:635 translation.js:636 translation.js:651
#: translation.js:652 translation.js:662 translation.js:663 translation.js:674
#: translation.js:675 translation.js:685 translation.js:686 translation.js:696
#: translation.js:697 translation.js:707 translation.js:708 translation.js:719
#: translation.js:722 translation.js:723 translation.js:730 translation.js:731
#: translation.js:746 translation.js:747 translation.js:758 translation.js:759
#: translation.js:770 translation.js:771 translation.js:782 translation.js:783
#: translation.js:794 translation.js:795 translation.js:806 translation.js:807
#: translation.js:818 translation.js:819 translation.js:830 translation.js:831
#: translation.js:841 translation.js:851 translation.js:852 translation.js:862
#: translation.js:863 translation.js:872 translation.js:880 translation.js:881
#: translation.js:891 translation.js:892 translation.js:904 translation.js:905
#: translation.js:911 translation.js:912 translation.js:925 translation.js:926
#: translation.js:931 translation.js:932 translation.js:950 translation.js:951
#: translation.js:956 translation.js:957 translation.js:969 translation.js:970
#: translation.js:975 translation.js:976 translation.js:985 translation.js:986
msgid "Alhambra-II"
msgstr ""

#: translation.js:537 translation.js:540 translation.js:544 translation.js:548
#: translation.js:551 translation.js:557 translation.js:573 translation.js:580
#: translation.js:584 translation.js:586 translation.js:598 translation.js:603
#: translation.js:608 translation.js:614 translation.js:619 translation.js:625
#: translation.js:629 translation.js:631 translation.js:637 translation.js:645
#: translation.js:653 translation.js:658 translation.js:664 translation.js:670
#: translation.js:676 translation.js:681 translation.js:687 translation.js:692
#: translation.js:698 translation.js:703 translation.js:709 translation.js:714
#: translation.js:720 translation.js:724 translation.js:726 translation.js:732
#: translation.js:739 translation.js:748 translation.js:754 translation.js:760
#: translation.js:766 translation.js:772 translation.js:778 translation.js:784
#: translation.js:790 translation.js:796 translation.js:802 translation.js:808
#: translation.js:814 translation.js:820 translation.js:826 translation.js:832
#: translation.js:837 translation.js:842 translation.js:847 translation.js:853
#: translation.js:858 translation.js:864 translation.js:869 translation.js:873
#: translation.js:882 translation.js:884 translation.js:893 translation.js:898
#: translation.js:906 translation.js:909 translation.js:913 translation.js:915
#: translation.js:927 translation.js:929 translation.js:933 translation.js:944
#: translation.js:952 translation.js:954 translation.js:958 translation.js:961
#: translation.js:971 translation.js:973 translation.js:977 translation.js:979
#: translation.js:987 translation.js:989 translation.js:991 translation.js:993
msgid "01-manual-test"
msgstr ""

#: translation.js:538
msgid ""
"# TEST: 2-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:539
msgid "Next"
msgstr ""

#: translation.js:541
msgid ""
"# TEST: 2-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:545
msgid "2bits constant value: 0"
msgstr ""

#: translation.js:546
msgid ""
"# TEST: 2-bits Sys-reg-dff: Manual testing\n"
"\n"
msgstr ""

#: translation.js:549
msgid "2bits constant value: 3"
msgstr ""

#: translation.js:550
msgid ""
"# TEST: 2-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:552
msgid ""
"# TEST: 2-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:553 translation.js:577 translation.js:588 translation.js:601
#: translation.js:610 translation.js:622 translation.js:633 translation.js:649
#: translation.js:660 translation.js:672 translation.js:683 translation.js:694
#: translation.js:705 translation.js:717 translation.js:728 translation.js:744
#: translation.js:756 translation.js:768 translation.js:780 translation.js:792
#: translation.js:804 translation.js:816 translation.js:828 translation.js:839
#: translation.js:849 translation.js:860
msgid "Sys-Reg"
msgstr ""

#: translation.js:554 translation.js:578 translation.js:589 translation.js:602
#: translation.js:611 translation.js:634 translation.js:650 translation.js:661
#: translation.js:673 translation.js:684 translation.js:695 translation.js:706
#: translation.js:718 translation.js:729 translation.js:745 translation.js:757
#: translation.js:769 translation.js:781 translation.js:793 translation.js:805
#: translation.js:817 translation.js:829 translation.js:840 translation.js:850
#: translation.js:861
#, fuzzy
msgid "Sys-Reg-rst"
msgstr "Reg-rst"

#: translation.js:558
msgid ""
"Data Ledoscope. 2 samples of 4bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:559
msgid "System TFF: It toogles its output on every system cycle"
msgstr ""

#: translation.js:560
msgid "Counter-x01: 1-bit counter"
msgstr ""

#: translation.js:561
msgid "UINT8-4bits:  Extend a 4-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:562
msgid "4bits constant value: 0"
msgstr ""

#: translation.js:563
msgid "UINT4-3bit:  Extend a 3-bit unsigned integer to 4-bits "
msgstr ""

#: translation.js:564
msgid "Bus4-Join-1-3: Join the two buses into a 4-bits Bus"
msgstr ""

#: translation.js:565
msgid "3bits constant value: 7"
msgstr ""

#: translation.js:566
msgid "Generic: 3-bits generic constant (0-7)"
msgstr ""

#: translation.js:567
msgid ""
"# TEST: 3-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:568
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 and 1)"
msgstr ""

#: translation.js:569
msgid "T flip-flop"
msgstr ""

#: translation.js:570
msgid "Cycle number: 0 and 1"
msgstr ""

#: translation.js:571
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 1"
msgstr ""

#: translation.js:572
msgid "2-cycles with pulse"
msgstr ""

#: translation.js:574
msgid "Bus4-Split-1-3: Split the 4-bits bus into two: 1-bit and 3-bits buses"
msgstr ""

#: translation.js:575
msgid ""
"# TEST: 3-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:581
msgid ""
"# TEST: 4-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:585
msgid ""
"# TEST: 4-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:587
msgid ""
"# TEST: 4-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:593
msgid "Generic: 5-bits generic constant (0-31)"
msgstr ""

#: translation.js:594
msgid "UINT8-5bits:  Extend a 5-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:595
msgid "Bus8-Join-3-5: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:596
msgid "3bits constant value: 0"
msgstr ""

#: translation.js:597
msgid ""
"# TEST: 5-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:599
msgid ""
"Data Ledoscope. 2 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:600
msgid ""
"# TEST: 5-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:604
msgid "Generic: 6-bits generic constant (0-63)"
msgstr ""

#: translation.js:605
msgid "UINT8-6bits:  Extend a 6-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:606
msgid "Bus8-Join-2-6: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:607
msgid ""
"# TEST: 6-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:609
msgid ""
"# TEST: 6-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:615
msgid "UINT8-7bits:  Extend a 7-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:616
msgid "Bus7-Join-1-7: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:617
msgid "Generic: 7-bits generic constant (0-127)"
msgstr ""

#: translation.js:618
msgid ""
"# TEST: 7-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:620
msgid ""
"# TEST: 7-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:623
#, fuzzy
msgid "Sys-Reg-Rst"
msgstr "Reg-rst"

#: translation.js:626
msgid ""
"# TEST: 8-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:630
msgid ""
"# TEST: 8-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:632
msgid ""
"# TEST: 8-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:638
msgid ""
"Display16-8: Display a 16-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:639
msgid "UINT16-9bits:  Extend a 9-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:640
msgid "7bits constant value: 0"
msgstr ""

#: translation.js:641
msgid "Bus16-Join-7-9: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:642
msgid "Generic: 9-bits generic constant"
msgstr ""

#: translation.js:643
msgid ""
"# TEST: 9-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:644
msgid ""
"Byte 0  \n"
"(least significant)  "
msgstr ""

#: translation.js:646
msgid ""
"Data Ledoscope. 2 samples of 16bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:647
msgid "Reg-x16: 16bits register"
msgstr ""

#: translation.js:648
msgid ""
"# TEST: 9-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:654
msgid "UINT16-10bits:  Extend a 10-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:655
msgid "6bits constant value: 0"
msgstr ""

#: translation.js:656
msgid "Bus16-Join-6-10: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:657
msgid ""
"# TEST: 10-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:659
msgid ""
"# TEST: 10-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:665
msgid "UINT16-11bits:  Extend a 11-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:666
msgid "Bus16-Join-5-11: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:667
msgid "5bits constant value: 0"
msgstr ""

#: translation.js:668
msgid "Generic: 11-bits generic constant"
msgstr ""

#: translation.js:669
msgid ""
"# TEST: 11-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:671
msgid ""
"# TEST: 11-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:677
msgid "UINT16-12bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:678
msgid "Bus16-Join-4-12: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:679
msgid "Generic: 12-bits generic constant (0-4095)"
msgstr ""

#: translation.js:680
msgid ""
"# TEST: 12-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:682
msgid ""
"# TEST: 12-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:688
msgid "UINT16-13bits:  Extend a 13-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:689
msgid "Bus16-Join-3-13: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:690
msgid "Generic: 13-bits generic constant"
msgstr ""

#: translation.js:691
msgid ""
"# TEST: 13-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:693
msgid ""
"# TEST: 13-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:699
msgid "UINT16-14bits:  Extend a 14-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:700
msgid "Bus16-Join-2-14: Join the two buses into a 16-bits Bus"
msgstr ""

#: translation.js:701
msgid "Generic: 14-bits generic constant"
msgstr ""

#: translation.js:702
msgid ""
"# TEST: 14-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:704
msgid ""
"# TEST: 14-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:710
msgid "UINT16-15bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr ""

#: translation.js:711
msgid "Bus16-Join-1-15: Join the two buses into a 16-bits Bus"
msgstr ""

#: translation.js:712
msgid "Generic: 15-bits generic constant"
msgstr ""

#: translation.js:713
msgid ""
"# TEST: 15-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:715
msgid ""
"# TEST: 15-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:721
msgid ""
"# TEST: 16-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:725
msgid ""
"# TEST: 16-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:727
msgid ""
"# TEST: 16-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:733
msgid ""
"Display32-8: Display a 32-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:734
msgid "UINT32-17bits:  Extend a 17-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:735
msgid "Bus32-Join-15-17: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:736
msgid "15bits constant value: 0"
msgstr ""

#: translation.js:737
msgid "Generic: 17-bits generic constant"
msgstr ""

#: translation.js:738
msgid ""
"# TEST: 17-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:740
msgid ""
"Data Ledoscope. 2 samples of 32bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:741
msgid "Reg-x32: 32bits register"
msgstr ""

#: translation.js:742
msgid ""
"# TEST: 17-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:743
msgid ""
"It is 1 if the sample 0 is  \n"
"the current sample"
msgstr ""

#: translation.js:749
msgid "UINT32-18bits:  Extend a 18-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:750
msgid "Bus32-Join-14-18: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:751
msgid "14bits constant value: 0"
msgstr ""

#: translation.js:752
msgid "Generic: 18-bits generic constant"
msgstr ""

#: translation.js:753
msgid ""
"# TEST: 18-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:755
msgid ""
"# TEST: 18-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:761
msgid "UINT32-19bits:  Extend a 19-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:762
msgid "Bus32-Join-13-19: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:763
msgid "13bits constant value: 0"
msgstr ""

#: translation.js:764
msgid "Generic: 19-bits generic constant"
msgstr ""

#: translation.js:765
msgid ""
"# TEST: 19-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:767
msgid ""
"# TEST: 19-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:773
msgid "UINT32-20bits:  Extend a 20-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:774
msgid "Bus32-Join-12-20: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:775
msgid "12bits constant value: 0"
msgstr ""

#: translation.js:776
msgid "Generic: 20-bits generic constant"
msgstr ""

#: translation.js:777
msgid ""
"# TEST: 20-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:779
msgid ""
"# TEST: 20-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:785
msgid "Generic: 21-bits generic constant"
msgstr ""

#: translation.js:786
msgid "UINT32-21bits:  Extend a 21-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:787
msgid "Bus32-Join-11-21: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:788
msgid "11bits constant value: 0"
msgstr ""

#: translation.js:789
msgid ""
"# TEST: 21-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:791
msgid ""
"# TEST: 21-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:797
msgid "UINT32-22bits:  Extend a 22-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:798
msgid "Bus32-Join-10-22: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:799
msgid "10bits constant value: 0"
msgstr ""

#: translation.js:800
msgid "Generic: 22-bits generic constant"
msgstr ""

#: translation.js:801
msgid ""
"# TEST: 22-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:803
msgid ""
"# TEST: 22-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:809
msgid "Generic: 23-bits generic constant"
msgstr ""

#: translation.js:810
msgid "UINT32-23bits:  Extend a 23-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:811
msgid "Bus32-Join-9-23: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:812
msgid "9bits constant value: 0"
msgstr ""

#: translation.js:813
msgid ""
"# TEST: 23-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:815
msgid ""
"# TEST: 23-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:821
msgid "Generic: 24-bits generic constant"
msgstr ""

#: translation.js:822
msgid "UINT32-24bits:  Extend a 24-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:823
msgid "Bus32-Join-8-24: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:824
msgid "8bits constant value: 0"
msgstr ""

#: translation.js:825
msgid ""
"# TEST: 24-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:827
msgid ""
"# TEST: 24-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:833
msgid "Generic: 25-bits generic constant"
msgstr ""

#: translation.js:834
msgid "UINT32-25bits:  Extend a 25-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:835
msgid "Bus32-Join-7-25: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:836
msgid ""
"# TEST: 25-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:838
msgid ""
"# TEST: 25-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:843
msgid "Generic: 26-bits generic constant"
msgstr ""

#: translation.js:844
msgid "UINT32-26bits:  Extend a 26-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:845
msgid "Bus32-Join-6-26: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:846
msgid ""
"# TEST: 26-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:848
msgid ""
"# TEST: 26-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:854
msgid "Generic: 27-bits generic constant"
msgstr ""

#: translation.js:855
msgid "UINT32-27bits:  Extend a 27-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:856
msgid "Bus32-Join-5-27: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:857
msgid ""
"# TEST: 27-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:859
msgid ""
"# TEST: 27-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:865
msgid "Generic: 28-bits generic constant"
msgstr ""

#: translation.js:866
msgid "UINT32-28bits:  Extend a 28-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:867
msgid "Bus32-Join-4-28: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:868
msgid ""
"# TEST: 28-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:870
msgid ""
"# TEST: 28-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:874
msgid "Generic: 29-bits generic constant"
msgstr ""

#: translation.js:875
msgid "UINT32-29bits:  Extend a 29-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:876
msgid "Bus32-Join-3-29: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:877
msgid ""
"# TEST: 29-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:883
msgid ""
"# TEST: 29-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:885
msgid "Generic: 30-bits generic constant"
msgstr ""

#: translation.js:886
msgid "UINT32-30bits:  Extend a 30-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:887
msgid "Bus32-Join-2-30: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:888
msgid ""
"# TEST: 30-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:894
msgid "UINT32-31bits:  Extend a 31-bits unsigned integer to 32-bits "
msgstr ""

#: translation.js:895
msgid "Bus32-Join-1-31: Join the two buses into an 32-bits Bus"
msgstr ""

#: translation.js:896
msgid "Generic: 31-bits generic constant"
msgstr ""

#: translation.js:897
msgid ""
"# TEST: 31-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:899
msgid ""
"# TEST: 31-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:907
msgid ""
"Direct connection of a button. The button should not have any external "
"circuit"
msgstr ""

#: translation.js:908
msgid ""
"# TEST: 32-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:910
msgid ""
"# TEST: 32-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:914
msgid ""
"# TEST: 32-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:916
msgid ""
"# TEST: 32-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:928
msgid ""
"# TEST: 2-bits SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:930
msgid ""
"# TEST: 2-bits SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:934
msgid ""
"Ledoscope. Capture the input signal during the first 4 cycles after circuit "
"initialization"
msgstr ""

#: translation.js:935
msgid "SReg-right-x4: 4 bits Shift register (to the right)"
msgstr ""

#: translation.js:936
msgid ""
"# TEST: 2-bits Sys-SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:937
msgid "4-bits Shift register"
msgstr ""

#: translation.js:938
msgid ""
"The input channel is captured  \n"
"on the register. One bit per  \n"
"system clock"
msgstr ""

#: translation.js:939
msgid "RS FlipFlop initialized to 1"
msgstr ""

#: translation.js:940
msgid ""
"while 1, the shift register  \n"
"is capturing"
msgstr ""

#: translation.js:941
msgid "2-bits counter"
msgstr ""

#: translation.js:942
msgid ""
"After 4 cycles the Flip-Flop is  \n"
"reset and it stops capturing  \n"
"bits"
msgstr ""

#: translation.js:943
msgid ""
"As the 2-bits system counter is counting  \n"
"all the time, the done signal is only  \n"
"generated when the counter reaches the maximum  \n"
"value and the Ledoscope is on (busy)"
msgstr ""

#: translation.js:945
msgid ""
"# TEST: 2-bits Sys-SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:953
msgid ""
"# TEST: 2-bits SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:955
msgid ""
"# TEST: 2-bits SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:959
msgid ""
"Sys-SregR-load-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:960
msgid ""
"# TEST: 2-bits Sys-SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:962
msgid ""
"# TEST: 2-bits Sys-SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:967
msgid "Sys-sregL"
msgstr ""

#: translation.js:968
msgid "Sys-sregL-rst"
msgstr ""

#: translation.js:972
msgid ""
"# TEST: 2-bits SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:974
msgid ""
"# TEST: 2-bits SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:978
msgid ""
"# TEST: 2-bits Sys-SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:980
msgid ""
"# TEST: 2-bits Sys-SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:983
msgid "Sys-sregR"
msgstr ""

#: translation.js:984
msgid "Sys-sregR-rst"
msgstr ""

#: translation.js:988
msgid ""
"# TEST: 2-bits SRegR-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:990
msgid ""
"# TEST: 2-bits SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:992
msgid ""
"# TEST: 2-bits Sys-SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:994
msgid ""
"# TEST: 2-bits Sys-SRegR-rst: Manual testing\n"
"\n"
msgstr ""
