Fitter report for My_Optional
Fri May 31 11:31:49 2024
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing
 35. Advanced Data - General
 36. Advanced Data - Placement Preparation
 37. Advanced Data - Placement
 38. Advanced Data - Routing
 39. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+-------------------------------+----------------------------------------------+
; Fitter Status                 ; Successful - Fri May 31 11:31:49 2024        ;
; Quartus II Version            ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                 ; My_Optional                                  ;
; Top-level Entity Name         ; My_Optional                                  ;
; Family                        ; Stratix II                                   ;
; Device                        ; EP2S15F484C3                                 ;
; Timing Models                 ; Final                                        ;
; Logic utilization             ; 9 %                                          ;
;     Combinational ALUTs       ; 1,118 / 12,480 ( 9 % )                       ;
;     Dedicated logic registers ; 72 / 12,480 ( < 1 % )                        ;
; Total registers               ; 72                                           ;
; Total pins                    ; 71 / 343 ( 21 % )                            ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0 / 419,328 ( 0 % )                          ;
; DSP block 9-bit elements      ; 0 / 96 ( 0 % )                               ;
; Total PLLs                    ; 0 / 6 ( 0 % )                                ;
; Total DLLs                    ; 0 / 2 ( 0 % )                                ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; AUTO                           ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; result[0] ; Incomplete set of assignments ;
; result[1] ; Incomplete set of assignments ;
; result[2] ; Incomplete set of assignments ;
; result[3] ; Incomplete set of assignments ;
; clk       ; Incomplete set of assignments ;
; en        ; Incomplete set of assignments ;
; seed[0]   ; Incomplete set of assignments ;
; sel       ; Incomplete set of assignments ;
; seed[30]  ; Incomplete set of assignments ;
; seed[29]  ; Incomplete set of assignments ;
; seed[28]  ; Incomplete set of assignments ;
; seed[27]  ; Incomplete set of assignments ;
; seed[26]  ; Incomplete set of assignments ;
; seed[25]  ; Incomplete set of assignments ;
; seed[24]  ; Incomplete set of assignments ;
; seed[23]  ; Incomplete set of assignments ;
; seed[22]  ; Incomplete set of assignments ;
; seed[21]  ; Incomplete set of assignments ;
; seed[20]  ; Incomplete set of assignments ;
; seed[19]  ; Incomplete set of assignments ;
; seed[18]  ; Incomplete set of assignments ;
; seed[17]  ; Incomplete set of assignments ;
; seed[16]  ; Incomplete set of assignments ;
; seed[15]  ; Incomplete set of assignments ;
; seed[14]  ; Incomplete set of assignments ;
; seed[13]  ; Incomplete set of assignments ;
; seed[12]  ; Incomplete set of assignments ;
; seed[11]  ; Incomplete set of assignments ;
; seed[10]  ; Incomplete set of assignments ;
; seed[9]   ; Incomplete set of assignments ;
; seed[8]   ; Incomplete set of assignments ;
; seed[7]   ; Incomplete set of assignments ;
; seed[6]   ; Incomplete set of assignments ;
; seed[5]   ; Incomplete set of assignments ;
; seed[4]   ; Incomplete set of assignments ;
; seed[3]   ; Incomplete set of assignments ;
; seed[2]   ; Incomplete set of assignments ;
; seed[1]   ; Incomplete set of assignments ;
; seed[63]  ; Incomplete set of assignments ;
; seed[31]  ; Incomplete set of assignments ;
; seed[32]  ; Incomplete set of assignments ;
; seed[62]  ; Incomplete set of assignments ;
; seed[33]  ; Incomplete set of assignments ;
; seed[34]  ; Incomplete set of assignments ;
; seed[61]  ; Incomplete set of assignments ;
; seed[35]  ; Incomplete set of assignments ;
; seed[36]  ; Incomplete set of assignments ;
; seed[60]  ; Incomplete set of assignments ;
; seed[37]  ; Incomplete set of assignments ;
; seed[38]  ; Incomplete set of assignments ;
; seed[59]  ; Incomplete set of assignments ;
; seed[39]  ; Incomplete set of assignments ;
; seed[40]  ; Incomplete set of assignments ;
; seed[58]  ; Incomplete set of assignments ;
; seed[41]  ; Incomplete set of assignments ;
; seed[42]  ; Incomplete set of assignments ;
; seed[57]  ; Incomplete set of assignments ;
; seed[43]  ; Incomplete set of assignments ;
; seed[44]  ; Incomplete set of assignments ;
; seed[56]  ; Incomplete set of assignments ;
; seed[45]  ; Incomplete set of assignments ;
; seed[46]  ; Incomplete set of assignments ;
; seed[55]  ; Incomplete set of assignments ;
; seed[47]  ; Incomplete set of assignments ;
; seed[48]  ; Incomplete set of assignments ;
; seed[54]  ; Incomplete set of assignments ;
; seed[49]  ; Incomplete set of assignments ;
; seed[50]  ; Incomplete set of assignments ;
; seed[53]  ; Incomplete set of assignments ;
; seed[51]  ; Incomplete set of assignments ;
; seed[52]  ; Incomplete set of assignments ;
+-----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                               ; Action     ; Operation                                         ; Reason                   ; Node Port ; Node Port Name ; Destination Node                                                                                                            ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[94]~1734  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[94]~1734DUPLICATE  ;                  ;                       ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[251]~1391 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[251]~1391DUPLICATE ;                  ;                       ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[313]~1947 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[313]~1947DUPLICATE ;                  ;                       ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[408]~1110 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[408]~1110DUPLICATE ;                  ;                       ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[408]~1965 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[408]~1965DUPLICATE ;                  ;                       ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[434]~1053 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[434]~1053DUPLICATE ;                  ;                       ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[466]~990  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[466]~990DUPLICATE  ;                  ;                       ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[468]~988  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[468]~988DUPLICATE  ;                  ;                       ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[472]~984  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[472]~984DUPLICATE  ;                  ;                       ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[685]~554  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[685]~554DUPLICATE  ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1251 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1251 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1251    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/90sp2/quartus/My_Optional/My_Optional.pin.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Resource                                                                          ; Usage                                                                                                     ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Combinational ALUTs                                                               ; 1,118 / 12,480 ( 9 % )                                                                                    ;
; Dedicated logic registers                                                         ; 72 / 12,480 ( < 1 % )                                                                                     ;
;                                                                                   ;                                                                                                           ;
; Combinational ALUT usage by number of inputs                                      ;                                                                                                           ;
;     -- 7 input functions                                                          ; 0                                                                                                         ;
;     -- 6 input functions                                                          ; 5                                                                                                         ;
;     -- 5 input functions                                                          ; 192                                                                                                       ;
;     -- 4 input functions                                                          ; 303                                                                                                       ;
;     -- <=3 input functions                                                        ; 618                                                                                                       ;
;                                                                                   ;                                                                                                           ;
; Combinational ALUTs by mode                                                       ;                                                                                                           ;
;     -- normal mode                                                                ; 568                                                                                                       ;
;     -- extended LUT mode                                                          ; 0                                                                                                         ;
;     -- arithmetic mode                                                            ; 546                                                                                                       ;
;     -- shared arithmetic mode                                                     ; 4                                                                                                         ;
;                                                                                   ;                                                                                                           ;
; Logic utilization                                                                 ; 1,113 / 12,480 ( 9 % )                                                                                    ;
;     -- Difficulty Clustering Design                                               ; Low                                                                                                       ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 1122                                                                                                      ;
;         -- Combinational with no register                                         ; 1050                                                                                                      ;
;         -- Register only                                                          ; 4                                                                                                         ;
;         -- Combinational with a register                                          ; 68                                                                                                        ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -11                                                                                                       ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 2                                                                                                         ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 0                                                                                                         ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 2                                                                                                         ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 0                                                                                                         ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 0                                                                                                         ;
;         -- Unavailable due to LAB input limits                                    ; 0                                                                                                         ;
;                                                                                   ;                                                                                                           ;
; Total registers*                                                                  ; 72 / 14,410 ( < 1 % )                                                                                     ;
;     -- Dedicated logic registers                                                  ; 72 / 12,480 ( < 1 % )                                                                                     ;
;     -- I/O registers                                                              ; 0 / 1,930 ( 0 % )                                                                                         ;
;                                                                                   ;                                                                                                           ;
; ALMs:  partially or completely used                                               ; 584 / 6,240 ( 9 % )                                                                                       ;
;                                                                                   ;                                                                                                           ;
; Total LABs:  partially or completely used                                         ; 79 / 780 ( 10 % )                                                                                         ;
;                                                                                   ;                                                                                                           ;
; User inserted logic elements                                                      ; 0                                                                                                         ;
; Virtual pins                                                                      ; 0                                                                                                         ;
; I/O pins                                                                          ; 71 / 343 ( 21 % )                                                                                         ;
;     -- Clock pins                                                                 ; 15 / 16 ( 94 % )                                                                                          ;
; Global signals                                                                    ; 1                                                                                                         ;
; M512s                                                                             ; 0 / 104 ( 0 % )                                                                                           ;
; M4Ks                                                                              ; 0 / 78 ( 0 % )                                                                                            ;
; Total block memory bits                                                           ; 0 / 419,328 ( 0 % )                                                                                       ;
; Total block memory implementation bits                                            ; 0 / 419,328 ( 0 % )                                                                                       ;
; DSP block 9-bit elements                                                          ; 0 / 96 ( 0 % )                                                                                            ;
; PLLs                                                                              ; 0 / 6 ( 0 % )                                                                                             ;
; Global clocks                                                                     ; 1 / 16 ( 6 % )                                                                                            ;
; Regional clocks                                                                   ; 0 / 32 ( 0 % )                                                                                            ;
; SERDES transmitters                                                               ; 0 / 38 ( 0 % )                                                                                            ;
; SERDES receivers                                                                  ; 0 / 42 ( 0 % )                                                                                            ;
; JTAGs                                                                             ; 0 / 1 ( 0 % )                                                                                             ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )                                                                                             ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )                                                                                             ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )                                                                                             ;
; Average interconnect usage (total/H/V)                                            ; 2% / 2% / 3%                                                                                              ;
; Peak interconnect usage (total/H/V)                                               ; 7% / 6% / 8%                                                                                              ;
; Maximum fan-out node                                                              ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~121 ;
; Maximum fan-out                                                                   ; 73                                                                                                        ;
; Highest non-global fan-out signal                                                 ; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~121 ;
; Highest non-global fan-out                                                        ; 73                                                                                                        ;
; Total fan-out                                                                     ; 4348                                                                                                      ;
; Average fan-out                                                                   ; 3.44                                                                                                      ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside block RAM or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk      ; N20   ; 1        ; 0            ; 10           ; 1           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; en       ; N1    ; 6        ; 40           ; 10           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[0]  ; P2    ; 6        ; 40           ; 9            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[10] ; AA12  ; 8        ; 18           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[11] ; AA11  ; 7        ; 22           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[12] ; N3    ; 6        ; 40           ; 10           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[13] ; A13   ; 3        ; 18           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[14] ; J2    ; 5        ; 40           ; 19           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[15] ; K21   ; 2        ; 0            ; 17           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[16] ; C13   ; 3        ; 18           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[17] ; L21   ; 2        ; 0            ; 16           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[18] ; K4    ; 5        ; 40           ; 18           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[19] ; W10   ; 7        ; 22           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[1]  ; N8    ; 6        ; 40           ; 9            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[20] ; N4    ; 6        ; 40           ; 10           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[21] ; L16   ; 2        ; 0            ; 17           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[22] ; C10   ; 9        ; 25           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[23] ; B8    ; 4        ; 26           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[24] ; B9    ; 9        ; 26           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[25] ; A10   ; 9        ; 25           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[26] ; J3    ; 5        ; 40           ; 19           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[27] ; C8    ; 4        ; 29           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[28] ; AA8   ; 7        ; 26           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[29] ; W9    ; 10       ; 26           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[2]  ; AB7   ; 7        ; 29           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[30] ; B12   ; 4        ; 22           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[31] ; K18   ; 2        ; 0            ; 19           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[32] ; L8    ; 5        ; 40           ; 17           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[33] ; K15   ; 2        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[34] ; L7    ; 5        ; 40           ; 17           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[35] ; M3    ; 5        ; 40           ; 16           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[36] ; AA15  ; 8        ; 14           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[37] ; G13   ; 3        ; 13           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[38] ; J17   ; 2        ; 0            ; 21           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[39] ; F13   ; 3        ; 13           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[3]  ; D13   ; 3        ; 18           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[40] ; Y16   ; 8        ; 13           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[41] ; K19   ; 2        ; 0            ; 18           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[42] ; P20   ; 1        ; 0            ; 9            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[43] ; G22   ; 2        ; 0            ; 21           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[44] ; W12   ; 8        ; 17           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[45] ; B16   ; 3        ; 13           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[46] ; M20   ; 2        ; 0            ; 16           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[47] ; U12   ; 8        ; 15           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[48] ; AB15  ; 8        ; 14           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[49] ; K2    ; 5        ; 40           ; 17           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[4]  ; C11   ; 4        ; 22           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[50] ; AB18  ; 8        ; 11           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[51] ; AB16  ; 8        ; 14           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[52] ; A15   ; 3        ; 14           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[53] ; L20   ; 2        ; 0            ; 16           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[54] ; L3    ; 5        ; 40           ; 16           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[55] ; Y15   ; 8        ; 14           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[56] ; B13   ; 3        ; 18           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[57] ; H21   ; 2        ; 0            ; 20           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[58] ; A18   ; 3        ; 11           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[59] ; P16   ; 1        ; 0            ; 7            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[5]  ; M2    ; 5        ; 40           ; 16           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[60] ; K16   ; 2        ; 0            ; 18           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[61] ; N15   ; 1        ; 0            ; 9            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[62] ; T13   ; 8        ; 13           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[63] ; AA16  ; 8        ; 13           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[6]  ; Y17   ; 8        ; 11           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[7]  ; L2    ; 5        ; 40           ; 16           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[8]  ; C12   ; 4        ; 22           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; seed[9]  ; M21   ; 2        ; 0            ; 16           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sel      ; H12   ; 3        ; 15           ; 27           ; 2           ; 64                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; result[0] ; N21   ; 1        ; 0            ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; result[1] ; N16   ; 1        ; 0            ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; result[2] ; P21   ; 1        ; 0            ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; result[3] ; G12   ; 3        ; 17           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 40 ( 18 % )  ; 3.3V          ; --           ;
; 2        ; 13 / 44 ( 30 % ) ; 3.3V          ; --           ;
; 3        ; 12 / 50 ( 24 % ) ; 3.3V          ; --           ;
; 4        ; 5 / 35 ( 14 % )  ; 3.3V          ; --           ;
; 5        ; 10 / 44 ( 23 % ) ; 3.3V          ; --           ;
; 6        ; 5 / 40 ( 13 % )  ; 3.3V          ; --           ;
; 7        ; 4 / 34 ( 12 % )  ; 3.3V          ; --           ;
; 8        ; 12 / 43 ( 28 % ) ; 3.3V          ; --           ;
; 9        ; 3 / 6 ( 50 % )   ; 3.3V          ; --           ;
; 10       ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                       ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; TEMPDIODEp               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 277        ; 4        ; ^MSEL3                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A5       ; 307        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 311        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 315        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 318        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A10      ; 323        ; 9        ; seed[25]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A13      ; 329        ; 3        ; seed[13]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A15      ; 343        ; 3        ; seed[52]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 347        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 351        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 350        ; 3        ; seed[58]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 375        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A21      ; 383        ; 3        ; ^nCE                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 191        ; 7        ; ^nCEO                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 181        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 163        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 159        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 155        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 151        ; 7        ; seed[28]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 144        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 147        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 141        ; 7        ; seed[11]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 138        ; 8        ; seed[10]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 137        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 127        ; 8        ; seed[36]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 123        ; 8        ; seed[63]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 119        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 115        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 85         ; 8        ; #TCK                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ; 86         ; 8        ; #TMS                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 190        ; 7        ; ^nIO_PULLUP              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB5      ; 161        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 157        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 153        ; 7        ; seed[2]                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 150        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB10     ; 145        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB12     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB13     ; 139        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB15     ; 125        ; 8        ; seed[48]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 124        ; 8        ; seed[51]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 117        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 118        ; 8        ; seed[50]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 87         ; 8        ; #TRST                    ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB21     ; 84         ; 8        ; #TDI                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 276        ; 4        ; #TDO                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 279        ; 4        ; ^MSEL2                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 305        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 309        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 313        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 317        ; 4        ; seed[23]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 320        ; 9        ; seed[24]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 321        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 327        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 328        ; 4        ; seed[30]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 331        ; 3        ; seed[56]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 341        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 345        ; 3        ; seed[45]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 349        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 353        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 377        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 381        ; 3        ; ^nSTATUS                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 275        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 273        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ;            ;          ; TEMPDIODEn               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 285        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 306        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 308        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 316        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 314        ; 4        ; seed[27]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 319        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 324        ; 9        ; seed[22]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 325        ; 4        ; seed[4]                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 326        ; 4        ; seed[8]                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 330        ; 3        ; seed[16]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 354        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 342        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 344        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 352        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 355        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 369        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ; 384        ; 3        ; ^CONF_DONE               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C21      ; 2          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 0          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 271        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 269        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 287        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 278        ; 4        ; ^MSEL1                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 283        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 293        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 297        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 322        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 337        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 333        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 332        ; 3        ; seed[3]                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 356        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 361        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D17      ; 373        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 379        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 382        ; 3        ; ^DCLK                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D20      ; 371        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 6          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 4          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 267        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 265        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 274        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 272        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 280        ; 4        ; ^MSEL0                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 281        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 289        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 298        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 312        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 335        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 339        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ; 338        ; 3        ; ~DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 357        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 365        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ; 374        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E17      ; 376        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E18      ; 380        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ; 3          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 1          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 10         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 8          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 263        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 261        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ; 270        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ; 268        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 288        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 296        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 294        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 300        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; VCCA_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F13      ; 346        ; 3        ; seed[39]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 358        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 367        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 362        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 378        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ; 11         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F20      ; 9          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 14         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 12         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 255        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 253        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 262        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 260        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 266        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 264        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 286        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 291        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ; 302        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ;            ; 9        ; VCC_PLL5_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCD_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ; 336        ; 3        ; result[3]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 348        ; 3        ; seed[37]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 359        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 366        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 370        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 7          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 5          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ; 19         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G20      ; 17         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 22         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 20         ; 2        ; seed[43]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 251        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 249        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 259        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 257        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 254        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 252        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 284        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ; 304        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ;            ; 4        ; VCCPD4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H11      ; 334        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 340        ; 3        ; sel                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ;            ; 3        ; VCCPD3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H14      ; 360        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ; 368        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 15         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 13         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 18         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ; 16         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H21      ; 26         ; 2        ; seed[57]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 24         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 247        ; 5        ; seed[14]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 245        ; 5        ; seed[26]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 250        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 248        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 258        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 256        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 364        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J16      ; 23         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J17      ; 21         ; 2        ; seed[38]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 27         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 25         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 30         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 28         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K1       ; 239        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 237        ; 5        ; seed[49]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ; 243        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 241        ; 5        ; seed[18]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 246        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 244        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 242        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 240        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 2        ; VCCPD2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 35         ; 2        ; seed[33]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 33         ; 2        ; seed[60]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 31         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K18      ; 29         ; 2        ; seed[31]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 34         ; 2        ; seed[41]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 32         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K21      ; 38         ; 2        ; seed[15]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 36         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 233        ; 5        ; seed[7]                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 235        ; 5        ; seed[54]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 238        ; 5        ; seed[34]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 236        ; 5        ; seed[32]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ; 5        ; VCCPD5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 39         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 37         ; 2        ; seed[21]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ; 40         ; 2        ; seed[53]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 42         ; 2        ; seed[17]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M2       ; 232        ; 5        ; seed[5]                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 234        ; 5        ; seed[35]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ;            ;          ; VCCA_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCA_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCD_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCA_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; VCCD_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCA_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ; 41         ; 2        ; seed[46]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 43         ; 2        ; seed[9]                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N1       ; 231        ; 6        ; en                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 229        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 230        ; 6        ; seed[12]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N4       ; 228        ; 6        ; seed[20]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N5       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 226        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N8       ; 224        ; 6        ; seed[1]                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ;            ; 6        ; VCCPD6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ; 51         ; 1        ; seed[61]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 49         ; 1        ; result[1]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ; 47         ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N20      ; 45         ; 1        ; clk                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 46         ; 1        ; result[0]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 44         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 227        ; 6        ; seed[0]                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 225        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 222        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 220        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 218        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ; 216        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ; 7        ; VCCPD7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ; 1        ; VCCPD1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P16      ; 59         ; 1        ; seed[59]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P17      ; 57         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 55         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ; 53         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P20      ; 50         ; 1        ; seed[42]                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 48         ; 1        ; result[2]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 223        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 221        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 215        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 213        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 214        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 212        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 202        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 200        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 168        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R11      ;            ; 10       ; VCC_PLL6_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCA_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ; 8        ; VCCPD8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R14      ; 106        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 89         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 83         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R17      ; 81         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 63         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 61         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; R21      ; 54         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 52         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 219        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 217        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 207        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 205        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ; 210        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 208        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 186        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 172        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 170        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 156        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ; 120        ; 8        ; seed[62]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 108        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 98         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 92         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ; 67         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 65         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 66         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 64         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 58         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 56         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 211        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 209        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 206        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 204        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 179        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U7       ; 180        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U8       ; 173        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 171        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 158        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCD_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 130        ; 8        ; seed[47]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 112        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 103        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 99         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ; 94         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U17      ; 71         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U18      ; 69         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 70         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 68         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 62         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 60         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 203        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 201        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 198        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 196        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 188        ; 7        ; ^PORSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 185        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V7       ; 175        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V8       ; 166        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 149        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 165        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 132        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 134        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V13      ; 114        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 105        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 97         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ; 93         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V17      ; 90         ; 8        ; ^VCCSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ; 75         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V19      ; 73         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 74         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 72         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 199        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 197        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 194        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 192        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 182        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W6       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 177        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W9       ; 148        ; 10       ; seed[29]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 142        ; 7        ; seed[19]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 133        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 135        ; 8        ; seed[44]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 128        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W14      ; 109        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 102        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 101        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 95         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ; 88         ; 8        ; ^nCONFIG                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ; 79         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 77         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ; 78         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 76         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 195        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 193        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 184        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y4       ; 189        ; 7        ; PLL_ENA                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y5       ; 162        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 160        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 154        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ; 152        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y9       ; 146        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 140        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 143        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 136        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 131        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 110        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 126        ; 8        ; seed[55]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ; 121        ; 8        ; seed[40]                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y17      ; 116        ; 8        ; seed[6]                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y18      ; 113        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ; 91         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y21      ; 82         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 80         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; HyperTransport                   ; 0 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.2-V HSTL                       ; 0 pF  ; Not Available                      ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential 1.2-V HSTL          ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; ALMs      ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                          ; Library Name ;
;                                        ;                     ;           ;                           ;               ;                   ;       ;      ;        ;              ;         ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                              ;              ;
+----------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |My_Optional                           ; 1118 (0)            ; 584 (5)   ; 72 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 71   ; 0            ; 1050 (0)                       ; 4 (4)              ; 68 (0)                        ; |My_Optional                                                                                                 ; work         ;
;    |RNG:RNG_inst|                      ; 64 (0)              ; 40 (0)    ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 64 (0)                        ; |My_Optional|RNG:RNG_inst                                                                                    ; work         ;
;       |CA:\CA_generate:0:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:0:CA_Array                                                         ; work         ;
;       |CA:\CA_generate:10:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:10:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:11:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:11:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:12:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:12:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:13:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:13:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:14:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:14:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:15:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:15:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:16:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:16:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:17:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:17:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:18:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:18:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:19:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:19:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:1:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:1:CA_Array                                                         ; work         ;
;       |CA:\CA_generate:20:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:20:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:21:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:21:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:22:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:22:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:23:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:23:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:24:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:24:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:25:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:25:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:26:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:26:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:27:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:27:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:28:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:28:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:29:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:29:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:2:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:2:CA_Array                                                         ; work         ;
;       |CA:\CA_generate:30:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:30:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:31:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:31:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:32:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:32:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:33:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:33:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:34:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:34:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:35:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:35:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:36:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:36:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:37:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:37:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:38:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:38:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:39:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:39:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:3:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:3:CA_Array                                                         ; work         ;
;       |CA:\CA_generate:40:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:40:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:41:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:41:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:42:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:42:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:43:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:43:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:44:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:44:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:45:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:45:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:46:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:46:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:47:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:47:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:48:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:48:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:49:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:49:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:4:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:4:CA_Array                                                         ; work         ;
;       |CA:\CA_generate:50:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:50:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:51:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:51:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:52:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:52:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:53:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:53:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:54:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:54:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:55:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:55:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:56:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:56:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:57:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:57:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:58:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:58:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:59:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:59:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:5:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:5:CA_Array                                                         ; work         ;
;       |CA:\CA_generate:60:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:60:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:61:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:61:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:62:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:62:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:63:CA_Array|    ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:63:CA_Array                                                        ; work         ;
;       |CA:\CA_generate:6:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:6:CA_Array                                                         ; work         ;
;       |CA:\CA_generate:7:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:7:CA_Array                                                         ; work         ;
;       |CA:\CA_generate:8:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:8:CA_Array                                                         ; work         ;
;       |CA:\CA_generate:9:CA_Array|     ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |My_Optional|RNG:RNG_inst|CA:\CA_generate:9:CA_Array                                                         ; work         ;
;    |lpm_divide:Mod0|                   ; 1054 (0)            ; 559 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1050 (0)                       ; 0 (0)              ; 4 (0)                         ; |My_Optional|lpm_divide:Mod0                                                                                 ; work         ;
;       |lpm_divide_29m:auto_generated|  ; 1054 (0)            ; 559 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1050 (0)                       ; 0 (0)              ; 4 (0)                         ; |My_Optional|lpm_divide:Mod0|lpm_divide_29m:auto_generated                                                   ; work         ;
;          |sign_div_unsign_7nh:divider| ; 1054 (0)            ; 559 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1050 (0)                       ; 0 (0)              ; 4 (0)                         ; |My_Optional|lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider                       ; work         ;
;             |alt_u_div_i6f:divider|    ; 1054 (1054)         ; 559 (559) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1050 (1050)                    ; 0 (0)              ; 4 (4)                         ; |My_Optional|lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider ; work         ;
+----------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; DQS bus ; NDQS bus ; DQS output ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; result[0] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[1] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[2] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[3] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; clk       ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; en        ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[0]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; sel       ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[30]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[29]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[28]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[27]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[26]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[25]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[24]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[23]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[22]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[21]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[20]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[19]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[18]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[17]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[16]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[15]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[14]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[13]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[12]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[11]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[10]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[9]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[8]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[7]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[6]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[5]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[4]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[3]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[2]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[1]   ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[63]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[31]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[32]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[62]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[33]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[34]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[61]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[35]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[36]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[60]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[37]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[38]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[59]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[39]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[40]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[58]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[41]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[42]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[57]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[43]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[44]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[56]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[45]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[46]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[55]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[47]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[48]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[54]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[49]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[50]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[53]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[51]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; seed[52]  ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+


+---------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                  ;
+---------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------+-------------------+---------+
; clk                                               ;                   ;         ;
; en                                                ;                   ;         ;
;      - reg_output[3]                              ; 0                 ; 7       ;
;      - reg_output[2]                              ; 0                 ; 7       ;
;      - reg_output[1]                              ; 0                 ; 7       ;
;      - reg_output[0]                              ; 0                 ; 7       ;
; seed[0]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:0:CA_Array|Y  ; 1                 ; 7       ;
; sel                                               ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:30:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:29:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:28:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:27:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:26:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:25:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:24:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:23:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:22:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:21:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:20:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:19:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:18:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:17:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:16:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:15:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:14:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:13:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:12:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:11:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:10:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:9:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:8:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:7:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:6:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:5:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:4:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:3:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:2:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:1:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:0:CA_Array|Y  ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:32:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:31:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:63:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:34:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:33:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:62:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:36:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:35:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:61:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:38:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:37:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:60:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:40:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:39:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:59:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:42:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:41:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:58:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:44:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:43:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:57:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:46:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:45:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:56:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:48:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:47:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:55:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:50:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:49:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:54:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:52:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:51:CA_Array|Y ; 0                 ; 7       ;
;      - RNG:RNG_inst|CA:\CA_generate:53:CA_Array|Y ; 0                 ; 7       ;
; seed[30]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:30:CA_Array|Y ; 0                 ; 7       ;
; seed[29]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:29:CA_Array|Y ; 0                 ; 7       ;
; seed[28]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:28:CA_Array|Y ; 0                 ; 7       ;
; seed[27]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:27:CA_Array|Y ; 0                 ; 7       ;
; seed[26]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:26:CA_Array|Y ; 1                 ; 7       ;
; seed[25]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:25:CA_Array|Y ; 0                 ; 7       ;
; seed[24]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:24:CA_Array|Y ; 1                 ; 7       ;
; seed[23]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:23:CA_Array|Y ; 0                 ; 7       ;
; seed[22]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:22:CA_Array|Y ; 0                 ; 7       ;
; seed[21]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:21:CA_Array|Y ; 1                 ; 7       ;
; seed[20]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:20:CA_Array|Y ; 0                 ; 7       ;
; seed[19]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:19:CA_Array|Y ; 0                 ; 7       ;
; seed[18]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:18:CA_Array|Y ; 0                 ; 7       ;
; seed[17]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:17:CA_Array|Y ; 0                 ; 7       ;
; seed[16]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:16:CA_Array|Y ; 1                 ; 7       ;
; seed[15]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:15:CA_Array|Y ; 1                 ; 7       ;
; seed[14]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:14:CA_Array|Y ; 1                 ; 7       ;
; seed[13]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:13:CA_Array|Y ; 0                 ; 7       ;
; seed[12]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:12:CA_Array|Y ; 0                 ; 7       ;
; seed[11]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:11:CA_Array|Y ; 0                 ; 7       ;
; seed[10]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:10:CA_Array|Y ; 1                 ; 7       ;
; seed[9]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:9:CA_Array|Y  ; 1                 ; 7       ;
; seed[8]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:8:CA_Array|Y  ; 1                 ; 7       ;
; seed[7]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:7:CA_Array|Y  ; 0                 ; 7       ;
; seed[6]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:6:CA_Array|Y  ; 0                 ; 7       ;
; seed[5]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:5:CA_Array|Y  ; 1                 ; 7       ;
; seed[4]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:4:CA_Array|Y  ; 0                 ; 7       ;
; seed[3]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:3:CA_Array|Y  ; 0                 ; 7       ;
; seed[2]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:2:CA_Array|Y  ; 0                 ; 7       ;
; seed[1]                                           ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:1:CA_Array|Y  ; 1                 ; 7       ;
; seed[63]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:63:CA_Array|Y ; 1                 ; 7       ;
; seed[31]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:31:CA_Array|Y ; 1                 ; 7       ;
; seed[32]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:32:CA_Array|Y ; 1                 ; 7       ;
; seed[62]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:62:CA_Array|Y ; 1                 ; 7       ;
; seed[33]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:33:CA_Array|Y ; 0                 ; 7       ;
; seed[34]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:34:CA_Array|Y ; 0                 ; 7       ;
; seed[61]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:61:CA_Array|Y ; 0                 ; 7       ;
; seed[35]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:35:CA_Array|Y ; 0                 ; 7       ;
; seed[36]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:36:CA_Array|Y ; 1                 ; 7       ;
; seed[60]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:60:CA_Array|Y ; 0                 ; 7       ;
; seed[37]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:37:CA_Array|Y ; 0                 ; 7       ;
; seed[38]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:38:CA_Array|Y ; 0                 ; 7       ;
; seed[59]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:59:CA_Array|Y ; 1                 ; 7       ;
; seed[39]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:39:CA_Array|Y ; 1                 ; 7       ;
; seed[40]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:40:CA_Array|Y ; 0                 ; 7       ;
; seed[58]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:58:CA_Array|Y ; 1                 ; 7       ;
; seed[41]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:41:CA_Array|Y ; 0                 ; 7       ;
; seed[42]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:42:CA_Array|Y ; 1                 ; 7       ;
; seed[57]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:57:CA_Array|Y ; 0                 ; 7       ;
; seed[43]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:43:CA_Array|Y ; 1                 ; 7       ;
; seed[44]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:44:CA_Array|Y ; 0                 ; 7       ;
; seed[56]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:56:CA_Array|Y ; 1                 ; 7       ;
; seed[45]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:45:CA_Array|Y ; 0                 ; 7       ;
; seed[46]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:46:CA_Array|Y ; 0                 ; 7       ;
; seed[55]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:55:CA_Array|Y ; 0                 ; 7       ;
; seed[47]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:47:CA_Array|Y ; 1                 ; 7       ;
; seed[48]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:48:CA_Array|Y ; 0                 ; 7       ;
; seed[54]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:54:CA_Array|Y ; 1                 ; 7       ;
; seed[49]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:49:CA_Array|Y ; 0                 ; 7       ;
; seed[50]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:50:CA_Array|Y ; 0                 ; 7       ;
; seed[53]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:53:CA_Array|Y ; 1                 ; 7       ;
; seed[51]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:51:CA_Array|Y ; 1                 ; 7       ;
; seed[52]                                          ;                   ;         ;
;      - RNG:RNG_inst|CA:\CA_generate:52:CA_Array|Y ; 1                 ; 7       ;
+---------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                         ;
+------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk  ; PIN_N20  ; 72      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; en   ; PIN_N1   ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sel  ; PIN_H12  ; 64      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
+------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_N20  ; 72      ; Global Clock         ; GCLK3            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                       ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------+---------+
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~121                  ; 73      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~117                  ; 71      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~113                  ; 68      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~109                  ; 66      ;
; sel                                                                                                                        ; 64      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~105                  ; 63      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~101                  ; 61      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~97                   ; 59      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~93                   ; 56      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~89                   ; 53      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~85                   ; 51      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~125                  ; 48      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~81                   ; 48      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~77                   ; 46      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~69                    ; 44      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~73                    ; 43      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~65                    ; 39      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~61                    ; 38      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~57                    ; 34      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~53                    ; 31      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~49                    ; 29      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~45                   ; 27      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~41                   ; 26      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_29~37                   ; 21      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_28~33                   ; 18      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_27~29                   ; 16      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_26~25                   ; 13      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_24~21                   ; 12      ;
; lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|add_sub_2_result_int[3]~13 ; 8       ;
; RNG:RNG_inst|CA:\CA_generate:1:CA_Array|Y                                                                                  ; 7       ;
; RNG:RNG_inst|CA:\CA_generate:22:CA_Array|Y                                                                                 ; 7       ;
; RNG:RNG_inst|CA:\CA_generate:23:CA_Array|Y                                                                                 ; 7       ;
; RNG:RNG_inst|CA:\CA_generate:28:CA_Array|Y                                                                                 ; 7       ;
; RNG:RNG_inst|CA:\CA_generate:29:CA_Array|Y                                                                                 ; 7       ;
; RNG:RNG_inst|CA:\CA_generate:30:CA_Array|Y                                                                                 ; 7       ;
; RNG:RNG_inst|CA:\CA_generate:2:CA_Array|Y                                                                                  ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:3:CA_Array|Y                                                                                  ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:4:CA_Array|Y                                                                                  ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:5:CA_Array|Y                                                                                  ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:6:CA_Array|Y                                                                                  ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:7:CA_Array|Y                                                                                  ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:8:CA_Array|Y                                                                                  ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:9:CA_Array|Y                                                                                  ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:10:CA_Array|Y                                                                                 ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:11:CA_Array|Y                                                                                 ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:12:CA_Array|Y                                                                                 ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:13:CA_Array|Y                                                                                 ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:14:CA_Array|Y                                                                                 ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:15:CA_Array|Y                                                                                 ; 6       ;
; RNG:RNG_inst|CA:\CA_generate:16:CA_Array|Y                                                                                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Interconnect Usage Summary                                         ;
+-------------------------------------------+------------------------+
; Interconnect Resource Type                ; Usage                  ;
+-------------------------------------------+------------------------+
; Block interconnects                       ; 2,078 / 51,960 ( 4 % ) ;
; C16 interconnects                         ; 42 / 1,680 ( 3 % )     ;
; C4 interconnects                          ; 1,086 / 38,400 ( 3 % ) ;
; DPA clocks                                ; 0 / 4 ( 0 % )          ;
; DQS bus muxes                             ; 0 / 18 ( 0 % )         ;
; DQS-18 I/O buses                          ; 0 / 4 ( 0 % )          ;
; DQS-4 I/O buses                           ; 0 / 18 ( 0 % )         ;
; DQS-9 I/O buses                           ; 0 / 8 ( 0 % )          ;
; Differential I/O clocks                   ; 0 / 32 ( 0 % )         ;
; Direct links                              ; 368 / 51,960 ( < 1 % ) ;
; Global clocks                             ; 1 / 16 ( 6 % )         ;
; Local interconnects                       ; 288 / 12,480 ( 2 % )   ;
; NDQS bus muxes                            ; 0 / 18 ( 0 % )         ;
; NDQS-18 I/O buses                         ; 0 / 4 ( 0 % )          ;
; NDQS-4 I/O buses                          ; 0 / 18 ( 0 % )         ;
; NDQS-9 I/O buses                          ; 0 / 8 ( 0 % )          ;
; PLL transmitter or receiver load enables  ; 0 / 8 ( 0 % )          ;
; PLL transmitter or receiver synch. clocks ; 0 / 8 ( 0 % )          ;
; R24 interconnects                         ; 34 / 1,664 ( 2 % )     ;
; R24/C16 interconnect drivers              ; 9 / 4,160 ( < 1 % )    ;
; R4 interconnects                          ; 1,311 / 59,488 ( 2 % ) ;
; Regional clocks                           ; 0 / 32 ( 0 % )         ;
+-------------------------------------------+------------------------+


+-----------------------------------------------------------------+
; LAB Logic Elements                                              ;
+----------------------------------+------------------------------+
; Number of ALMs  (Average = 7.39) ; Number of LABs  (Total = 79) ;
+----------------------------------+------------------------------+
; 1                                ; 2                            ;
; 2                                ; 3                            ;
; 3                                ; 0                            ;
; 4                                ; 2                            ;
; 5                                ; 2                            ;
; 6                                ; 1                            ;
; 7                                ; 0                            ;
; 8                                ; 69                           ;
+----------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.20) ; Number of LABs  (Total = 79) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 8                            ;
; 1 Clock enable                     ; 2                            ;
; 1 Sync. load                       ; 6                            ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 8.10) ; Number of LABs  (Total = 79) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 1                            ;
; 1                                           ; 2                            ;
; 2                                           ; 11                           ;
; 3                                           ; 4                            ;
; 4                                           ; 8                            ;
; 5                                           ; 5                            ;
; 6                                           ; 8                            ;
; 7                                           ; 6                            ;
; 8                                           ; 13                           ;
; 9                                           ; 4                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 1                            ;
; 15                                          ; 0                            ;
; 16                                          ; 8                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 0                            ;
; 21                                          ; 0                            ;
; 22                                          ; 0                            ;
; 23                                          ; 1                            ;
; 24                                          ; 0                            ;
; 25                                          ; 0                            ;
; 26                                          ; 1                            ;
; 27                                          ; 0                            ;
; 28                                          ; 0                            ;
; 29                                          ; 1                            ;
; 30                                          ; 0                            ;
; 31                                          ; 0                            ;
; 32                                          ; 2                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.52) ; Number of LABs  (Total = 79) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 2                            ;
; 2                                               ; 11                           ;
; 3                                               ; 5                            ;
; 4                                               ; 10                           ;
; 5                                               ; 8                            ;
; 6                                               ; 16                           ;
; 7                                               ; 6                            ;
; 8                                               ; 4                            ;
; 9                                               ; 3                            ;
; 10                                              ; 0                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
; 16                                              ; 10                           ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 23.59) ; Number of LABs  (Total = 79) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 3                            ;
; 4                                            ; 1                            ;
; 5                                            ; 3                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 3                            ;
; 21                                           ; 5                            ;
; 22                                           ; 1                            ;
; 23                                           ; 4                            ;
; 24                                           ; 8                            ;
; 25                                           ; 1                            ;
; 26                                           ; 4                            ;
; 27                                           ; 5                            ;
; 28                                           ; 4                            ;
; 29                                           ; 4                            ;
; 30                                           ; 4                            ;
; 31                                           ; 4                            ;
; 32                                           ; 5                            ;
; 33                                           ; 4                            ;
; 34                                           ; 3                            ;
; 35                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 31    ;
; Number of I/O Rules Passed       ; 4     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 27    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                                ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                         ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                         ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                         ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks            ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks                   ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks                   ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O       ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O       ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O       ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O       ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O       ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O       ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O       ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O       ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O       ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000032 ; I/O Properties Checks for Multiple I/Os ; I/O registers and SERDES should not be used at the same XY location.                                 ; Critical ; No I/O Registers or Differential I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks                 ; Current density for consecutive I/Os should not exceed 250mA for row I/Os and 250mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks              ; Single-ended outputs should be 1 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000037 ; SI Related Distance Checks              ; Single-ended I/O and differential I/O should not coexist in a PLL output I/O bank.                   ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000038 ; SI Related SSO Limit Checks             ; Single-ended outputs and High-speed LVDS should not coexist in an I/O bank.                          ; High     ; No High-speed LVDS found.                                                ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks             ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Inapplicable ; IO_000040 ; SI Related SSO Limit Checks             ; The total drive strength of single ended outputs in a DPA bank should not exceed 120mA.              ; High     ; No DPA found.                                                            ; I/O  ;                   ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000032    ; IO_000033 ; IO_000034    ; IO_000037    ; IO_000038    ; IO_000042    ; IO_000040    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 71        ; 0            ; 0            ; 71        ; 71        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 71        ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 71           ; 71           ; 71           ; 71           ; 71           ; 0         ; 71           ; 71           ; 0         ; 0         ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 71           ; 0         ; 71           ; 71           ; 71           ; 71           ; 71           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; result[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; en                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sel                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[30]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[29]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[28]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[27]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[26]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[25]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[24]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[23]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[22]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[21]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[20]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[19]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[18]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[17]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[16]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[63]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[31]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[32]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[62]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[33]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[34]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[61]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[35]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[36]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[60]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[37]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[38]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[59]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[39]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[40]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[58]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[41]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[42]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[57]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[43]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[44]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[56]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[45]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[46]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[55]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[47]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[48]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[54]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[49]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[50]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[53]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[51]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; seed[52]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Error detection CRC                          ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nWS, nRS, nCS, CS                            ; Unreserved               ;
; RDYnBUSY                                     ; Unreserved               ;
; Data[7..1]                                   ; Unreserved               ;
; Data[0]                                      ; As input tri-stated      ;
; ASDO,nCSO                                    ; Unreserved               ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+---------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                       ;
+--------------------------------------------------------------------------+------------------+
; Name                                                                     ; Value            ;
+--------------------------------------------------------------------------+------------------+
; Auto Fit Point 1 - Fit Attempt 1                                         ; ff               ;
; Mid Wire Use - Fit Attempt 1                                             ; 4                ;
; Mid Slack - Fit Attempt 1                                                ; -64993           ;
; Internal Atom Count - Fit Attempt 1                                      ; 1181             ;
; LE/ALM Count - Fit Attempt 1                                             ; 561              ;
; LAB Count - Fit Attempt 1                                                ; 80               ;
; Outputs per Lab - Fit Attempt 1                                          ; 12.450           ;
; Inputs per LAB - Fit Attempt 1                                           ; 22.837           ;
; Global Inputs per LAB - Fit Attempt 1                                    ; 0.100            ;
; LAB Constraint 'CE + async load' - Fit Attempt 1                         ; 0:78;1:2         ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1            ; 0:74;1:6         ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                     ; 0:72;1:8         ;
; LAB Constraint 'deterministic LABSMUXA/LABSMUXB overuse' - Fit Attempt 1 ; 0:72;1:8         ;
; LAB Constraint 'deterministic LABSMUXE/LABSMUXF overuse' - Fit Attempt 1 ; 0:78;1:2         ;
; LAB Constraint 'global controls' - Fit Attempt 1                         ; 0:72;1:8         ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1       ; 0:80             ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1              ; 0:72;1:7;2:1     ;
; LAB Constraint 'clock constraint' - Fit Attempt 1                        ; 0:72;1:8         ;
; LAB Constraint 'carry chain tie-off constraint' - Fit Attempt 1          ; 0:27;1:39;2:14   ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1         ; 0:80             ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                         ; 0:72;1:8         ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1                  ; 0:73;1:7         ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1              ; 0:80             ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                ; 0:36;1:44        ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1              ; 0:1;1:74;2:4;3:1 ;
; LEs in Chains - Fit Attempt 1                                            ; 550              ;
; LEs in Long Chains - Fit Attempt 1                                       ; 441              ;
; LABs with Chains - Fit Attempt 1                                         ; 53               ;
; LABs with Multiple Chains - Fit Attempt 1                                ; 2                ;
; Time - Fit Attempt 1                                                     ; 0                ;
+--------------------------------------------------------------------------+------------------+


+----------------------------------------------+
; Advanced Data - Placement                    ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Auto Fit Point 2 - Fit Attempt 1    ; ff     ;
; Early Wire Use - Fit Attempt 1      ; 1      ;
; Early Slack - Fit Attempt 1         ; -80664 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 2      ;
; Mid Slack - Fit Attempt 1           ; -71227 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 4 - Fit Attempt 1    ; f      ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff     ;
; Mid Wire Use - Fit Attempt 1        ; 2      ;
; Mid Slack - Fit Attempt 1           ; -70883 ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff     ;
; Late Wire Use - Fit Attempt 1       ; 2      ;
; Late Slack - Fit Attempt 1          ; -70926 ;
; Peak Regional Wire - Fit Attempt 1  ; 19.013 ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff     ;
; Time - Fit Attempt 1                ; 1      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.016  ;
+-------------------------------------+--------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -70318      ;
; Early Wire Use - Fit Attempt 1      ; 2           ;
; Peak Regional Wire - Fit Attempt 1  ; 6           ;
; Mid Slack - Fit Attempt 1           ; -72089      ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 3           ;
; Time - Fit Attempt 1                ; 1           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.047       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 31 11:31:45 2024
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off My_Optional -c My_Optional
Info: Automatically selected device EP2S15F484C3 for design My_Optional
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info: Fitter converted 1 user pins into dedicated programming pins
    Info: Pin ~DATA0~ is reserved at location E13
Warning: No exact pin location assignment(s) for 71 pins of 71 total pins
    Info: Pin result[0] not assigned to an exact location on the device
    Info: Pin result[1] not assigned to an exact location on the device
    Info: Pin result[2] not assigned to an exact location on the device
    Info: Pin result[3] not assigned to an exact location on the device
    Info: Pin clk not assigned to an exact location on the device
    Info: Pin en not assigned to an exact location on the device
    Info: Pin seed[0] not assigned to an exact location on the device
    Info: Pin sel not assigned to an exact location on the device
    Info: Pin seed[30] not assigned to an exact location on the device
    Info: Pin seed[29] not assigned to an exact location on the device
    Info: Pin seed[28] not assigned to an exact location on the device
    Info: Pin seed[27] not assigned to an exact location on the device
    Info: Pin seed[26] not assigned to an exact location on the device
    Info: Pin seed[25] not assigned to an exact location on the device
    Info: Pin seed[24] not assigned to an exact location on the device
    Info: Pin seed[23] not assigned to an exact location on the device
    Info: Pin seed[22] not assigned to an exact location on the device
    Info: Pin seed[21] not assigned to an exact location on the device
    Info: Pin seed[20] not assigned to an exact location on the device
    Info: Pin seed[19] not assigned to an exact location on the device
    Info: Pin seed[18] not assigned to an exact location on the device
    Info: Pin seed[17] not assigned to an exact location on the device
    Info: Pin seed[16] not assigned to an exact location on the device
    Info: Pin seed[15] not assigned to an exact location on the device
    Info: Pin seed[14] not assigned to an exact location on the device
    Info: Pin seed[13] not assigned to an exact location on the device
    Info: Pin seed[12] not assigned to an exact location on the device
    Info: Pin seed[11] not assigned to an exact location on the device
    Info: Pin seed[10] not assigned to an exact location on the device
    Info: Pin seed[9] not assigned to an exact location on the device
    Info: Pin seed[8] not assigned to an exact location on the device
    Info: Pin seed[7] not assigned to an exact location on the device
    Info: Pin seed[6] not assigned to an exact location on the device
    Info: Pin seed[5] not assigned to an exact location on the device
    Info: Pin seed[4] not assigned to an exact location on the device
    Info: Pin seed[3] not assigned to an exact location on the device
    Info: Pin seed[2] not assigned to an exact location on the device
    Info: Pin seed[1] not assigned to an exact location on the device
    Info: Pin seed[63] not assigned to an exact location on the device
    Info: Pin seed[31] not assigned to an exact location on the device
    Info: Pin seed[32] not assigned to an exact location on the device
    Info: Pin seed[62] not assigned to an exact location on the device
    Info: Pin seed[33] not assigned to an exact location on the device
    Info: Pin seed[34] not assigned to an exact location on the device
    Info: Pin seed[61] not assigned to an exact location on the device
    Info: Pin seed[35] not assigned to an exact location on the device
    Info: Pin seed[36] not assigned to an exact location on the device
    Info: Pin seed[60] not assigned to an exact location on the device
    Info: Pin seed[37] not assigned to an exact location on the device
    Info: Pin seed[38] not assigned to an exact location on the device
    Info: Pin seed[59] not assigned to an exact location on the device
    Info: Pin seed[39] not assigned to an exact location on the device
    Info: Pin seed[40] not assigned to an exact location on the device
    Info: Pin seed[58] not assigned to an exact location on the device
    Info: Pin seed[41] not assigned to an exact location on the device
    Info: Pin seed[42] not assigned to an exact location on the device
    Info: Pin seed[57] not assigned to an exact location on the device
    Info: Pin seed[43] not assigned to an exact location on the device
    Info: Pin seed[44] not assigned to an exact location on the device
    Info: Pin seed[56] not assigned to an exact location on the device
    Info: Pin seed[45] not assigned to an exact location on the device
    Info: Pin seed[46] not assigned to an exact location on the device
    Info: Pin seed[55] not assigned to an exact location on the device
    Info: Pin seed[47] not assigned to an exact location on the device
    Info: Pin seed[48] not assigned to an exact location on the device
    Info: Pin seed[54] not assigned to an exact location on the device
    Info: Pin seed[49] not assigned to an exact location on the device
    Info: Pin seed[50] not assigned to an exact location on the device
    Info: Pin seed[53] not assigned to an exact location on the device
    Info: Pin seed[51] not assigned to an exact location on the device
    Info: Pin seed[52] not assigned to an exact location on the device
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 70 (unused VREF, 3.3V VCCIO, 66 input, 4 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available
        Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is register to register delay of 71.153 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y19; Fanout = 8; REG Node = 'RNG:RNG_inst|CA:\CA_generate:29:CA_Array|Y'
    Info: 2: + IC(0.445 ns) + CELL(0.350 ns) = 0.795 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|add_sub_2_result_int[1]~6'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.830 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|add_sub_2_result_int[2]~10'
    Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.955 ns; Loc. = LAB_X25_Y19; Fanout = 10; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|add_sub_2_result_int[3]~13'
    Info: 5: + IC(0.044 ns) + CELL(0.357 ns) = 1.356 ns; Loc. = LAB_X25_Y19; Fanout = 4; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[63]~1796'
    Info: 6: + IC(0.263 ns) + CELL(0.516 ns) = 2.135 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_24~14'
    Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.170 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_24~18'
    Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.295 ns; Loc. = LAB_X25_Y19; Fanout = 15; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_24~21'
    Info: 9: + IC(0.138 ns) + CELL(0.357 ns) = 2.790 ns; Loc. = LAB_X26_Y19; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[93]~1704'
    Info: 10: + IC(0.502 ns) + CELL(0.350 ns) = 3.642 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_26~10'
    Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 3.677 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_26~14'
    Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 3.712 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_26~18'
    Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 3.747 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_26~22'
    Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 3.872 ns; Loc. = LAB_X25_Y18; Fanout = 18; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_26~25'
    Info: 15: + IC(0.417 ns) + CELL(0.357 ns) = 4.646 ns; Loc. = LAB_X26_Y19; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[124]~1642'
    Info: 16: + IC(0.502 ns) + CELL(0.350 ns) = 5.498 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_27~10'
    Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 5.533 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_27~14'
    Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 5.568 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_27~18'
    Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 5.603 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_27~22'
    Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 5.638 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_27~26'
    Info: 21: + IC(0.000 ns) + CELL(0.125 ns) = 5.763 ns; Loc. = LAB_X25_Y18; Fanout = 22; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_27~29'
    Info: 22: + IC(0.417 ns) + CELL(0.357 ns) = 6.537 ns; Loc. = LAB_X26_Y19; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[155]~1580'
    Info: 23: + IC(0.529 ns) + CELL(0.350 ns) = 7.416 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_28~10'
    Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 7.451 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_28~14'
    Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 7.486 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_28~18'
    Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 7.521 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_28~22'
    Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 7.556 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_28~26'
    Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 7.591 ns; Loc. = LAB_X25_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_28~30'
    Info: 29: + IC(0.000 ns) + CELL(0.125 ns) = 7.716 ns; Loc. = LAB_X25_Y17; Fanout = 25; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_28~33'
    Info: 30: + IC(0.138 ns) + CELL(0.357 ns) = 8.211 ns; Loc. = LAB_X26_Y17; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[186]~1518'
    Info: 31: + IC(0.129 ns) + CELL(0.350 ns) = 8.690 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_29~10'
    Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 8.725 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_29~14'
    Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 8.760 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_29~18'
    Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 8.795 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_29~22'
    Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 8.830 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_29~26'
    Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 8.865 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_29~30'
    Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 8.900 ns; Loc. = LAB_X26_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_29~34'
    Info: 38: + IC(0.000 ns) + CELL(0.125 ns) = 9.025 ns; Loc. = LAB_X26_Y17; Fanout = 29; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_29~37'
    Info: 39: + IC(0.643 ns) + CELL(0.357 ns) = 10.025 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[217]~1456'
    Info: 40: + IC(0.700 ns) + CELL(0.350 ns) = 11.075 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~10'
    Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 11.110 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~14'
    Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 11.145 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~18'
    Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 11.180 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~22'
    Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 11.215 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~26'
    Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 11.250 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~30'
    Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 11.285 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~34'
    Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 11.320 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~38'
    Info: 48: + IC(0.000 ns) + CELL(0.125 ns) = 11.445 ns; Loc. = LAB_X25_Y16; Fanout = 33; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_30~41'
    Info: 49: + IC(0.615 ns) + CELL(0.357 ns) = 12.417 ns; Loc. = LAB_X23_Y15; Fanout = 4; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[249]~1424'
    Info: 50: + IC(0.721 ns) + CELL(0.436 ns) = 13.574 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~14'
    Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 13.609 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~18'
    Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 13.644 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~22'
    Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 13.679 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~26'
    Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 13.714 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~30'
    Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 13.749 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~34'
    Info: 56: + IC(0.000 ns) + CELL(0.035 ns) = 13.784 ns; Loc. = LAB_X23_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~38'
    Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 13.819 ns; Loc. = LAB_X23_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~42'
    Info: 58: + IC(0.000 ns) + CELL(0.125 ns) = 13.944 ns; Loc. = LAB_X23_Y16; Fanout = 36; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_31~45'
    Info: 59: + IC(0.417 ns) + CELL(0.357 ns) = 14.718 ns; Loc. = LAB_X23_Y17; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[279]~1332'
    Info: 60: + IC(0.502 ns) + CELL(0.350 ns) = 15.570 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~10'
    Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 15.605 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~14'
    Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 15.640 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~18'
    Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 15.675 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~22'
    Info: 64: + IC(0.000 ns) + CELL(0.035 ns) = 15.710 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~26'
    Info: 65: + IC(0.000 ns) + CELL(0.035 ns) = 15.745 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~30'
    Info: 66: + IC(0.000 ns) + CELL(0.035 ns) = 15.780 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~34'
    Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 15.815 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~38'
    Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 15.850 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~42'
    Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 15.885 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~46'
    Info: 70: + IC(0.000 ns) + CELL(0.125 ns) = 16.010 ns; Loc. = LAB_X22_Y16; Fanout = 39; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_3~49'
    Info: 71: + IC(0.417 ns) + CELL(0.357 ns) = 16.784 ns; Loc. = LAB_X21_Y17; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[310]~1270'
    Info: 72: + IC(0.452 ns) + CELL(0.350 ns) = 17.586 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~10'
    Info: 73: + IC(0.000 ns) + CELL(0.035 ns) = 17.621 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~14'
    Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 17.656 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~18'
    Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 17.691 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~22'
    Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 17.726 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~26'
    Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 17.761 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~30'
    Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 17.796 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~34'
    Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 17.831 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~38'
    Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 17.866 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~42'
    Info: 81: + IC(0.000 ns) + CELL(0.035 ns) = 17.901 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~46'
    Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 17.936 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~50'
    Info: 83: + IC(0.000 ns) + CELL(0.125 ns) = 18.061 ns; Loc. = LAB_X23_Y17; Fanout = 43; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_4~53'
    Info: 84: + IC(0.444 ns) + CELL(0.357 ns) = 18.862 ns; Loc. = LAB_X22_Y15; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[341]~1208'
    Info: 85: + IC(0.529 ns) + CELL(0.350 ns) = 19.741 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~10'
    Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 19.776 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~14'
    Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 19.811 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~18'
    Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 19.846 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~22'
    Info: 89: + IC(0.000 ns) + CELL(0.035 ns) = 19.881 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~26'
    Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 19.916 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~30'
    Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 19.951 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~34'
    Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 19.986 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~38'
    Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 20.021 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~42'
    Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 20.056 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~46'
    Info: 95: + IC(0.000 ns) + CELL(0.035 ns) = 20.091 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~50'
    Info: 96: + IC(0.000 ns) + CELL(0.035 ns) = 20.126 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~54'
    Info: 97: + IC(0.000 ns) + CELL(0.125 ns) = 20.251 ns; Loc. = LAB_X22_Y17; Fanout = 46; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_5~57'
    Info: 98: + IC(0.616 ns) + CELL(0.357 ns) = 21.224 ns; Loc. = LAB_X19_Y16; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[372]~1146'
    Info: 99: + IC(0.464 ns) + CELL(0.350 ns) = 22.038 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~10'
    Info: 100: + IC(0.000 ns) + CELL(0.035 ns) = 22.073 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~14'
    Info: 101: + IC(0.000 ns) + CELL(0.035 ns) = 22.108 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~18'
    Info: 102: + IC(0.000 ns) + CELL(0.035 ns) = 22.143 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~22'
    Info: 103: + IC(0.088 ns) + CELL(0.035 ns) = 22.266 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~26'
    Info: 104: + IC(0.000 ns) + CELL(0.035 ns) = 22.301 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~30'
    Info: 105: + IC(0.000 ns) + CELL(0.035 ns) = 22.336 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~34'
    Info: 106: + IC(0.000 ns) + CELL(0.035 ns) = 22.371 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~38'
    Info: 107: + IC(0.000 ns) + CELL(0.035 ns) = 22.406 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~42'
    Info: 108: + IC(0.000 ns) + CELL(0.035 ns) = 22.441 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~46'
    Info: 109: + IC(0.000 ns) + CELL(0.035 ns) = 22.476 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~50'
    Info: 110: + IC(0.000 ns) + CELL(0.035 ns) = 22.511 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~54'
    Info: 111: + IC(0.132 ns) + CELL(0.035 ns) = 22.678 ns; Loc. = LAB_X21_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~58'
    Info: 112: + IC(0.000 ns) + CELL(0.125 ns) = 22.803 ns; Loc. = LAB_X21_Y15; Fanout = 50; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_6~61'
    Info: 113: + IC(0.924 ns) + CELL(0.154 ns) = 23.881 ns; Loc. = LAB_X21_Y16; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[406]~1966'
    Info: 114: + IC(0.480 ns) + CELL(0.350 ns) = 24.711 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~22'
    Info: 115: + IC(0.000 ns) + CELL(0.035 ns) = 24.746 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~26'
    Info: 116: + IC(0.000 ns) + CELL(0.035 ns) = 24.781 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~30'
    Info: 117: + IC(0.132 ns) + CELL(0.035 ns) = 24.948 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~34'
    Info: 118: + IC(0.000 ns) + CELL(0.035 ns) = 24.983 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~38'
    Info: 119: + IC(0.000 ns) + CELL(0.035 ns) = 25.018 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~42'
    Info: 120: + IC(0.000 ns) + CELL(0.035 ns) = 25.053 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~46'
    Info: 121: + IC(0.000 ns) + CELL(0.035 ns) = 25.088 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~50'
    Info: 122: + IC(0.000 ns) + CELL(0.035 ns) = 25.123 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~54'
    Info: 123: + IC(0.000 ns) + CELL(0.035 ns) = 25.158 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~58'
    Info: 124: + IC(0.000 ns) + CELL(0.035 ns) = 25.193 ns; Loc. = LAB_X18_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~62'
    Info: 125: + IC(0.088 ns) + CELL(0.125 ns) = 25.406 ns; Loc. = LAB_X18_Y15; Fanout = 53; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_7~65'
    Info: 126: + IC(0.417 ns) + CELL(0.357 ns) = 26.180 ns; Loc. = LAB_X18_Y14; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[434]~1022'
    Info: 127: + IC(0.529 ns) + CELL(0.350 ns) = 27.059 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~10'
    Info: 128: + IC(0.000 ns) + CELL(0.035 ns) = 27.094 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~14'
    Info: 129: + IC(0.000 ns) + CELL(0.035 ns) = 27.129 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~18'
    Info: 130: + IC(0.000 ns) + CELL(0.035 ns) = 27.164 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~22'
    Info: 131: + IC(0.000 ns) + CELL(0.035 ns) = 27.199 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~26'
    Info: 132: + IC(0.000 ns) + CELL(0.035 ns) = 27.234 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~30'
    Info: 133: + IC(0.000 ns) + CELL(0.035 ns) = 27.269 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~34'
    Info: 134: + IC(0.000 ns) + CELL(0.035 ns) = 27.304 ns; Loc. = LAB_X17_Y16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~38'
    Info: 135: + IC(0.165 ns) + CELL(0.035 ns) = 27.504 ns; Loc. = LAB_X17_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~42'
    Info: 136: + IC(0.000 ns) + CELL(0.035 ns) = 27.539 ns; Loc. = LAB_X17_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~46'
    Info: 137: + IC(0.000 ns) + CELL(0.035 ns) = 27.574 ns; Loc. = LAB_X17_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~50'
    Info: 138: + IC(0.000 ns) + CELL(0.035 ns) = 27.609 ns; Loc. = LAB_X17_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~54'
    Info: 139: + IC(0.000 ns) + CELL(0.035 ns) = 27.644 ns; Loc. = LAB_X17_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~58'
    Info: 140: + IC(0.000 ns) + CELL(0.035 ns) = 27.679 ns; Loc. = LAB_X17_Y15; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~62'
    Info: 141: + IC(0.000 ns) + CELL(0.035 ns) = 27.714 ns; Loc. = LAB_X17_Y15; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~66'
    Info: 142: + IC(0.000 ns) + CELL(0.125 ns) = 27.839 ns; Loc. = LAB_X17_Y15; Fanout = 57; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_8~69'
    Info: 143: + IC(0.451 ns) + CELL(0.357 ns) = 28.647 ns; Loc. = LAB_X18_Y18; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[465]~960'
    Info: 144: + IC(0.554 ns) + CELL(0.350 ns) = 29.551 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~10'
    Info: 145: + IC(0.000 ns) + CELL(0.035 ns) = 29.586 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~14'
    Info: 146: + IC(0.000 ns) + CELL(0.035 ns) = 29.621 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~18'
    Info: 147: + IC(0.000 ns) + CELL(0.035 ns) = 29.656 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~22'
    Info: 148: + IC(0.000 ns) + CELL(0.035 ns) = 29.691 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~26'
    Info: 149: + IC(0.000 ns) + CELL(0.035 ns) = 29.726 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~30'
    Info: 150: + IC(0.000 ns) + CELL(0.035 ns) = 29.761 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~34'
    Info: 151: + IC(0.000 ns) + CELL(0.035 ns) = 29.796 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~38'
    Info: 152: + IC(0.165 ns) + CELL(0.035 ns) = 29.996 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~42'
    Info: 153: + IC(0.000 ns) + CELL(0.035 ns) = 30.031 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~46'
    Info: 154: + IC(0.000 ns) + CELL(0.035 ns) = 30.066 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~50'
    Info: 155: + IC(0.000 ns) + CELL(0.035 ns) = 30.101 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~54'
    Info: 156: + IC(0.000 ns) + CELL(0.035 ns) = 30.136 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~58'
    Info: 157: + IC(0.000 ns) + CELL(0.035 ns) = 30.171 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~62'
    Info: 158: + IC(0.000 ns) + CELL(0.035 ns) = 30.206 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~66'
    Info: 159: + IC(0.000 ns) + CELL(0.035 ns) = 30.241 ns; Loc. = LAB_X17_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~70'
    Info: 160: + IC(0.061 ns) + CELL(0.125 ns) = 30.427 ns; Loc. = LAB_X17_Y13; Fanout = 60; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_9~73'
    Info: 161: + IC(0.654 ns) + CELL(0.154 ns) = 31.235 ns; Loc. = LAB_X17_Y16; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[499]~1989'
    Info: 162: + IC(0.529 ns) + CELL(0.350 ns) = 32.114 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~22'
    Info: 163: + IC(0.000 ns) + CELL(0.035 ns) = 32.149 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~26'
    Info: 164: + IC(0.000 ns) + CELL(0.035 ns) = 32.184 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~30'
    Info: 165: + IC(0.000 ns) + CELL(0.035 ns) = 32.219 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~34'
    Info: 166: + IC(0.000 ns) + CELL(0.035 ns) = 32.254 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~38'
    Info: 167: + IC(0.132 ns) + CELL(0.035 ns) = 32.421 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~42'
    Info: 168: + IC(0.000 ns) + CELL(0.035 ns) = 32.456 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~46'
    Info: 169: + IC(0.000 ns) + CELL(0.035 ns) = 32.491 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~50'
    Info: 170: + IC(0.000 ns) + CELL(0.035 ns) = 32.526 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~54'
    Info: 171: + IC(0.000 ns) + CELL(0.035 ns) = 32.561 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~58'
    Info: 172: + IC(0.000 ns) + CELL(0.035 ns) = 32.596 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~62'
    Info: 173: + IC(0.000 ns) + CELL(0.035 ns) = 32.631 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~66'
    Info: 174: + IC(0.000 ns) + CELL(0.035 ns) = 32.666 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~70'
    Info: 175: + IC(0.088 ns) + CELL(0.035 ns) = 32.789 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~74'
    Info: 176: + IC(0.000 ns) + CELL(0.125 ns) = 32.914 ns; Loc. = LAB_X18_Y13; Fanout = 64; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_10~77'
    Info: 177: + IC(0.737 ns) + CELL(0.357 ns) = 34.008 ns; Loc. = LAB_X18_Y18; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[527]~836'
    Info: 178: + IC(0.129 ns) + CELL(0.350 ns) = 34.487 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~10'
    Info: 179: + IC(0.000 ns) + CELL(0.035 ns) = 34.522 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~14'
    Info: 180: + IC(0.000 ns) + CELL(0.035 ns) = 34.557 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~18'
    Info: 181: + IC(0.000 ns) + CELL(0.035 ns) = 34.592 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~22'
    Info: 182: + IC(0.000 ns) + CELL(0.035 ns) = 34.627 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~26'
    Info: 183: + IC(0.000 ns) + CELL(0.035 ns) = 34.662 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~30'
    Info: 184: + IC(0.000 ns) + CELL(0.035 ns) = 34.697 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~34'
    Info: 185: + IC(0.000 ns) + CELL(0.035 ns) = 34.732 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~38'
    Info: 186: + IC(0.132 ns) + CELL(0.035 ns) = 34.899 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~42'
    Info: 187: + IC(0.000 ns) + CELL(0.035 ns) = 34.934 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~46'
    Info: 188: + IC(0.000 ns) + CELL(0.035 ns) = 34.969 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~50'
    Info: 189: + IC(0.000 ns) + CELL(0.035 ns) = 35.004 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~54'
    Info: 190: + IC(0.000 ns) + CELL(0.035 ns) = 35.039 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~58'
    Info: 191: + IC(0.000 ns) + CELL(0.035 ns) = 35.074 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~62'
    Info: 192: + IC(0.000 ns) + CELL(0.035 ns) = 35.109 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~66'
    Info: 193: + IC(0.000 ns) + CELL(0.035 ns) = 35.144 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~70'
    Info: 194: + IC(0.088 ns) + CELL(0.035 ns) = 35.267 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~74'
    Info: 195: + IC(0.000 ns) + CELL(0.035 ns) = 35.302 ns; Loc. = LAB_X18_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~78'
    Info: 196: + IC(0.000 ns) + CELL(0.125 ns) = 35.427 ns; Loc. = LAB_X18_Y17; Fanout = 67; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_11~81'
    Info: 197: + IC(0.654 ns) + CELL(0.154 ns) = 36.235 ns; Loc. = LAB_X17_Y14; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[567]~2004'
    Info: 198: + IC(0.751 ns) + CELL(0.350 ns) = 37.336 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~46'
    Info: 199: + IC(0.165 ns) + CELL(0.035 ns) = 37.536 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~50'
    Info: 200: + IC(0.000 ns) + CELL(0.035 ns) = 37.571 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~54'
    Info: 201: + IC(0.000 ns) + CELL(0.035 ns) = 37.606 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~58'
    Info: 202: + IC(0.000 ns) + CELL(0.035 ns) = 37.641 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~62'
    Info: 203: + IC(0.000 ns) + CELL(0.035 ns) = 37.676 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~66'
    Info: 204: + IC(0.000 ns) + CELL(0.035 ns) = 37.711 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~70'
    Info: 205: + IC(0.000 ns) + CELL(0.035 ns) = 37.746 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~74'
    Info: 206: + IC(0.000 ns) + CELL(0.035 ns) = 37.781 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~78'
    Info: 207: + IC(0.061 ns) + CELL(0.035 ns) = 37.877 ns; Loc. = LAB_X19_Y17; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~82'
    Info: 208: + IC(0.000 ns) + CELL(0.125 ns) = 38.002 ns; Loc. = LAB_X19_Y17; Fanout = 71; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_12~85'
    Info: 209: + IC(1.167 ns) + CELL(0.154 ns) = 39.323 ns; Loc. = LAB_X21_Y14; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[592]~2017'
    Info: 210: + IC(0.129 ns) + CELL(0.350 ns) = 39.802 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~22'
    Info: 211: + IC(0.000 ns) + CELL(0.035 ns) = 39.837 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~26'
    Info: 212: + IC(0.000 ns) + CELL(0.035 ns) = 39.872 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~30'
    Info: 213: + IC(0.000 ns) + CELL(0.035 ns) = 39.907 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~34'
    Info: 214: + IC(0.000 ns) + CELL(0.035 ns) = 39.942 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~38'
    Info: 215: + IC(0.000 ns) + CELL(0.035 ns) = 39.977 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~42'
    Info: 216: + IC(0.000 ns) + CELL(0.035 ns) = 40.012 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~46'
    Info: 217: + IC(0.132 ns) + CELL(0.035 ns) = 40.179 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~50'
    Info: 218: + IC(0.000 ns) + CELL(0.035 ns) = 40.214 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~54'
    Info: 219: + IC(0.000 ns) + CELL(0.035 ns) = 40.249 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~58'
    Info: 220: + IC(0.000 ns) + CELL(0.035 ns) = 40.284 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~62'
    Info: 221: + IC(0.000 ns) + CELL(0.035 ns) = 40.319 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~66'
    Info: 222: + IC(0.000 ns) + CELL(0.035 ns) = 40.354 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~70'
    Info: 223: + IC(0.000 ns) + CELL(0.035 ns) = 40.389 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~74'
    Info: 224: + IC(0.000 ns) + CELL(0.035 ns) = 40.424 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~78'
    Info: 225: + IC(0.088 ns) + CELL(0.035 ns) = 40.547 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~82'
    Info: 226: + IC(0.000 ns) + CELL(0.035 ns) = 40.582 ns; Loc. = LAB_X21_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~86'
    Info: 227: + IC(0.000 ns) + CELL(0.125 ns) = 40.707 ns; Loc. = LAB_X21_Y13; Fanout = 74; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_14~89'
    Info: 228: + IC(0.417 ns) + CELL(0.357 ns) = 41.481 ns; Loc. = LAB_X22_Y12; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[620]~650'
    Info: 229: + IC(0.529 ns) + CELL(0.350 ns) = 42.360 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~10'
    Info: 230: + IC(0.000 ns) + CELL(0.035 ns) = 42.395 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~14'
    Info: 231: + IC(0.061 ns) + CELL(0.035 ns) = 42.491 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~18'
    Info: 232: + IC(0.000 ns) + CELL(0.035 ns) = 42.526 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~22'
    Info: 233: + IC(0.000 ns) + CELL(0.035 ns) = 42.561 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~26'
    Info: 234: + IC(0.000 ns) + CELL(0.035 ns) = 42.596 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~30'
    Info: 235: + IC(0.000 ns) + CELL(0.035 ns) = 42.631 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~34'
    Info: 236: + IC(0.000 ns) + CELL(0.035 ns) = 42.666 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~38'
    Info: 237: + IC(0.000 ns) + CELL(0.035 ns) = 42.701 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~42'
    Info: 238: + IC(0.000 ns) + CELL(0.035 ns) = 42.736 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~46'
    Info: 239: + IC(0.165 ns) + CELL(0.035 ns) = 42.936 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~50'
    Info: 240: + IC(0.000 ns) + CELL(0.035 ns) = 42.971 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~54'
    Info: 241: + IC(0.000 ns) + CELL(0.035 ns) = 43.006 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~58'
    Info: 242: + IC(0.000 ns) + CELL(0.035 ns) = 43.041 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~62'
    Info: 243: + IC(0.000 ns) + CELL(0.035 ns) = 43.076 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~66'
    Info: 244: + IC(0.000 ns) + CELL(0.035 ns) = 43.111 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~70'
    Info: 245: + IC(0.000 ns) + CELL(0.035 ns) = 43.146 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~74'
    Info: 246: + IC(0.000 ns) + CELL(0.035 ns) = 43.181 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~78'
    Info: 247: + IC(0.061 ns) + CELL(0.035 ns) = 43.277 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~82'
    Info: 248: + IC(0.000 ns) + CELL(0.035 ns) = 43.312 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~86'
    Info: 249: + IC(0.000 ns) + CELL(0.035 ns) = 43.347 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~90'
    Info: 250: + IC(0.000 ns) + CELL(0.125 ns) = 43.472 ns; Loc. = LAB_X22_Y13; Fanout = 78; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_15~93'
    Info: 251: + IC(0.451 ns) + CELL(0.357 ns) = 44.280 ns; Loc. = LAB_X21_Y10; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[651]~588'
    Info: 252: + IC(0.751 ns) + CELL(0.350 ns) = 45.381 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~10'
    Info: 253: + IC(0.000 ns) + CELL(0.035 ns) = 45.416 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~14'
    Info: 254: + IC(0.088 ns) + CELL(0.035 ns) = 45.539 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~18'
    Info: 255: + IC(0.000 ns) + CELL(0.035 ns) = 45.574 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~22'
    Info: 256: + IC(0.000 ns) + CELL(0.035 ns) = 45.609 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~26'
    Info: 257: + IC(0.000 ns) + CELL(0.035 ns) = 45.644 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~30'
    Info: 258: + IC(0.000 ns) + CELL(0.035 ns) = 45.679 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~34'
    Info: 259: + IC(0.000 ns) + CELL(0.035 ns) = 45.714 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~38'
    Info: 260: + IC(0.000 ns) + CELL(0.035 ns) = 45.749 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~42'
    Info: 261: + IC(0.000 ns) + CELL(0.035 ns) = 45.784 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~46'
    Info: 262: + IC(0.132 ns) + CELL(0.035 ns) = 45.951 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~50'
    Info: 263: + IC(0.000 ns) + CELL(0.035 ns) = 45.986 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~54'
    Info: 264: + IC(0.000 ns) + CELL(0.035 ns) = 46.021 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~58'
    Info: 265: + IC(0.000 ns) + CELL(0.035 ns) = 46.056 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~62'
    Info: 266: + IC(0.000 ns) + CELL(0.035 ns) = 46.091 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~66'
    Info: 267: + IC(0.000 ns) + CELL(0.035 ns) = 46.126 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~70'
    Info: 268: + IC(0.000 ns) + CELL(0.035 ns) = 46.161 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~74'
    Info: 269: + IC(0.000 ns) + CELL(0.035 ns) = 46.196 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~78'
    Info: 270: + IC(0.088 ns) + CELL(0.035 ns) = 46.319 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~82'
    Info: 271: + IC(0.000 ns) + CELL(0.035 ns) = 46.354 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~86'
    Info: 272: + IC(0.000 ns) + CELL(0.035 ns) = 46.389 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~90'
    Info: 273: + IC(0.000 ns) + CELL(0.035 ns) = 46.424 ns; Loc. = LAB_X23_Y13; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~94'
    Info: 274: + IC(0.000 ns) + CELL(0.125 ns) = 46.549 ns; Loc. = LAB_X23_Y13; Fanout = 81; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_16~97'
    Info: 275: + IC(0.924 ns) + CELL(0.154 ns) = 47.627 ns; Loc. = LAB_X23_Y14; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[685]~2049'
    Info: 276: + IC(0.536 ns) + CELL(0.350 ns) = 48.513 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~22'
    Info: 277: + IC(0.061 ns) + CELL(0.035 ns) = 48.609 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~26'
    Info: 278: + IC(0.000 ns) + CELL(0.035 ns) = 48.644 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~30'
    Info: 279: + IC(0.000 ns) + CELL(0.035 ns) = 48.679 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~34'
    Info: 280: + IC(0.000 ns) + CELL(0.035 ns) = 48.714 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~38'
    Info: 281: + IC(0.000 ns) + CELL(0.035 ns) = 48.749 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~42'
    Info: 282: + IC(0.000 ns) + CELL(0.035 ns) = 48.784 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~46'
    Info: 283: + IC(0.000 ns) + CELL(0.035 ns) = 48.819 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~50'
    Info: 284: + IC(0.000 ns) + CELL(0.035 ns) = 48.854 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~54'
    Info: 285: + IC(0.165 ns) + CELL(0.035 ns) = 49.054 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~58'
    Info: 286: + IC(0.000 ns) + CELL(0.035 ns) = 49.089 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~62'
    Info: 287: + IC(0.000 ns) + CELL(0.035 ns) = 49.124 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~66'
    Info: 288: + IC(0.000 ns) + CELL(0.035 ns) = 49.159 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~70'
    Info: 289: + IC(0.000 ns) + CELL(0.035 ns) = 49.194 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~74'
    Info: 290: + IC(0.000 ns) + CELL(0.035 ns) = 49.229 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~78'
    Info: 291: + IC(0.000 ns) + CELL(0.035 ns) = 49.264 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~82'
    Info: 292: + IC(0.000 ns) + CELL(0.035 ns) = 49.299 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~86'
    Info: 293: + IC(0.061 ns) + CELL(0.035 ns) = 49.395 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~90'
    Info: 294: + IC(0.000 ns) + CELL(0.035 ns) = 49.430 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~94'
    Info: 295: + IC(0.000 ns) + CELL(0.035 ns) = 49.465 ns; Loc. = LAB_X22_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~98'
    Info: 296: + IC(0.000 ns) + CELL(0.125 ns) = 49.590 ns; Loc. = LAB_X22_Y10; Fanout = 85; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_17~101'
    Info: 297: + IC(0.444 ns) + CELL(0.357 ns) = 50.391 ns; Loc. = LAB_X22_Y12; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[713]~464'
    Info: 298: + IC(0.730 ns) + CELL(0.350 ns) = 51.471 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~10'
    Info: 299: + IC(0.000 ns) + CELL(0.035 ns) = 51.506 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~14'
    Info: 300: + IC(0.000 ns) + CELL(0.035 ns) = 51.541 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~18'
    Info: 301: + IC(0.000 ns) + CELL(0.035 ns) = 51.576 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~22'
    Info: 302: + IC(0.088 ns) + CELL(0.035 ns) = 51.699 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~26'
    Info: 303: + IC(0.000 ns) + CELL(0.035 ns) = 51.734 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~30'
    Info: 304: + IC(0.000 ns) + CELL(0.035 ns) = 51.769 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~34'
    Info: 305: + IC(0.000 ns) + CELL(0.035 ns) = 51.804 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~38'
    Info: 306: + IC(0.000 ns) + CELL(0.035 ns) = 51.839 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~42'
    Info: 307: + IC(0.000 ns) + CELL(0.035 ns) = 51.874 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~46'
    Info: 308: + IC(0.000 ns) + CELL(0.035 ns) = 51.909 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~50'
    Info: 309: + IC(0.000 ns) + CELL(0.035 ns) = 51.944 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~54'
    Info: 310: + IC(0.132 ns) + CELL(0.035 ns) = 52.111 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~58'
    Info: 311: + IC(0.000 ns) + CELL(0.035 ns) = 52.146 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~62'
    Info: 312: + IC(0.000 ns) + CELL(0.035 ns) = 52.181 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~66'
    Info: 313: + IC(0.000 ns) + CELL(0.035 ns) = 52.216 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~70'
    Info: 314: + IC(0.000 ns) + CELL(0.035 ns) = 52.251 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~74'
    Info: 315: + IC(0.000 ns) + CELL(0.035 ns) = 52.286 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~78'
    Info: 316: + IC(0.000 ns) + CELL(0.035 ns) = 52.321 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~82'
    Info: 317: + IC(0.000 ns) + CELL(0.035 ns) = 52.356 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~86'
    Info: 318: + IC(0.088 ns) + CELL(0.035 ns) = 52.479 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~90'
    Info: 319: + IC(0.000 ns) + CELL(0.035 ns) = 52.514 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~94'
    Info: 320: + IC(0.000 ns) + CELL(0.035 ns) = 52.549 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~98'
    Info: 321: + IC(0.000 ns) + CELL(0.035 ns) = 52.584 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~102'
    Info: 322: + IC(0.000 ns) + CELL(0.125 ns) = 52.709 ns; Loc. = LAB_X18_Y10; Fanout = 88; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_18~105'
    Info: 323: + IC(0.924 ns) + CELL(0.154 ns) = 53.787 ns; Loc. = LAB_X18_Y11; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[747]~2073'
    Info: 324: + IC(0.223 ns) + CELL(0.350 ns) = 54.360 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~22'
    Info: 325: + IC(0.061 ns) + CELL(0.035 ns) = 54.456 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~26'
    Info: 326: + IC(0.000 ns) + CELL(0.035 ns) = 54.491 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~30'
    Info: 327: + IC(0.000 ns) + CELL(0.035 ns) = 54.526 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~34'
    Info: 328: + IC(0.000 ns) + CELL(0.035 ns) = 54.561 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~38'
    Info: 329: + IC(0.000 ns) + CELL(0.035 ns) = 54.596 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~42'
    Info: 330: + IC(0.000 ns) + CELL(0.035 ns) = 54.631 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~46'
    Info: 331: + IC(0.000 ns) + CELL(0.035 ns) = 54.666 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~50'
    Info: 332: + IC(0.000 ns) + CELL(0.035 ns) = 54.701 ns; Loc. = LAB_X17_Y11; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~54'
    Info: 333: + IC(0.165 ns) + CELL(0.035 ns) = 54.901 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~58'
    Info: 334: + IC(0.000 ns) + CELL(0.035 ns) = 54.936 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~62'
    Info: 335: + IC(0.000 ns) + CELL(0.035 ns) = 54.971 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~66'
    Info: 336: + IC(0.000 ns) + CELL(0.035 ns) = 55.006 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~70'
    Info: 337: + IC(0.000 ns) + CELL(0.035 ns) = 55.041 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~74'
    Info: 338: + IC(0.000 ns) + CELL(0.035 ns) = 55.076 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~78'
    Info: 339: + IC(0.000 ns) + CELL(0.035 ns) = 55.111 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~82'
    Info: 340: + IC(0.000 ns) + CELL(0.035 ns) = 55.146 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~86'
    Info: 341: + IC(0.061 ns) + CELL(0.035 ns) = 55.242 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~90'
    Info: 342: + IC(0.000 ns) + CELL(0.035 ns) = 55.277 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~94'
    Info: 343: + IC(0.000 ns) + CELL(0.035 ns) = 55.312 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~98'
    Info: 344: + IC(0.000 ns) + CELL(0.035 ns) = 55.347 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~102'
    Info: 345: + IC(0.000 ns) + CELL(0.035 ns) = 55.382 ns; Loc. = LAB_X17_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~106'
    Info: 346: + IC(0.000 ns) + CELL(0.125 ns) = 55.507 ns; Loc. = LAB_X17_Y10; Fanout = 92; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_19~109'
    Info: 347: + IC(0.818 ns) + CELL(0.154 ns) = 56.479 ns; Loc. = LAB_X19_Y11; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[786]~2082'
    Info: 348: + IC(0.547 ns) + CELL(0.350 ns) = 57.376 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~54'
    Info: 349: + IC(0.000 ns) + CELL(0.035 ns) = 57.411 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~58'
    Info: 350: + IC(0.000 ns) + CELL(0.035 ns) = 57.446 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~62'
    Info: 351: + IC(0.132 ns) + CELL(0.035 ns) = 57.613 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~66'
    Info: 352: + IC(0.000 ns) + CELL(0.035 ns) = 57.648 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~70'
    Info: 353: + IC(0.000 ns) + CELL(0.035 ns) = 57.683 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~74'
    Info: 354: + IC(0.000 ns) + CELL(0.035 ns) = 57.718 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~78'
    Info: 355: + IC(0.000 ns) + CELL(0.035 ns) = 57.753 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~82'
    Info: 356: + IC(0.000 ns) + CELL(0.035 ns) = 57.788 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~86'
    Info: 357: + IC(0.000 ns) + CELL(0.035 ns) = 57.823 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~90'
    Info: 358: + IC(0.000 ns) + CELL(0.035 ns) = 57.858 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~94'
    Info: 359: + IC(0.088 ns) + CELL(0.035 ns) = 57.981 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~98'
    Info: 360: + IC(0.000 ns) + CELL(0.035 ns) = 58.016 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~102'
    Info: 361: + IC(0.000 ns) + CELL(0.035 ns) = 58.051 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~106'
    Info: 362: + IC(0.000 ns) + CELL(0.035 ns) = 58.086 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~110'
    Info: 363: + IC(0.000 ns) + CELL(0.125 ns) = 58.211 ns; Loc. = LAB_X18_Y7; Fanout = 95; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_20~113'
    Info: 364: + IC(0.444 ns) + CELL(0.357 ns) = 59.012 ns; Loc. = LAB_X17_Y9; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[806]~278'
    Info: 365: + IC(0.129 ns) + CELL(0.350 ns) = 59.491 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~10'
    Info: 366: + IC(0.000 ns) + CELL(0.035 ns) = 59.526 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~14'
    Info: 367: + IC(0.000 ns) + CELL(0.035 ns) = 59.561 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~18'
    Info: 368: + IC(0.000 ns) + CELL(0.035 ns) = 59.596 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~22'
    Info: 369: + IC(0.000 ns) + CELL(0.035 ns) = 59.631 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~26'
    Info: 370: + IC(0.000 ns) + CELL(0.035 ns) = 59.666 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~30'
    Info: 371: + IC(0.165 ns) + CELL(0.035 ns) = 59.866 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~34'
    Info: 372: + IC(0.000 ns) + CELL(0.035 ns) = 59.901 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~38'
    Info: 373: + IC(0.000 ns) + CELL(0.035 ns) = 59.936 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~42'
    Info: 374: + IC(0.000 ns) + CELL(0.035 ns) = 59.971 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~46'
    Info: 375: + IC(0.000 ns) + CELL(0.035 ns) = 60.006 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~50'
    Info: 376: + IC(0.000 ns) + CELL(0.035 ns) = 60.041 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~54'
    Info: 377: + IC(0.000 ns) + CELL(0.035 ns) = 60.076 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~58'
    Info: 378: + IC(0.000 ns) + CELL(0.035 ns) = 60.111 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~62'
    Info: 379: + IC(0.173 ns) + CELL(0.035 ns) = 60.319 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~66'
    Info: 380: + IC(0.000 ns) + CELL(0.035 ns) = 60.354 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~70'
    Info: 381: + IC(0.000 ns) + CELL(0.035 ns) = 60.389 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~74'
    Info: 382: + IC(0.000 ns) + CELL(0.035 ns) = 60.424 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~78'
    Info: 383: + IC(0.000 ns) + CELL(0.035 ns) = 60.459 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~82'
    Info: 384: + IC(0.000 ns) + CELL(0.035 ns) = 60.494 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~86'
    Info: 385: + IC(0.000 ns) + CELL(0.035 ns) = 60.529 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~90'
    Info: 386: + IC(0.000 ns) + CELL(0.035 ns) = 60.564 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~94'
    Info: 387: + IC(0.061 ns) + CELL(0.035 ns) = 60.660 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~98'
    Info: 388: + IC(0.000 ns) + CELL(0.035 ns) = 60.695 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~102'
    Info: 389: + IC(0.000 ns) + CELL(0.035 ns) = 60.730 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~106'
    Info: 390: + IC(0.000 ns) + CELL(0.035 ns) = 60.765 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~110'
    Info: 391: + IC(0.000 ns) + CELL(0.035 ns) = 60.800 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~114'
    Info: 392: + IC(0.000 ns) + CELL(0.125 ns) = 60.925 ns; Loc. = LAB_X17_Y7; Fanout = 99; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_21~117'
    Info: 393: + IC(0.819 ns) + CELL(0.154 ns) = 61.898 ns; Loc. = LAB_X14_Y8; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[842]~2112'
    Info: 394: + IC(0.502 ns) + CELL(0.350 ns) = 62.750 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~30'
    Info: 395: + IC(0.142 ns) + CELL(0.035 ns) = 62.927 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~34'
    Info: 396: + IC(0.000 ns) + CELL(0.035 ns) = 62.962 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~38'
    Info: 397: + IC(0.000 ns) + CELL(0.035 ns) = 62.997 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~42'
    Info: 398: + IC(0.000 ns) + CELL(0.035 ns) = 63.032 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~46'
    Info: 399: + IC(0.000 ns) + CELL(0.035 ns) = 63.067 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~50'
    Info: 400: + IC(0.000 ns) + CELL(0.035 ns) = 63.102 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~54'
    Info: 401: + IC(0.000 ns) + CELL(0.035 ns) = 63.137 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~58'
    Info: 402: + IC(0.000 ns) + CELL(0.035 ns) = 63.172 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~62'
    Info: 403: + IC(0.142 ns) + CELL(0.035 ns) = 63.349 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~66'
    Info: 404: + IC(0.000 ns) + CELL(0.035 ns) = 63.384 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~70'
    Info: 405: + IC(0.000 ns) + CELL(0.035 ns) = 63.419 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~74'
    Info: 406: + IC(0.000 ns) + CELL(0.035 ns) = 63.454 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~78'
    Info: 407: + IC(0.000 ns) + CELL(0.035 ns) = 63.489 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~82'
    Info: 408: + IC(0.000 ns) + CELL(0.035 ns) = 63.524 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~86'
    Info: 409: + IC(0.000 ns) + CELL(0.035 ns) = 63.559 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~90'
    Info: 410: + IC(0.000 ns) + CELL(0.035 ns) = 63.594 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~94'
    Info: 411: + IC(0.132 ns) + CELL(0.035 ns) = 63.761 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~98'
    Info: 412: + IC(0.000 ns) + CELL(0.035 ns) = 63.796 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~102'
    Info: 413: + IC(0.000 ns) + CELL(0.035 ns) = 63.831 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~106'
    Info: 414: + IC(0.000 ns) + CELL(0.035 ns) = 63.866 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~110'
    Info: 415: + IC(0.000 ns) + CELL(0.035 ns) = 63.901 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~114'
    Info: 416: + IC(0.000 ns) + CELL(0.035 ns) = 63.936 ns; Loc. = LAB_X15_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~118'
    Info: 417: + IC(0.000 ns) + CELL(0.125 ns) = 64.061 ns; Loc. = LAB_X15_Y6; Fanout = 102; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_22~121'
    Info: 418: + IC(0.648 ns) + CELL(0.357 ns) = 65.066 ns; Loc. = LAB_X13_Y9; Fanout = 5; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[868]~154'
    Info: 419: + IC(0.223 ns) + CELL(0.350 ns) = 65.639 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~10'
    Info: 420: + IC(0.000 ns) + CELL(0.035 ns) = 65.674 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~14'
    Info: 421: + IC(0.000 ns) + CELL(0.035 ns) = 65.709 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~18'
    Info: 422: + IC(0.000 ns) + CELL(0.035 ns) = 65.744 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~22'
    Info: 423: + IC(0.000 ns) + CELL(0.035 ns) = 65.779 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~26'
    Info: 424: + IC(0.000 ns) + CELL(0.035 ns) = 65.814 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~30'
    Info: 425: + IC(0.165 ns) + CELL(0.035 ns) = 66.014 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~34'
    Info: 426: + IC(0.000 ns) + CELL(0.035 ns) = 66.049 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~38'
    Info: 427: + IC(0.000 ns) + CELL(0.035 ns) = 66.084 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~42'
    Info: 428: + IC(0.000 ns) + CELL(0.035 ns) = 66.119 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~46'
    Info: 429: + IC(0.000 ns) + CELL(0.035 ns) = 66.154 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~50'
    Info: 430: + IC(0.000 ns) + CELL(0.035 ns) = 66.189 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~54'
    Info: 431: + IC(0.000 ns) + CELL(0.035 ns) = 66.224 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~58'
    Info: 432: + IC(0.000 ns) + CELL(0.035 ns) = 66.259 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~62'
    Info: 433: + IC(0.173 ns) + CELL(0.035 ns) = 66.467 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~66'
    Info: 434: + IC(0.000 ns) + CELL(0.035 ns) = 66.502 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~70'
    Info: 435: + IC(0.000 ns) + CELL(0.035 ns) = 66.537 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~74'
    Info: 436: + IC(0.000 ns) + CELL(0.035 ns) = 66.572 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~78'
    Info: 437: + IC(0.000 ns) + CELL(0.035 ns) = 66.607 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~82'
    Info: 438: + IC(0.000 ns) + CELL(0.035 ns) = 66.642 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~86'
    Info: 439: + IC(0.000 ns) + CELL(0.035 ns) = 66.677 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~90'
    Info: 440: + IC(0.000 ns) + CELL(0.035 ns) = 66.712 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~94'
    Info: 441: + IC(0.173 ns) + CELL(0.035 ns) = 66.920 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~98'
    Info: 442: + IC(0.000 ns) + CELL(0.035 ns) = 66.955 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~102'
    Info: 443: + IC(0.000 ns) + CELL(0.035 ns) = 66.990 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~106'
    Info: 444: + IC(0.000 ns) + CELL(0.035 ns) = 67.025 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~110'
    Info: 445: + IC(0.000 ns) + CELL(0.035 ns) = 67.060 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~114'
    Info: 446: + IC(0.000 ns) + CELL(0.035 ns) = 67.095 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~118'
    Info: 447: + IC(0.000 ns) + CELL(0.035 ns) = 67.130 ns; Loc. = LAB_X14_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~122'
    Info: 448: + IC(0.000 ns) + CELL(0.125 ns) = 67.255 ns; Loc. = LAB_X14_Y6; Fanout = 51; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_23~125'
    Info: 449: + IC(0.951 ns) + CELL(0.154 ns) = 68.360 ns; Loc. = LAB_X14_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[906]~2140'
    Info: 450: + IC(0.223 ns) + CELL(0.350 ns) = 68.933 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~38'
    Info: 451: + IC(0.000 ns) + CELL(0.035 ns) = 68.968 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~42'
    Info: 452: + IC(0.000 ns) + CELL(0.035 ns) = 69.003 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~46'
    Info: 453: + IC(0.000 ns) + CELL(0.035 ns) = 69.038 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~50'
    Info: 454: + IC(0.000 ns) + CELL(0.035 ns) = 69.073 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~54'
    Info: 455: + IC(0.000 ns) + CELL(0.035 ns) = 69.108 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~58'
    Info: 456: + IC(0.000 ns) + CELL(0.035 ns) = 69.143 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~62'
    Info: 457: + IC(0.142 ns) + CELL(0.035 ns) = 69.320 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~66'
    Info: 458: + IC(0.000 ns) + CELL(0.035 ns) = 69.355 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~70'
    Info: 459: + IC(0.000 ns) + CELL(0.035 ns) = 69.390 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~74'
    Info: 460: + IC(0.000 ns) + CELL(0.035 ns) = 69.425 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~78'
    Info: 461: + IC(0.000 ns) + CELL(0.035 ns) = 69.460 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~82'
    Info: 462: + IC(0.000 ns) + CELL(0.035 ns) = 69.495 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~86'
    Info: 463: + IC(0.000 ns) + CELL(0.035 ns) = 69.530 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~90'
    Info: 464: + IC(0.000 ns) + CELL(0.035 ns) = 69.565 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~94'
    Info: 465: + IC(0.132 ns) + CELL(0.035 ns) = 69.732 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~98'
    Info: 466: + IC(0.000 ns) + CELL(0.035 ns) = 69.767 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~102'
    Info: 467: + IC(0.000 ns) + CELL(0.035 ns) = 69.802 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~106'
    Info: 468: + IC(0.000 ns) + CELL(0.035 ns) = 69.837 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~110'
    Info: 469: + IC(0.000 ns) + CELL(0.035 ns) = 69.872 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~114'
    Info: 470: + IC(0.000 ns) + CELL(0.035 ns) = 69.907 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~118'
    Info: 471: + IC(0.000 ns) + CELL(0.035 ns) = 69.942 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~122'
    Info: 472: + IC(0.000 ns) + CELL(0.035 ns) = 69.977 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~126'
    Info: 473: + IC(0.088 ns) + CELL(0.125 ns) = 70.190 ns; Loc. = LAB_X13_Y6; Fanout = 4; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|op_25~129'
    Info: 474: + IC(0.536 ns) + CELL(0.272 ns) = 70.998 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_29m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_i6f:divider|StageOut[930]~2144'
    Info: 475: + IC(0.000 ns) + CELL(0.155 ns) = 71.153 ns; Loc. = LAB_X13_Y9; Fanout = 1; REG Node = 'mod_output[0]'
    Info: Total cell delay = 36.133 ns ( 50.78 % )
    Info: Total interconnect delay = 35.020 ns ( 49.22 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 2% of the available device resources
    Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Duplicated 10 combinational logic cells to improve design speed or routability
Info: Started post-fitting delay annotation
Warning: Found 4 output pins without output pin load capacitance assignment
    Info: Pin "result[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 295 megabytes
    Info: Processing ended: Fri May 31 11:31:50 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


