######## IP Build Summary Report #######
########################################
#Info only 
########################################
ip_top_module_name = hqm_list_sel_pipe
KitVendor          = Intel
KitLibrary         = Intel
ip_version         = 1.0

########################################
# RTL Parameters (info only)
########################################
#RTL Parameter	Value

########################################
# Ports with PortWidth and PortDirection (info only)
########################################
#Port_name	PortWidth	Port_Direction
ap_alarm_down_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		out
ap_alarm_down_ready	1		in
ap_alarm_down_v	1		out
ap_alarm_up_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		in
ap_alarm_up_ready	1		out
ap_alarm_up_v	1		in
ap_aqed_data	[(@work.hqm_core_pkg.BITS_AP_AQED_T-1):0]		out
ap_aqed_ready	1		in
ap_aqed_v	1		out
ap_cfg_req_down	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		out
ap_cfg_req_down_read	1		out
ap_cfg_req_down_write	1		out
ap_cfg_req_up	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		in
ap_cfg_req_up_read	1		in
ap_cfg_req_up_write	1		in
ap_cfg_rsp_down	[(@work.hqm_AW_pkg.BITS_CFG_RSP_T-1):0]		out
ap_cfg_rsp_down_ack	1		out
ap_cfg_rsp_up	[(@work.hqm_AW_pkg.BITS_CFG_RSP_T-1):0]		in
ap_cfg_rsp_up_ack	1		in
ap_reset_done	1		out
ap_unit_idle	1		out
ap_unit_pipeidle	1		out
aqed_ap_enq_data	[(@work.hqm_core_pkg.BITS_AQED_AP_ENQ_T-1):0]		in
aqed_ap_enq_ready	1		out
aqed_ap_enq_v	1		in
aqed_clk_enable	1		out
aqed_clk_idle	1		in
aqed_lsp_dec_fid_cnt_v	1		in
aqed_lsp_deq_data	[(@work.hqm_core_pkg.BITS_AQED_LSP_DEQ_T-1):0]		in
aqed_lsp_deq_v	1		in
aqed_lsp_fid_cnt_upd_qid	[6:0]		in
aqed_lsp_fid_cnt_upd_v	1		in
aqed_lsp_fid_cnt_upd_val	1		in
aqed_lsp_sch_data	[(@work.hqm_core_pkg.BITS_AQED_LSP_SCH_T-1):0]		in
aqed_lsp_sch_ready	1		out
aqed_lsp_sch_v	1		in
aqed_lsp_stop_atqatm	1		in
aqed_unit_idle	1		in
chp_lsp_cmp_data	[(@work.hqm_core_pkg.BITS_CHP_LSP_CMP_T-1):0]		in
chp_lsp_cmp_ready	1		out
chp_lsp_cmp_v	1		in
chp_lsp_ldb_cq_off	[(@work.hqm_core_pkg.HQM_NUM_LB_CQ-1):0]		in
chp_lsp_token_data	[(@work.hqm_core_pkg.BITS_CHP_LSP_TOKEN_T-1):0]		in
chp_lsp_token_ready	1		out
chp_lsp_token_v	1		in
dp_lsp_enq_dir_data	[(@work.hqm_core_pkg.BITS_DP_LSP_ENQ_DIR_T-1):0]		in
dp_lsp_enq_dir_ready	1		out
dp_lsp_enq_dir_v	1		in
dp_lsp_enq_rorply_data	[(@work.hqm_core_pkg.BITS_DP_LSP_ENQ_RORPLY_T-1):0]		in
dp_lsp_enq_rorply_ready	1		out
dp_lsp_enq_rorply_v	1		in
hqm_gated_clk	1		in
hqm_gated_rst_b_active_atm	1		in
hqm_gated_rst_b_active_lsp	1		in
hqm_gated_rst_b_atm	1		in
hqm_gated_rst_b_done_atm	1		out
hqm_gated_rst_b_done_lsp	1		out
hqm_gated_rst_b_lsp	1		in
hqm_gated_rst_b_start_atm	1		in
hqm_gated_rst_b_start_lsp	1		in
hqm_inp_gated_clk	1		in
hqm_inp_gated_rst_b_atm	1		in
hqm_inp_gated_rst_b_lsp	1		in
hqm_proc_clk_en_lsp	1		out
hqm_rst_prep_atm	1		in
hqm_rst_prep_lsp	1		in
lsp_alarm_down_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		out
lsp_alarm_down_ready	1		in
lsp_alarm_down_v	1		out
lsp_alarm_up_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		in
lsp_alarm_up_ready	1		out
lsp_alarm_up_v	1		in
lsp_aqed_cmp_data	[(@work.hqm_core_pkg.BITS_LSP_AQED_CMP_T-1):0]		out
lsp_aqed_cmp_ready	1		in
lsp_aqed_cmp_v	1		out
lsp_cfg_req_down	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		out
lsp_cfg_req_down_read	1		out
lsp_cfg_req_down_write	1		out
lsp_cfg_req_up	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		in
lsp_cfg_req_up_read	1		in
lsp_cfg_req_up_write	1		in
lsp_cfg_rsp_down	[(@work.hqm_AW_pkg.BITS_CFG_RSP_T-1):0]		out
lsp_cfg_rsp_down_ack	1		out
lsp_cfg_rsp_up	[(@work.hqm_AW_pkg.BITS_CFG_RSP_T-1):0]		in
lsp_cfg_rsp_up_ack	1		in
lsp_dp_sch_dir_data	[(@work.hqm_core_pkg.BITS_LSP_DP_SCH_DIR_T-1):0]		out
lsp_dp_sch_dir_ready	1		in
lsp_dp_sch_dir_v	1		out
lsp_dp_sch_rorply_data	[(@work.hqm_core_pkg.BITS_LSP_DP_SCH_RORPLY_T-1):0]		out
lsp_dp_sch_rorply_ready	1		in
lsp_dp_sch_rorply_v	1		out
lsp_nalb_sch_atq_data	[(@work.hqm_core_pkg.BITS_LSP_NALB_SCH_ATQ_T-1):0]		out
lsp_nalb_sch_atq_ready	1		in
lsp_nalb_sch_atq_v	1		out
lsp_nalb_sch_rorply_data	[(@work.hqm_core_pkg.BITS_LSP_NALB_SCH_RORPLY_T-1):0]		out
lsp_nalb_sch_rorply_ready	1		in
lsp_nalb_sch_rorply_v	1		out
lsp_nalb_sch_unoord_data	[(@work.hqm_core_pkg.BITS_LSP_NALB_SCH_UNOORD_T-1):0]		out
lsp_nalb_sch_unoord_ready	1		in
lsp_nalb_sch_unoord_v	1		out
lsp_reset_done	1		out
lsp_unit_idle	1		out
lsp_unit_pipeidle	1		out
nalb_lsp_enq_lb_data	[(@work.hqm_core_pkg.BITS_NALB_LSP_ENQ_LB_T-1):0]		in
nalb_lsp_enq_lb_ready	1		out
nalb_lsp_enq_lb_v	1		in
nalb_lsp_enq_rorply_data	[(@work.hqm_core_pkg.BITS_NALB_LSP_ENQ_RORPLY_T-1):0]		in
nalb_lsp_enq_rorply_ready	1		out
nalb_lsp_enq_rorply_v	1		in
qed_lsp_deq_data	[(@work.hqm_core_pkg.BITS_QED_LSP_DEQ_T-1):0]		in
qed_lsp_deq_v	1		in
rf_aqed_lsp_deq_fifo_mem_raddr	[4:0]		out
rf_aqed_lsp_deq_fifo_mem_rclk	1		out
rf_aqed_lsp_deq_fifo_mem_rclk_rst_n	1		out
rf_aqed_lsp_deq_fifo_mem_rdata	[8:0]		in
rf_aqed_lsp_deq_fifo_mem_re	1		out
rf_aqed_lsp_deq_fifo_mem_waddr	[4:0]		out
rf_aqed_lsp_deq_fifo_mem_wclk	1		out
rf_aqed_lsp_deq_fifo_mem_wclk_rst_n	1		out
rf_aqed_lsp_deq_fifo_mem_wdata	[8:0]		out
rf_aqed_lsp_deq_fifo_mem_we	1		out
rf_aqed_qid2cqidix_raddr	[4:0]		out
rf_aqed_qid2cqidix_rclk	1		out
rf_aqed_qid2cqidix_rclk_rst_n	1		out
rf_aqed_qid2cqidix_rdata	[527:0]		in
rf_aqed_qid2cqidix_re	1		out
rf_aqed_qid2cqidix_waddr	[4:0]		out
rf_aqed_qid2cqidix_wclk	1		out
rf_aqed_qid2cqidix_wclk_rst_n	1		out
rf_aqed_qid2cqidix_wdata	[527:0]		out
rf_aqed_qid2cqidix_we	1		out
rf_atm_cmp_fifo_mem_raddr	[2:0]		out
rf_atm_cmp_fifo_mem_rclk	1		out
rf_atm_cmp_fifo_mem_rclk_rst_n	1		out
rf_atm_cmp_fifo_mem_rdata	[54:0]		in
rf_atm_cmp_fifo_mem_re	1		out
rf_atm_cmp_fifo_mem_waddr	[2:0]		out
rf_atm_cmp_fifo_mem_wclk	1		out
rf_atm_cmp_fifo_mem_wclk_rst_n	1		out
rf_atm_cmp_fifo_mem_wdata	[54:0]		out
rf_atm_cmp_fifo_mem_we	1		out
rf_atm_fifo_ap_aqed_raddr	[3:0]		out
rf_atm_fifo_ap_aqed_rclk	1		out
rf_atm_fifo_ap_aqed_rclk_rst_n	1		out
rf_atm_fifo_ap_aqed_rdata	[44:0]		in
rf_atm_fifo_ap_aqed_re	1		out
rf_atm_fifo_ap_aqed_waddr	[3:0]		out
rf_atm_fifo_ap_aqed_wclk	1		out
rf_atm_fifo_ap_aqed_wclk_rst_n	1		out
rf_atm_fifo_ap_aqed_wdata	[44:0]		out
rf_atm_fifo_ap_aqed_we	1		out
rf_atm_fifo_aqed_ap_enq_raddr	[4:0]		out
rf_atm_fifo_aqed_ap_enq_rclk	1		out
rf_atm_fifo_aqed_ap_enq_rclk_rst_n	1		out
rf_atm_fifo_aqed_ap_enq_rdata	[23:0]		in
rf_atm_fifo_aqed_ap_enq_re	1		out
rf_atm_fifo_aqed_ap_enq_waddr	[4:0]		out
rf_atm_fifo_aqed_ap_enq_wclk	1		out
rf_atm_fifo_aqed_ap_enq_wclk_rst_n	1		out
rf_atm_fifo_aqed_ap_enq_wdata	[23:0]		out
rf_atm_fifo_aqed_ap_enq_we	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_raddr	[4:0]		out
rf_cfg_atm_qid_dpth_thrsh_mem_rclk	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_rclk_rst_n	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_rdata	[15:0]		in
rf_cfg_atm_qid_dpth_thrsh_mem_re	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_waddr	[4:0]		out
rf_cfg_atm_qid_dpth_thrsh_mem_wclk	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_wclk_rst_n	1		out
rf_cfg_atm_qid_dpth_thrsh_mem_wdata	[15:0]		out
rf_cfg_atm_qid_dpth_thrsh_mem_we	1		out
rf_cfg_cq2priov_mem_raddr	[4:0]		out
rf_cfg_cq2priov_mem_rclk	1		out
rf_cfg_cq2priov_mem_rclk_rst_n	1		out
rf_cfg_cq2priov_mem_rdata	[32:0]		in
rf_cfg_cq2priov_mem_re	1		out
rf_cfg_cq2priov_mem_waddr	[4:0]		out
rf_cfg_cq2priov_mem_wclk	1		out
rf_cfg_cq2priov_mem_wclk_rst_n	1		out
rf_cfg_cq2priov_mem_wdata	[32:0]		out
rf_cfg_cq2priov_mem_we	1		out
rf_cfg_cq2priov_odd_mem_raddr	[4:0]		out
rf_cfg_cq2priov_odd_mem_rclk	1		out
rf_cfg_cq2priov_odd_mem_rclk_rst_n	1		out
rf_cfg_cq2priov_odd_mem_rdata	[32:0]		in
rf_cfg_cq2priov_odd_mem_re	1		out
rf_cfg_cq2priov_odd_mem_waddr	[4:0]		out
rf_cfg_cq2priov_odd_mem_wclk	1		out
rf_cfg_cq2priov_odd_mem_wclk_rst_n	1		out
rf_cfg_cq2priov_odd_mem_wdata	[32:0]		out
rf_cfg_cq2priov_odd_mem_we	1		out
rf_cfg_cq2qid_0_mem_raddr	[4:0]		out
rf_cfg_cq2qid_0_mem_rclk	1		out
rf_cfg_cq2qid_0_mem_rclk_rst_n	1		out
rf_cfg_cq2qid_0_mem_rdata	[28:0]		in
rf_cfg_cq2qid_0_mem_re	1		out
rf_cfg_cq2qid_0_mem_waddr	[4:0]		out
rf_cfg_cq2qid_0_mem_wclk	1		out
rf_cfg_cq2qid_0_mem_wclk_rst_n	1		out
rf_cfg_cq2qid_0_mem_wdata	[28:0]		out
rf_cfg_cq2qid_0_mem_we	1		out
rf_cfg_cq2qid_0_odd_mem_raddr	[4:0]		out
rf_cfg_cq2qid_0_odd_mem_rclk	1		out
rf_cfg_cq2qid_0_odd_mem_rclk_rst_n	1		out
rf_cfg_cq2qid_0_odd_mem_rdata	[28:0]		in
rf_cfg_cq2qid_0_odd_mem_re	1		out
rf_cfg_cq2qid_0_odd_mem_waddr	[4:0]		out
rf_cfg_cq2qid_0_odd_mem_wclk	1		out
rf_cfg_cq2qid_0_odd_mem_wclk_rst_n	1		out
rf_cfg_cq2qid_0_odd_mem_wdata	[28:0]		out
rf_cfg_cq2qid_0_odd_mem_we	1		out
rf_cfg_cq2qid_1_mem_raddr	[4:0]		out
rf_cfg_cq2qid_1_mem_rclk	1		out
rf_cfg_cq2qid_1_mem_rclk_rst_n	1		out
rf_cfg_cq2qid_1_mem_rdata	[28:0]		in
rf_cfg_cq2qid_1_mem_re	1		out
rf_cfg_cq2qid_1_mem_waddr	[4:0]		out
rf_cfg_cq2qid_1_mem_wclk	1		out
rf_cfg_cq2qid_1_mem_wclk_rst_n	1		out
rf_cfg_cq2qid_1_mem_wdata	[28:0]		out
rf_cfg_cq2qid_1_mem_we	1		out
rf_cfg_cq2qid_1_odd_mem_raddr	[4:0]		out
rf_cfg_cq2qid_1_odd_mem_rclk	1		out
rf_cfg_cq2qid_1_odd_mem_rclk_rst_n	1		out
rf_cfg_cq2qid_1_odd_mem_rdata	[28:0]		in
rf_cfg_cq2qid_1_odd_mem_re	1		out
rf_cfg_cq2qid_1_odd_mem_waddr	[4:0]		out
rf_cfg_cq2qid_1_odd_mem_wclk	1		out
rf_cfg_cq2qid_1_odd_mem_wclk_rst_n	1		out
rf_cfg_cq2qid_1_odd_mem_wdata	[28:0]		out
rf_cfg_cq2qid_1_odd_mem_we	1		out
rf_cfg_cq_ldb_inflight_limit_mem_raddr	[5:0]		out
rf_cfg_cq_ldb_inflight_limit_mem_rclk	1		out
rf_cfg_cq_ldb_inflight_limit_mem_rclk_rst_n	1		out
rf_cfg_cq_ldb_inflight_limit_mem_rdata	[13:0]		in
rf_cfg_cq_ldb_inflight_limit_mem_re	1		out
rf_cfg_cq_ldb_inflight_limit_mem_waddr	[5:0]		out
rf_cfg_cq_ldb_inflight_limit_mem_wclk	1		out
rf_cfg_cq_ldb_inflight_limit_mem_wclk_rst_n	1		out
rf_cfg_cq_ldb_inflight_limit_mem_wdata	[13:0]		out
rf_cfg_cq_ldb_inflight_limit_mem_we	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_raddr	[5:0]		out
rf_cfg_cq_ldb_inflight_threshold_mem_rclk	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_rclk_rst_n	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_rdata	[13:0]		in
rf_cfg_cq_ldb_inflight_threshold_mem_re	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_waddr	[5:0]		out
rf_cfg_cq_ldb_inflight_threshold_mem_wclk	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_wclk_rst_n	1		out
rf_cfg_cq_ldb_inflight_threshold_mem_wdata	[13:0]		out
rf_cfg_cq_ldb_inflight_threshold_mem_we	1		out
rf_cfg_cq_ldb_token_depth_select_mem_raddr	[5:0]		out
rf_cfg_cq_ldb_token_depth_select_mem_rclk	1		out
rf_cfg_cq_ldb_token_depth_select_mem_rclk_rst_n	1		out
rf_cfg_cq_ldb_token_depth_select_mem_rdata	[4:0]		in
rf_cfg_cq_ldb_token_depth_select_mem_re	1		out
rf_cfg_cq_ldb_token_depth_select_mem_waddr	[5:0]		out
rf_cfg_cq_ldb_token_depth_select_mem_wclk	1		out
rf_cfg_cq_ldb_token_depth_select_mem_wclk_rst_n	1		out
rf_cfg_cq_ldb_token_depth_select_mem_wdata	[4:0]		out
rf_cfg_cq_ldb_token_depth_select_mem_we	1		out
rf_cfg_cq_ldb_wu_limit_mem_raddr	[5:0]		out
rf_cfg_cq_ldb_wu_limit_mem_rclk	1		out
rf_cfg_cq_ldb_wu_limit_mem_rclk_rst_n	1		out
rf_cfg_cq_ldb_wu_limit_mem_rdata	[16:0]		in
rf_cfg_cq_ldb_wu_limit_mem_re	1		out
rf_cfg_cq_ldb_wu_limit_mem_waddr	[5:0]		out
rf_cfg_cq_ldb_wu_limit_mem_wclk	1		out
rf_cfg_cq_ldb_wu_limit_mem_wclk_rst_n	1		out
rf_cfg_cq_ldb_wu_limit_mem_wdata	[16:0]		out
rf_cfg_cq_ldb_wu_limit_mem_we	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_raddr	[5:0]		out
rf_cfg_dir_qid_dpth_thrsh_mem_rclk	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_rclk_rst_n	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_rdata	[15:0]		in
rf_cfg_dir_qid_dpth_thrsh_mem_re	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_waddr	[5:0]		out
rf_cfg_dir_qid_dpth_thrsh_mem_wclk	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_wclk_rst_n	1		out
rf_cfg_dir_qid_dpth_thrsh_mem_wdata	[15:0]		out
rf_cfg_dir_qid_dpth_thrsh_mem_we	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_raddr	[4:0]		out
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk_rst_n	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_rdata	[15:0]		in
rf_cfg_nalb_qid_dpth_thrsh_mem_re	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_waddr	[4:0]		out
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk_rst_n	1		out
rf_cfg_nalb_qid_dpth_thrsh_mem_wdata	[15:0]		out
rf_cfg_nalb_qid_dpth_thrsh_mem_we	1		out
rf_cfg_qid_aqed_active_limit_mem_raddr	[4:0]		out
rf_cfg_qid_aqed_active_limit_mem_rclk	1		out
rf_cfg_qid_aqed_active_limit_mem_rclk_rst_n	1		out
rf_cfg_qid_aqed_active_limit_mem_rdata	[12:0]		in
rf_cfg_qid_aqed_active_limit_mem_re	1		out
rf_cfg_qid_aqed_active_limit_mem_waddr	[4:0]		out
rf_cfg_qid_aqed_active_limit_mem_wclk	1		out
rf_cfg_qid_aqed_active_limit_mem_wclk_rst_n	1		out
rf_cfg_qid_aqed_active_limit_mem_wdata	[12:0]		out
rf_cfg_qid_aqed_active_limit_mem_we	1		out
rf_cfg_qid_ldb_inflight_limit_mem_raddr	[4:0]		out
rf_cfg_qid_ldb_inflight_limit_mem_rclk	1		out
rf_cfg_qid_ldb_inflight_limit_mem_rclk_rst_n	1		out
rf_cfg_qid_ldb_inflight_limit_mem_rdata	[12:0]		in
rf_cfg_qid_ldb_inflight_limit_mem_re	1		out
rf_cfg_qid_ldb_inflight_limit_mem_waddr	[4:0]		out
rf_cfg_qid_ldb_inflight_limit_mem_wclk	1		out
rf_cfg_qid_ldb_inflight_limit_mem_wclk_rst_n	1		out
rf_cfg_qid_ldb_inflight_limit_mem_wdata	[12:0]		out
rf_cfg_qid_ldb_inflight_limit_mem_we	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_raddr	[4:0]		out
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk_rst_n	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_rdata	[527:0]		in
rf_cfg_qid_ldb_qid2cqidix2_mem_re	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_waddr	[4:0]		out
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk_rst_n	1		out
rf_cfg_qid_ldb_qid2cqidix2_mem_wdata	[527:0]		out
rf_cfg_qid_ldb_qid2cqidix2_mem_we	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_raddr	[4:0]		out
rf_cfg_qid_ldb_qid2cqidix_mem_rclk	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_rclk_rst_n	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_rdata	[527:0]		in
rf_cfg_qid_ldb_qid2cqidix_mem_re	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_waddr	[4:0]		out
rf_cfg_qid_ldb_qid2cqidix_mem_wclk	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_wclk_rst_n	1		out
rf_cfg_qid_ldb_qid2cqidix_mem_wdata	[527:0]		out
rf_cfg_qid_ldb_qid2cqidix_mem_we	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_raddr	[1:0]		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_rdata	[72:0]		in
rf_chp_lsp_cmp_rx_sync_fifo_mem_re	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_waddr	[1:0]		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_wdata	[72:0]		out
rf_chp_lsp_cmp_rx_sync_fifo_mem_we	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_raddr	[1:0]		out
rf_chp_lsp_token_rx_sync_fifo_mem_rclk	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_rdata	[24:0]		in
rf_chp_lsp_token_rx_sync_fifo_mem_re	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_waddr	[1:0]		out
rf_chp_lsp_token_rx_sync_fifo_mem_wclk	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_chp_lsp_token_rx_sync_fifo_mem_wdata	[24:0]		out
rf_chp_lsp_token_rx_sync_fifo_mem_we	1		out
rf_cq_atm_pri_arbindex_mem_raddr	[4:0]		out
rf_cq_atm_pri_arbindex_mem_rclk	1		out
rf_cq_atm_pri_arbindex_mem_rclk_rst_n	1		out
rf_cq_atm_pri_arbindex_mem_rdata	[95:0]		in
rf_cq_atm_pri_arbindex_mem_re	1		out
rf_cq_atm_pri_arbindex_mem_waddr	[4:0]		out
rf_cq_atm_pri_arbindex_mem_wclk	1		out
rf_cq_atm_pri_arbindex_mem_wclk_rst_n	1		out
rf_cq_atm_pri_arbindex_mem_wdata	[95:0]		out
rf_cq_atm_pri_arbindex_mem_we	1		out
rf_cq_dir_tot_sch_cnt_mem_raddr	[5:0]		out
rf_cq_dir_tot_sch_cnt_mem_rclk	1		out
rf_cq_dir_tot_sch_cnt_mem_rclk_rst_n	1		out
rf_cq_dir_tot_sch_cnt_mem_rdata	[65:0]		in
rf_cq_dir_tot_sch_cnt_mem_re	1		out
rf_cq_dir_tot_sch_cnt_mem_waddr	[5:0]		out
rf_cq_dir_tot_sch_cnt_mem_wclk	1		out
rf_cq_dir_tot_sch_cnt_mem_wclk_rst_n	1		out
rf_cq_dir_tot_sch_cnt_mem_wdata	[65:0]		out
rf_cq_dir_tot_sch_cnt_mem_we	1		out
rf_cq_ldb_inflight_count_mem_raddr	[5:0]		out
rf_cq_ldb_inflight_count_mem_rclk	1		out
rf_cq_ldb_inflight_count_mem_rclk_rst_n	1		out
rf_cq_ldb_inflight_count_mem_rdata	[14:0]		in
rf_cq_ldb_inflight_count_mem_re	1		out
rf_cq_ldb_inflight_count_mem_waddr	[5:0]		out
rf_cq_ldb_inflight_count_mem_wclk	1		out
rf_cq_ldb_inflight_count_mem_wclk_rst_n	1		out
rf_cq_ldb_inflight_count_mem_wdata	[14:0]		out
rf_cq_ldb_inflight_count_mem_we	1		out
rf_cq_ldb_token_count_mem_raddr	[5:0]		out
rf_cq_ldb_token_count_mem_rclk	1		out
rf_cq_ldb_token_count_mem_rclk_rst_n	1		out
rf_cq_ldb_token_count_mem_rdata	[12:0]		in
rf_cq_ldb_token_count_mem_re	1		out
rf_cq_ldb_token_count_mem_waddr	[5:0]		out
rf_cq_ldb_token_count_mem_wclk	1		out
rf_cq_ldb_token_count_mem_wclk_rst_n	1		out
rf_cq_ldb_token_count_mem_wdata	[12:0]		out
rf_cq_ldb_token_count_mem_we	1		out
rf_cq_ldb_tot_sch_cnt_mem_raddr	[5:0]		out
rf_cq_ldb_tot_sch_cnt_mem_rclk	1		out
rf_cq_ldb_tot_sch_cnt_mem_rclk_rst_n	1		out
rf_cq_ldb_tot_sch_cnt_mem_rdata	[65:0]		in
rf_cq_ldb_tot_sch_cnt_mem_re	1		out
rf_cq_ldb_tot_sch_cnt_mem_waddr	[5:0]		out
rf_cq_ldb_tot_sch_cnt_mem_wclk	1		out
rf_cq_ldb_tot_sch_cnt_mem_wclk_rst_n	1		out
rf_cq_ldb_tot_sch_cnt_mem_wdata	[65:0]		out
rf_cq_ldb_tot_sch_cnt_mem_we	1		out
rf_cq_ldb_wu_count_mem_raddr	[5:0]		out
rf_cq_ldb_wu_count_mem_rclk	1		out
rf_cq_ldb_wu_count_mem_rclk_rst_n	1		out
rf_cq_ldb_wu_count_mem_rdata	[18:0]		in
rf_cq_ldb_wu_count_mem_re	1		out
rf_cq_ldb_wu_count_mem_waddr	[5:0]		out
rf_cq_ldb_wu_count_mem_wclk	1		out
rf_cq_ldb_wu_count_mem_wclk_rst_n	1		out
rf_cq_ldb_wu_count_mem_wdata	[18:0]		out
rf_cq_ldb_wu_count_mem_we	1		out
rf_cq_nalb_pri_arbindex_mem_raddr	[4:0]		out
rf_cq_nalb_pri_arbindex_mem_rclk	1		out
rf_cq_nalb_pri_arbindex_mem_rclk_rst_n	1		out
rf_cq_nalb_pri_arbindex_mem_rdata	[95:0]		in
rf_cq_nalb_pri_arbindex_mem_re	1		out
rf_cq_nalb_pri_arbindex_mem_waddr	[4:0]		out
rf_cq_nalb_pri_arbindex_mem_wclk	1		out
rf_cq_nalb_pri_arbindex_mem_wclk_rst_n	1		out
rf_cq_nalb_pri_arbindex_mem_wdata	[95:0]		out
rf_cq_nalb_pri_arbindex_mem_we	1		out
rf_dir_enq_cnt_mem_raddr	[5:0]		out
rf_dir_enq_cnt_mem_rclk	1		out
rf_dir_enq_cnt_mem_rclk_rst_n	1		out
rf_dir_enq_cnt_mem_rdata	[16:0]		in
rf_dir_enq_cnt_mem_re	1		out
rf_dir_enq_cnt_mem_waddr	[5:0]		out
rf_dir_enq_cnt_mem_wclk	1		out
rf_dir_enq_cnt_mem_wclk_rst_n	1		out
rf_dir_enq_cnt_mem_wdata	[16:0]		out
rf_dir_enq_cnt_mem_we	1		out
rf_dir_tok_cnt_mem_raddr	[5:0]		out
rf_dir_tok_cnt_mem_rclk	1		out
rf_dir_tok_cnt_mem_rclk_rst_n	1		out
rf_dir_tok_cnt_mem_rdata	[12:0]		in
rf_dir_tok_cnt_mem_re	1		out
rf_dir_tok_cnt_mem_waddr	[5:0]		out
rf_dir_tok_cnt_mem_wclk	1		out
rf_dir_tok_cnt_mem_wclk_rst_n	1		out
rf_dir_tok_cnt_mem_wdata	[12:0]		out
rf_dir_tok_cnt_mem_we	1		out
rf_dir_tok_lim_mem_raddr	[5:0]		out
rf_dir_tok_lim_mem_rclk	1		out
rf_dir_tok_lim_mem_rclk_rst_n	1		out
rf_dir_tok_lim_mem_rdata	[7:0]		in
rf_dir_tok_lim_mem_re	1		out
rf_dir_tok_lim_mem_waddr	[5:0]		out
rf_dir_tok_lim_mem_wclk	1		out
rf_dir_tok_lim_mem_wclk_rst_n	1		out
rf_dir_tok_lim_mem_wdata	[7:0]		out
rf_dir_tok_lim_mem_we	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_raddr	[1:0]		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rdata	[7:0]		in
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_re	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_waddr	[1:0]		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wdata	[7:0]		out
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_we	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_raddr	[1:0]		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rdata	[22:0]		in
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_re	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_waddr	[1:0]		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wdata	[22:0]		out
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_we	1		out
rf_enq_nalb_fifo_mem_raddr	[1:0]		out
rf_enq_nalb_fifo_mem_rclk	1		out
rf_enq_nalb_fifo_mem_rclk_rst_n	1		out
rf_enq_nalb_fifo_mem_rdata	[9:0]		in
rf_enq_nalb_fifo_mem_re	1		out
rf_enq_nalb_fifo_mem_waddr	[1:0]		out
rf_enq_nalb_fifo_mem_wclk	1		out
rf_enq_nalb_fifo_mem_wclk_rst_n	1		out
rf_enq_nalb_fifo_mem_wdata	[9:0]		out
rf_enq_nalb_fifo_mem_we	1		out
rf_fid2cqqidix_raddr	[10:0]		out
rf_fid2cqqidix_rclk	1		out
rf_fid2cqqidix_rclk_rst_n	1		out
rf_fid2cqqidix_rdata	[11:0]		in
rf_fid2cqqidix_re	1		out
rf_fid2cqqidix_waddr	[10:0]		out
rf_fid2cqqidix_wclk	1		out
rf_fid2cqqidix_wclk_rst_n	1		out
rf_fid2cqqidix_wdata	[11:0]		out
rf_fid2cqqidix_we	1		out
rf_ldb_token_rtn_fifo_mem_raddr	[2:0]		out
rf_ldb_token_rtn_fifo_mem_rclk	1		out
rf_ldb_token_rtn_fifo_mem_rclk_rst_n	1		out
rf_ldb_token_rtn_fifo_mem_rdata	[24:0]		in
rf_ldb_token_rtn_fifo_mem_re	1		out
rf_ldb_token_rtn_fifo_mem_waddr	[2:0]		out
rf_ldb_token_rtn_fifo_mem_wclk	1		out
rf_ldb_token_rtn_fifo_mem_wclk_rst_n	1		out
rf_ldb_token_rtn_fifo_mem_wdata	[24:0]		out
rf_ldb_token_rtn_fifo_mem_we	1		out
rf_ll_enq_cnt_r_bin0_dup0_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup0_rclk	1		out
rf_ll_enq_cnt_r_bin0_dup0_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup0_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup0_re	1		out
rf_ll_enq_cnt_r_bin0_dup0_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup0_wclk	1		out
rf_ll_enq_cnt_r_bin0_dup0_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup0_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup0_we	1		out
rf_ll_enq_cnt_r_bin0_dup1_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup1_rclk	1		out
rf_ll_enq_cnt_r_bin0_dup1_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup1_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup1_re	1		out
rf_ll_enq_cnt_r_bin0_dup1_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup1_wclk	1		out
rf_ll_enq_cnt_r_bin0_dup1_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup1_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup1_we	1		out
rf_ll_enq_cnt_r_bin0_dup2_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup2_rclk	1		out
rf_ll_enq_cnt_r_bin0_dup2_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup2_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup2_re	1		out
rf_ll_enq_cnt_r_bin0_dup2_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup2_wclk	1		out
rf_ll_enq_cnt_r_bin0_dup2_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup2_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup2_we	1		out
rf_ll_enq_cnt_r_bin0_dup3_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup3_rclk	1		out
rf_ll_enq_cnt_r_bin0_dup3_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup3_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin0_dup3_re	1		out
rf_ll_enq_cnt_r_bin0_dup3_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin0_dup3_wclk	1		out
rf_ll_enq_cnt_r_bin0_dup3_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin0_dup3_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin0_dup3_we	1		out
rf_ll_enq_cnt_r_bin1_dup0_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup0_rclk	1		out
rf_ll_enq_cnt_r_bin1_dup0_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup0_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup0_re	1		out
rf_ll_enq_cnt_r_bin1_dup0_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup0_wclk	1		out
rf_ll_enq_cnt_r_bin1_dup0_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup0_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup0_we	1		out
rf_ll_enq_cnt_r_bin1_dup1_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup1_rclk	1		out
rf_ll_enq_cnt_r_bin1_dup1_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup1_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup1_re	1		out
rf_ll_enq_cnt_r_bin1_dup1_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup1_wclk	1		out
rf_ll_enq_cnt_r_bin1_dup1_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup1_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup1_we	1		out
rf_ll_enq_cnt_r_bin1_dup2_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup2_rclk	1		out
rf_ll_enq_cnt_r_bin1_dup2_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup2_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup2_re	1		out
rf_ll_enq_cnt_r_bin1_dup2_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup2_wclk	1		out
rf_ll_enq_cnt_r_bin1_dup2_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup2_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup2_we	1		out
rf_ll_enq_cnt_r_bin1_dup3_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup3_rclk	1		out
rf_ll_enq_cnt_r_bin1_dup3_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup3_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin1_dup3_re	1		out
rf_ll_enq_cnt_r_bin1_dup3_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin1_dup3_wclk	1		out
rf_ll_enq_cnt_r_bin1_dup3_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin1_dup3_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin1_dup3_we	1		out
rf_ll_enq_cnt_r_bin2_dup0_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup0_rclk	1		out
rf_ll_enq_cnt_r_bin2_dup0_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup0_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup0_re	1		out
rf_ll_enq_cnt_r_bin2_dup0_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup0_wclk	1		out
rf_ll_enq_cnt_r_bin2_dup0_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup0_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup0_we	1		out
rf_ll_enq_cnt_r_bin2_dup1_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup1_rclk	1		out
rf_ll_enq_cnt_r_bin2_dup1_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup1_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup1_re	1		out
rf_ll_enq_cnt_r_bin2_dup1_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup1_wclk	1		out
rf_ll_enq_cnt_r_bin2_dup1_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup1_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup1_we	1		out
rf_ll_enq_cnt_r_bin2_dup2_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup2_rclk	1		out
rf_ll_enq_cnt_r_bin2_dup2_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup2_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup2_re	1		out
rf_ll_enq_cnt_r_bin2_dup2_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup2_wclk	1		out
rf_ll_enq_cnt_r_bin2_dup2_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup2_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup2_we	1		out
rf_ll_enq_cnt_r_bin2_dup3_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup3_rclk	1		out
rf_ll_enq_cnt_r_bin2_dup3_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup3_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin2_dup3_re	1		out
rf_ll_enq_cnt_r_bin2_dup3_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin2_dup3_wclk	1		out
rf_ll_enq_cnt_r_bin2_dup3_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin2_dup3_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin2_dup3_we	1		out
rf_ll_enq_cnt_r_bin3_dup0_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup0_rclk	1		out
rf_ll_enq_cnt_r_bin3_dup0_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup0_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup0_re	1		out
rf_ll_enq_cnt_r_bin3_dup0_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup0_wclk	1		out
rf_ll_enq_cnt_r_bin3_dup0_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup0_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup0_we	1		out
rf_ll_enq_cnt_r_bin3_dup1_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup1_rclk	1		out
rf_ll_enq_cnt_r_bin3_dup1_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup1_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup1_re	1		out
rf_ll_enq_cnt_r_bin3_dup1_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup1_wclk	1		out
rf_ll_enq_cnt_r_bin3_dup1_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup1_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup1_we	1		out
rf_ll_enq_cnt_r_bin3_dup2_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup2_rclk	1		out
rf_ll_enq_cnt_r_bin3_dup2_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup2_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup2_re	1		out
rf_ll_enq_cnt_r_bin3_dup2_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup2_wclk	1		out
rf_ll_enq_cnt_r_bin3_dup2_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup2_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup2_we	1		out
rf_ll_enq_cnt_r_bin3_dup3_raddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup3_rclk	1		out
rf_ll_enq_cnt_r_bin3_dup3_rclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup3_rdata	[15:0]		in
rf_ll_enq_cnt_r_bin3_dup3_re	1		out
rf_ll_enq_cnt_r_bin3_dup3_waddr	[10:0]		out
rf_ll_enq_cnt_r_bin3_dup3_wclk	1		out
rf_ll_enq_cnt_r_bin3_dup3_wclk_rst_n	1		out
rf_ll_enq_cnt_r_bin3_dup3_wdata	[15:0]		out
rf_ll_enq_cnt_r_bin3_dup3_we	1		out
rf_ll_enq_cnt_s_bin0_raddr	[10:0]		out
rf_ll_enq_cnt_s_bin0_rclk	1		out
rf_ll_enq_cnt_s_bin0_rclk_rst_n	1		out
rf_ll_enq_cnt_s_bin0_rdata	[15:0]		in
rf_ll_enq_cnt_s_bin0_re	1		out
rf_ll_enq_cnt_s_bin0_waddr	[10:0]		out
rf_ll_enq_cnt_s_bin0_wclk	1		out
rf_ll_enq_cnt_s_bin0_wclk_rst_n	1		out
rf_ll_enq_cnt_s_bin0_wdata	[15:0]		out
rf_ll_enq_cnt_s_bin0_we	1		out
rf_ll_enq_cnt_s_bin1_raddr	[10:0]		out
rf_ll_enq_cnt_s_bin1_rclk	1		out
rf_ll_enq_cnt_s_bin1_rclk_rst_n	1		out
rf_ll_enq_cnt_s_bin1_rdata	[15:0]		in
rf_ll_enq_cnt_s_bin1_re	1		out
rf_ll_enq_cnt_s_bin1_waddr	[10:0]		out
rf_ll_enq_cnt_s_bin1_wclk	1		out
rf_ll_enq_cnt_s_bin1_wclk_rst_n	1		out
rf_ll_enq_cnt_s_bin1_wdata	[15:0]		out
rf_ll_enq_cnt_s_bin1_we	1		out
rf_ll_enq_cnt_s_bin2_raddr	[10:0]		out
rf_ll_enq_cnt_s_bin2_rclk	1		out
rf_ll_enq_cnt_s_bin2_rclk_rst_n	1		out
rf_ll_enq_cnt_s_bin2_rdata	[15:0]		in
rf_ll_enq_cnt_s_bin2_re	1		out
rf_ll_enq_cnt_s_bin2_waddr	[10:0]		out
rf_ll_enq_cnt_s_bin2_wclk	1		out
rf_ll_enq_cnt_s_bin2_wclk_rst_n	1		out
rf_ll_enq_cnt_s_bin2_wdata	[15:0]		out
rf_ll_enq_cnt_s_bin2_we	1		out
rf_ll_enq_cnt_s_bin3_raddr	[10:0]		out
rf_ll_enq_cnt_s_bin3_rclk	1		out
rf_ll_enq_cnt_s_bin3_rclk_rst_n	1		out
rf_ll_enq_cnt_s_bin3_rdata	[15:0]		in
rf_ll_enq_cnt_s_bin3_re	1		out
rf_ll_enq_cnt_s_bin3_waddr	[10:0]		out
rf_ll_enq_cnt_s_bin3_wclk	1		out
rf_ll_enq_cnt_s_bin3_wclk_rst_n	1		out
rf_ll_enq_cnt_s_bin3_wdata	[15:0]		out
rf_ll_enq_cnt_s_bin3_we	1		out
rf_ll_rdylst_hp_bin0_raddr	[4:0]		out
rf_ll_rdylst_hp_bin0_rclk	1		out
rf_ll_rdylst_hp_bin0_rclk_rst_n	1		out
rf_ll_rdylst_hp_bin0_rdata	[13:0]		in
rf_ll_rdylst_hp_bin0_re	1		out
rf_ll_rdylst_hp_bin0_waddr	[4:0]		out
rf_ll_rdylst_hp_bin0_wclk	1		out
rf_ll_rdylst_hp_bin0_wclk_rst_n	1		out
rf_ll_rdylst_hp_bin0_wdata	[13:0]		out
rf_ll_rdylst_hp_bin0_we	1		out
rf_ll_rdylst_hp_bin1_raddr	[4:0]		out
rf_ll_rdylst_hp_bin1_rclk	1		out
rf_ll_rdylst_hp_bin1_rclk_rst_n	1		out
rf_ll_rdylst_hp_bin1_rdata	[13:0]		in
rf_ll_rdylst_hp_bin1_re	1		out
rf_ll_rdylst_hp_bin1_waddr	[4:0]		out
rf_ll_rdylst_hp_bin1_wclk	1		out
rf_ll_rdylst_hp_bin1_wclk_rst_n	1		out
rf_ll_rdylst_hp_bin1_wdata	[13:0]		out
rf_ll_rdylst_hp_bin1_we	1		out
rf_ll_rdylst_hp_bin2_raddr	[4:0]		out
rf_ll_rdylst_hp_bin2_rclk	1		out
rf_ll_rdylst_hp_bin2_rclk_rst_n	1		out
rf_ll_rdylst_hp_bin2_rdata	[13:0]		in
rf_ll_rdylst_hp_bin2_re	1		out
rf_ll_rdylst_hp_bin2_waddr	[4:0]		out
rf_ll_rdylst_hp_bin2_wclk	1		out
rf_ll_rdylst_hp_bin2_wclk_rst_n	1		out
rf_ll_rdylst_hp_bin2_wdata	[13:0]		out
rf_ll_rdylst_hp_bin2_we	1		out
rf_ll_rdylst_hp_bin3_raddr	[4:0]		out
rf_ll_rdylst_hp_bin3_rclk	1		out
rf_ll_rdylst_hp_bin3_rclk_rst_n	1		out
rf_ll_rdylst_hp_bin3_rdata	[13:0]		in
rf_ll_rdylst_hp_bin3_re	1		out
rf_ll_rdylst_hp_bin3_waddr	[4:0]		out
rf_ll_rdylst_hp_bin3_wclk	1		out
rf_ll_rdylst_hp_bin3_wclk_rst_n	1		out
rf_ll_rdylst_hp_bin3_wdata	[13:0]		out
rf_ll_rdylst_hp_bin3_we	1		out
rf_ll_rdylst_hpnxt_bin0_raddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin0_rclk	1		out
rf_ll_rdylst_hpnxt_bin0_rclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin0_rdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin0_re	1		out
rf_ll_rdylst_hpnxt_bin0_waddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin0_wclk	1		out
rf_ll_rdylst_hpnxt_bin0_wclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin0_wdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin0_we	1		out
rf_ll_rdylst_hpnxt_bin1_raddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin1_rclk	1		out
rf_ll_rdylst_hpnxt_bin1_rclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin1_rdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin1_re	1		out
rf_ll_rdylst_hpnxt_bin1_waddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin1_wclk	1		out
rf_ll_rdylst_hpnxt_bin1_wclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin1_wdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin1_we	1		out
rf_ll_rdylst_hpnxt_bin2_raddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin2_rclk	1		out
rf_ll_rdylst_hpnxt_bin2_rclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin2_rdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin2_re	1		out
rf_ll_rdylst_hpnxt_bin2_waddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin2_wclk	1		out
rf_ll_rdylst_hpnxt_bin2_wclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin2_wdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin2_we	1		out
rf_ll_rdylst_hpnxt_bin3_raddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin3_rclk	1		out
rf_ll_rdylst_hpnxt_bin3_rclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin3_rdata	[15:0]		in
rf_ll_rdylst_hpnxt_bin3_re	1		out
rf_ll_rdylst_hpnxt_bin3_waddr	[10:0]		out
rf_ll_rdylst_hpnxt_bin3_wclk	1		out
rf_ll_rdylst_hpnxt_bin3_wclk_rst_n	1		out
rf_ll_rdylst_hpnxt_bin3_wdata	[15:0]		out
rf_ll_rdylst_hpnxt_bin3_we	1		out
rf_ll_rdylst_tp_bin0_raddr	[4:0]		out
rf_ll_rdylst_tp_bin0_rclk	1		out
rf_ll_rdylst_tp_bin0_rclk_rst_n	1		out
rf_ll_rdylst_tp_bin0_rdata	[13:0]		in
rf_ll_rdylst_tp_bin0_re	1		out
rf_ll_rdylst_tp_bin0_waddr	[4:0]		out
rf_ll_rdylst_tp_bin0_wclk	1		out
rf_ll_rdylst_tp_bin0_wclk_rst_n	1		out
rf_ll_rdylst_tp_bin0_wdata	[13:0]		out
rf_ll_rdylst_tp_bin0_we	1		out
rf_ll_rdylst_tp_bin1_raddr	[4:0]		out
rf_ll_rdylst_tp_bin1_rclk	1		out
rf_ll_rdylst_tp_bin1_rclk_rst_n	1		out
rf_ll_rdylst_tp_bin1_rdata	[13:0]		in
rf_ll_rdylst_tp_bin1_re	1		out
rf_ll_rdylst_tp_bin1_waddr	[4:0]		out
rf_ll_rdylst_tp_bin1_wclk	1		out
rf_ll_rdylst_tp_bin1_wclk_rst_n	1		out
rf_ll_rdylst_tp_bin1_wdata	[13:0]		out
rf_ll_rdylst_tp_bin1_we	1		out
rf_ll_rdylst_tp_bin2_raddr	[4:0]		out
rf_ll_rdylst_tp_bin2_rclk	1		out
rf_ll_rdylst_tp_bin2_rclk_rst_n	1		out
rf_ll_rdylst_tp_bin2_rdata	[13:0]		in
rf_ll_rdylst_tp_bin2_re	1		out
rf_ll_rdylst_tp_bin2_waddr	[4:0]		out
rf_ll_rdylst_tp_bin2_wclk	1		out
rf_ll_rdylst_tp_bin2_wclk_rst_n	1		out
rf_ll_rdylst_tp_bin2_wdata	[13:0]		out
rf_ll_rdylst_tp_bin2_we	1		out
rf_ll_rdylst_tp_bin3_raddr	[4:0]		out
rf_ll_rdylst_tp_bin3_rclk	1		out
rf_ll_rdylst_tp_bin3_rclk_rst_n	1		out
rf_ll_rdylst_tp_bin3_rdata	[13:0]		in
rf_ll_rdylst_tp_bin3_re	1		out
rf_ll_rdylst_tp_bin3_waddr	[4:0]		out
rf_ll_rdylst_tp_bin3_wclk	1		out
rf_ll_rdylst_tp_bin3_wclk_rst_n	1		out
rf_ll_rdylst_tp_bin3_wdata	[13:0]		out
rf_ll_rdylst_tp_bin3_we	1		out
rf_ll_rlst_cnt_raddr	[4:0]		out
rf_ll_rlst_cnt_rclk	1		out
rf_ll_rlst_cnt_rclk_rst_n	1		out
rf_ll_rlst_cnt_rdata	[55:0]		in
rf_ll_rlst_cnt_re	1		out
rf_ll_rlst_cnt_waddr	[4:0]		out
rf_ll_rlst_cnt_wclk	1		out
rf_ll_rlst_cnt_wclk_rst_n	1		out
rf_ll_rlst_cnt_wdata	[55:0]		out
rf_ll_rlst_cnt_we	1		out
rf_ll_sch_cnt_dup0_raddr	[10:0]		out
rf_ll_sch_cnt_dup0_rclk	1		out
rf_ll_sch_cnt_dup0_rclk_rst_n	1		out
rf_ll_sch_cnt_dup0_rdata	[16:0]		in
rf_ll_sch_cnt_dup0_re	1		out
rf_ll_sch_cnt_dup0_waddr	[10:0]		out
rf_ll_sch_cnt_dup0_wclk	1		out
rf_ll_sch_cnt_dup0_wclk_rst_n	1		out
rf_ll_sch_cnt_dup0_wdata	[16:0]		out
rf_ll_sch_cnt_dup0_we	1		out
rf_ll_sch_cnt_dup1_raddr	[10:0]		out
rf_ll_sch_cnt_dup1_rclk	1		out
rf_ll_sch_cnt_dup1_rclk_rst_n	1		out
rf_ll_sch_cnt_dup1_rdata	[16:0]		in
rf_ll_sch_cnt_dup1_re	1		out
rf_ll_sch_cnt_dup1_waddr	[10:0]		out
rf_ll_sch_cnt_dup1_wclk	1		out
rf_ll_sch_cnt_dup1_wclk_rst_n	1		out
rf_ll_sch_cnt_dup1_wdata	[16:0]		out
rf_ll_sch_cnt_dup1_we	1		out
rf_ll_sch_cnt_dup2_raddr	[10:0]		out
rf_ll_sch_cnt_dup2_rclk	1		out
rf_ll_sch_cnt_dup2_rclk_rst_n	1		out
rf_ll_sch_cnt_dup2_rdata	[16:0]		in
rf_ll_sch_cnt_dup2_re	1		out
rf_ll_sch_cnt_dup2_waddr	[10:0]		out
rf_ll_sch_cnt_dup2_wclk	1		out
rf_ll_sch_cnt_dup2_wclk_rst_n	1		out
rf_ll_sch_cnt_dup2_wdata	[16:0]		out
rf_ll_sch_cnt_dup2_we	1		out
rf_ll_sch_cnt_dup3_raddr	[10:0]		out
rf_ll_sch_cnt_dup3_rclk	1		out
rf_ll_sch_cnt_dup3_rclk_rst_n	1		out
rf_ll_sch_cnt_dup3_rdata	[16:0]		in
rf_ll_sch_cnt_dup3_re	1		out
rf_ll_sch_cnt_dup3_waddr	[10:0]		out
rf_ll_sch_cnt_dup3_wclk	1		out
rf_ll_sch_cnt_dup3_wclk_rst_n	1		out
rf_ll_sch_cnt_dup3_wdata	[16:0]		out
rf_ll_sch_cnt_dup3_we	1		out
rf_ll_schlst_hp_bin0_raddr	[8:0]		out
rf_ll_schlst_hp_bin0_rclk	1		out
rf_ll_schlst_hp_bin0_rclk_rst_n	1		out
rf_ll_schlst_hp_bin0_rdata	[13:0]		in
rf_ll_schlst_hp_bin0_re	1		out
rf_ll_schlst_hp_bin0_waddr	[8:0]		out
rf_ll_schlst_hp_bin0_wclk	1		out
rf_ll_schlst_hp_bin0_wclk_rst_n	1		out
rf_ll_schlst_hp_bin0_wdata	[13:0]		out
rf_ll_schlst_hp_bin0_we	1		out
rf_ll_schlst_hp_bin1_raddr	[8:0]		out
rf_ll_schlst_hp_bin1_rclk	1		out
rf_ll_schlst_hp_bin1_rclk_rst_n	1		out
rf_ll_schlst_hp_bin1_rdata	[13:0]		in
rf_ll_schlst_hp_bin1_re	1		out
rf_ll_schlst_hp_bin1_waddr	[8:0]		out
rf_ll_schlst_hp_bin1_wclk	1		out
rf_ll_schlst_hp_bin1_wclk_rst_n	1		out
rf_ll_schlst_hp_bin1_wdata	[13:0]		out
rf_ll_schlst_hp_bin1_we	1		out
rf_ll_schlst_hp_bin2_raddr	[8:0]		out
rf_ll_schlst_hp_bin2_rclk	1		out
rf_ll_schlst_hp_bin2_rclk_rst_n	1		out
rf_ll_schlst_hp_bin2_rdata	[13:0]		in
rf_ll_schlst_hp_bin2_re	1		out
rf_ll_schlst_hp_bin2_waddr	[8:0]		out
rf_ll_schlst_hp_bin2_wclk	1		out
rf_ll_schlst_hp_bin2_wclk_rst_n	1		out
rf_ll_schlst_hp_bin2_wdata	[13:0]		out
rf_ll_schlst_hp_bin2_we	1		out
rf_ll_schlst_hp_bin3_raddr	[8:0]		out
rf_ll_schlst_hp_bin3_rclk	1		out
rf_ll_schlst_hp_bin3_rclk_rst_n	1		out
rf_ll_schlst_hp_bin3_rdata	[13:0]		in
rf_ll_schlst_hp_bin3_re	1		out
rf_ll_schlst_hp_bin3_waddr	[8:0]		out
rf_ll_schlst_hp_bin3_wclk	1		out
rf_ll_schlst_hp_bin3_wclk_rst_n	1		out
rf_ll_schlst_hp_bin3_wdata	[13:0]		out
rf_ll_schlst_hp_bin3_we	1		out
rf_ll_schlst_hpnxt_bin0_raddr	[10:0]		out
rf_ll_schlst_hpnxt_bin0_rclk	1		out
rf_ll_schlst_hpnxt_bin0_rclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin0_rdata	[15:0]		in
rf_ll_schlst_hpnxt_bin0_re	1		out
rf_ll_schlst_hpnxt_bin0_waddr	[10:0]		out
rf_ll_schlst_hpnxt_bin0_wclk	1		out
rf_ll_schlst_hpnxt_bin0_wclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin0_wdata	[15:0]		out
rf_ll_schlst_hpnxt_bin0_we	1		out
rf_ll_schlst_hpnxt_bin1_raddr	[10:0]		out
rf_ll_schlst_hpnxt_bin1_rclk	1		out
rf_ll_schlst_hpnxt_bin1_rclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin1_rdata	[15:0]		in
rf_ll_schlst_hpnxt_bin1_re	1		out
rf_ll_schlst_hpnxt_bin1_waddr	[10:0]		out
rf_ll_schlst_hpnxt_bin1_wclk	1		out
rf_ll_schlst_hpnxt_bin1_wclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin1_wdata	[15:0]		out
rf_ll_schlst_hpnxt_bin1_we	1		out
rf_ll_schlst_hpnxt_bin2_raddr	[10:0]		out
rf_ll_schlst_hpnxt_bin2_rclk	1		out
rf_ll_schlst_hpnxt_bin2_rclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin2_rdata	[15:0]		in
rf_ll_schlst_hpnxt_bin2_re	1		out
rf_ll_schlst_hpnxt_bin2_waddr	[10:0]		out
rf_ll_schlst_hpnxt_bin2_wclk	1		out
rf_ll_schlst_hpnxt_bin2_wclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin2_wdata	[15:0]		out
rf_ll_schlst_hpnxt_bin2_we	1		out
rf_ll_schlst_hpnxt_bin3_raddr	[10:0]		out
rf_ll_schlst_hpnxt_bin3_rclk	1		out
rf_ll_schlst_hpnxt_bin3_rclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin3_rdata	[15:0]		in
rf_ll_schlst_hpnxt_bin3_re	1		out
rf_ll_schlst_hpnxt_bin3_waddr	[10:0]		out
rf_ll_schlst_hpnxt_bin3_wclk	1		out
rf_ll_schlst_hpnxt_bin3_wclk_rst_n	1		out
rf_ll_schlst_hpnxt_bin3_wdata	[15:0]		out
rf_ll_schlst_hpnxt_bin3_we	1		out
rf_ll_schlst_tp_bin0_raddr	[8:0]		out
rf_ll_schlst_tp_bin0_rclk	1		out
rf_ll_schlst_tp_bin0_rclk_rst_n	1		out
rf_ll_schlst_tp_bin0_rdata	[13:0]		in
rf_ll_schlst_tp_bin0_re	1		out
rf_ll_schlst_tp_bin0_waddr	[8:0]		out
rf_ll_schlst_tp_bin0_wclk	1		out
rf_ll_schlst_tp_bin0_wclk_rst_n	1		out
rf_ll_schlst_tp_bin0_wdata	[13:0]		out
rf_ll_schlst_tp_bin0_we	1		out
rf_ll_schlst_tp_bin1_raddr	[8:0]		out
rf_ll_schlst_tp_bin1_rclk	1		out
rf_ll_schlst_tp_bin1_rclk_rst_n	1		out
rf_ll_schlst_tp_bin1_rdata	[13:0]		in
rf_ll_schlst_tp_bin1_re	1		out
rf_ll_schlst_tp_bin1_waddr	[8:0]		out
rf_ll_schlst_tp_bin1_wclk	1		out
rf_ll_schlst_tp_bin1_wclk_rst_n	1		out
rf_ll_schlst_tp_bin1_wdata	[13:0]		out
rf_ll_schlst_tp_bin1_we	1		out
rf_ll_schlst_tp_bin2_raddr	[8:0]		out
rf_ll_schlst_tp_bin2_rclk	1		out
rf_ll_schlst_tp_bin2_rclk_rst_n	1		out
rf_ll_schlst_tp_bin2_rdata	[13:0]		in
rf_ll_schlst_tp_bin2_re	1		out
rf_ll_schlst_tp_bin2_waddr	[8:0]		out
rf_ll_schlst_tp_bin2_wclk	1		out
rf_ll_schlst_tp_bin2_wclk_rst_n	1		out
rf_ll_schlst_tp_bin2_wdata	[13:0]		out
rf_ll_schlst_tp_bin2_we	1		out
rf_ll_schlst_tp_bin3_raddr	[8:0]		out
rf_ll_schlst_tp_bin3_rclk	1		out
rf_ll_schlst_tp_bin3_rclk_rst_n	1		out
rf_ll_schlst_tp_bin3_rdata	[13:0]		in
rf_ll_schlst_tp_bin3_re	1		out
rf_ll_schlst_tp_bin3_waddr	[8:0]		out
rf_ll_schlst_tp_bin3_wclk	1		out
rf_ll_schlst_tp_bin3_wclk_rst_n	1		out
rf_ll_schlst_tp_bin3_wdata	[13:0]		out
rf_ll_schlst_tp_bin3_we	1		out
rf_ll_schlst_tpprv_bin0_raddr	[10:0]		out
rf_ll_schlst_tpprv_bin0_rclk	1		out
rf_ll_schlst_tpprv_bin0_rclk_rst_n	1		out
rf_ll_schlst_tpprv_bin0_rdata	[15:0]		in
rf_ll_schlst_tpprv_bin0_re	1		out
rf_ll_schlst_tpprv_bin0_waddr	[10:0]		out
rf_ll_schlst_tpprv_bin0_wclk	1		out
rf_ll_schlst_tpprv_bin0_wclk_rst_n	1		out
rf_ll_schlst_tpprv_bin0_wdata	[15:0]		out
rf_ll_schlst_tpprv_bin0_we	1		out
rf_ll_schlst_tpprv_bin1_raddr	[10:0]		out
rf_ll_schlst_tpprv_bin1_rclk	1		out
rf_ll_schlst_tpprv_bin1_rclk_rst_n	1		out
rf_ll_schlst_tpprv_bin1_rdata	[15:0]		in
rf_ll_schlst_tpprv_bin1_re	1		out
rf_ll_schlst_tpprv_bin1_waddr	[10:0]		out
rf_ll_schlst_tpprv_bin1_wclk	1		out
rf_ll_schlst_tpprv_bin1_wclk_rst_n	1		out
rf_ll_schlst_tpprv_bin1_wdata	[15:0]		out
rf_ll_schlst_tpprv_bin1_we	1		out
rf_ll_schlst_tpprv_bin2_raddr	[10:0]		out
rf_ll_schlst_tpprv_bin2_rclk	1		out
rf_ll_schlst_tpprv_bin2_rclk_rst_n	1		out
rf_ll_schlst_tpprv_bin2_rdata	[15:0]		in
rf_ll_schlst_tpprv_bin2_re	1		out
rf_ll_schlst_tpprv_bin2_waddr	[10:0]		out
rf_ll_schlst_tpprv_bin2_wclk	1		out
rf_ll_schlst_tpprv_bin2_wclk_rst_n	1		out
rf_ll_schlst_tpprv_bin2_wdata	[15:0]		out
rf_ll_schlst_tpprv_bin2_we	1		out
rf_ll_schlst_tpprv_bin3_raddr	[10:0]		out
rf_ll_schlst_tpprv_bin3_rclk	1		out
rf_ll_schlst_tpprv_bin3_rclk_rst_n	1		out
rf_ll_schlst_tpprv_bin3_rdata	[15:0]		in
rf_ll_schlst_tpprv_bin3_re	1		out
rf_ll_schlst_tpprv_bin3_waddr	[10:0]		out
rf_ll_schlst_tpprv_bin3_wclk	1		out
rf_ll_schlst_tpprv_bin3_wclk_rst_n	1		out
rf_ll_schlst_tpprv_bin3_wdata	[15:0]		out
rf_ll_schlst_tpprv_bin3_we	1		out
rf_ll_slst_cnt_raddr	[8:0]		out
rf_ll_slst_cnt_rclk	1		out
rf_ll_slst_cnt_rclk_rst_n	1		out
rf_ll_slst_cnt_rdata	[59:0]		in
rf_ll_slst_cnt_re	1		out
rf_ll_slst_cnt_waddr	[8:0]		out
rf_ll_slst_cnt_wclk	1		out
rf_ll_slst_cnt_wclk_rst_n	1		out
rf_ll_slst_cnt_wdata	[59:0]		out
rf_ll_slst_cnt_we	1		out
rf_nalb_cmp_fifo_mem_raddr	[2:0]		out
rf_nalb_cmp_fifo_mem_rclk	1		out
rf_nalb_cmp_fifo_mem_rclk_rst_n	1		out
rf_nalb_cmp_fifo_mem_rdata	[17:0]		in
rf_nalb_cmp_fifo_mem_re	1		out
rf_nalb_cmp_fifo_mem_waddr	[2:0]		out
rf_nalb_cmp_fifo_mem_wclk	1		out
rf_nalb_cmp_fifo_mem_wclk_rst_n	1		out
rf_nalb_cmp_fifo_mem_wdata	[17:0]		out
rf_nalb_cmp_fifo_mem_we	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_raddr	[1:0]		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rdata	[9:0]		in
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_re	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_waddr	[1:0]		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wdata	[9:0]		out
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_we	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_raddr	[1:0]		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rdata	[26:0]		in
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_re	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_waddr	[1:0]		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wdata	[26:0]		out
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_we	1		out
rf_nalb_sel_nalb_fifo_mem_raddr	[3:0]		out
rf_nalb_sel_nalb_fifo_mem_rclk	1		out
rf_nalb_sel_nalb_fifo_mem_rclk_rst_n	1		out
rf_nalb_sel_nalb_fifo_mem_rdata	[26:0]		in
rf_nalb_sel_nalb_fifo_mem_re	1		out
rf_nalb_sel_nalb_fifo_mem_waddr	[3:0]		out
rf_nalb_sel_nalb_fifo_mem_wclk	1		out
rf_nalb_sel_nalb_fifo_mem_wclk_rst_n	1		out
rf_nalb_sel_nalb_fifo_mem_wdata	[26:0]		out
rf_nalb_sel_nalb_fifo_mem_we	1		out
rf_qed_lsp_deq_fifo_mem_raddr	[4:0]		out
rf_qed_lsp_deq_fifo_mem_rclk	1		out
rf_qed_lsp_deq_fifo_mem_rclk_rst_n	1		out
rf_qed_lsp_deq_fifo_mem_rdata	[8:0]		in
rf_qed_lsp_deq_fifo_mem_re	1		out
rf_qed_lsp_deq_fifo_mem_waddr	[4:0]		out
rf_qed_lsp_deq_fifo_mem_wclk	1		out
rf_qed_lsp_deq_fifo_mem_wclk_rst_n	1		out
rf_qed_lsp_deq_fifo_mem_wdata	[8:0]		out
rf_qed_lsp_deq_fifo_mem_we	1		out
rf_qid_aqed_active_count_mem_raddr	[4:0]		out
rf_qid_aqed_active_count_mem_rclk	1		out
rf_qid_aqed_active_count_mem_rclk_rst_n	1		out
rf_qid_aqed_active_count_mem_rdata	[13:0]		in
rf_qid_aqed_active_count_mem_re	1		out
rf_qid_aqed_active_count_mem_waddr	[4:0]		out
rf_qid_aqed_active_count_mem_wclk	1		out
rf_qid_aqed_active_count_mem_wclk_rst_n	1		out
rf_qid_aqed_active_count_mem_wdata	[13:0]		out
rf_qid_aqed_active_count_mem_we	1		out
rf_qid_atm_active_mem_raddr	[4:0]		out
rf_qid_atm_active_mem_rclk	1		out
rf_qid_atm_active_mem_rclk_rst_n	1		out
rf_qid_atm_active_mem_rdata	[16:0]		in
rf_qid_atm_active_mem_re	1		out
rf_qid_atm_active_mem_waddr	[4:0]		out
rf_qid_atm_active_mem_wclk	1		out
rf_qid_atm_active_mem_wclk_rst_n	1		out
rf_qid_atm_active_mem_wdata	[16:0]		out
rf_qid_atm_active_mem_we	1		out
rf_qid_atm_tot_enq_cnt_mem_raddr	[4:0]		out
rf_qid_atm_tot_enq_cnt_mem_rclk	1		out
rf_qid_atm_tot_enq_cnt_mem_rclk_rst_n	1		out
rf_qid_atm_tot_enq_cnt_mem_rdata	[65:0]		in
rf_qid_atm_tot_enq_cnt_mem_re	1		out
rf_qid_atm_tot_enq_cnt_mem_waddr	[4:0]		out
rf_qid_atm_tot_enq_cnt_mem_wclk	1		out
rf_qid_atm_tot_enq_cnt_mem_wclk_rst_n	1		out
rf_qid_atm_tot_enq_cnt_mem_wdata	[65:0]		out
rf_qid_atm_tot_enq_cnt_mem_we	1		out
rf_qid_atq_enqueue_count_mem_raddr	[4:0]		out
rf_qid_atq_enqueue_count_mem_rclk	1		out
rf_qid_atq_enqueue_count_mem_rclk_rst_n	1		out
rf_qid_atq_enqueue_count_mem_rdata	[16:0]		in
rf_qid_atq_enqueue_count_mem_re	1		out
rf_qid_atq_enqueue_count_mem_waddr	[4:0]		out
rf_qid_atq_enqueue_count_mem_wclk	1		out
rf_qid_atq_enqueue_count_mem_wclk_rst_n	1		out
rf_qid_atq_enqueue_count_mem_wdata	[16:0]		out
rf_qid_atq_enqueue_count_mem_we	1		out
rf_qid_dir_max_depth_mem_raddr	[5:0]		out
rf_qid_dir_max_depth_mem_rclk	1		out
rf_qid_dir_max_depth_mem_rclk_rst_n	1		out
rf_qid_dir_max_depth_mem_rdata	[14:0]		in
rf_qid_dir_max_depth_mem_re	1		out
rf_qid_dir_max_depth_mem_waddr	[5:0]		out
rf_qid_dir_max_depth_mem_wclk	1		out
rf_qid_dir_max_depth_mem_wclk_rst_n	1		out
rf_qid_dir_max_depth_mem_wdata	[14:0]		out
rf_qid_dir_max_depth_mem_we	1		out
rf_qid_dir_replay_count_mem_raddr	[4:0]		out
rf_qid_dir_replay_count_mem_rclk	1		out
rf_qid_dir_replay_count_mem_rclk_rst_n	1		out
rf_qid_dir_replay_count_mem_rdata	[16:0]		in
rf_qid_dir_replay_count_mem_re	1		out
rf_qid_dir_replay_count_mem_waddr	[4:0]		out
rf_qid_dir_replay_count_mem_wclk	1		out
rf_qid_dir_replay_count_mem_wclk_rst_n	1		out
rf_qid_dir_replay_count_mem_wdata	[16:0]		out
rf_qid_dir_replay_count_mem_we	1		out
rf_qid_dir_tot_enq_cnt_mem_raddr	[5:0]		out
rf_qid_dir_tot_enq_cnt_mem_rclk	1		out
rf_qid_dir_tot_enq_cnt_mem_rclk_rst_n	1		out
rf_qid_dir_tot_enq_cnt_mem_rdata	[65:0]		in
rf_qid_dir_tot_enq_cnt_mem_re	1		out
rf_qid_dir_tot_enq_cnt_mem_waddr	[5:0]		out
rf_qid_dir_tot_enq_cnt_mem_wclk	1		out
rf_qid_dir_tot_enq_cnt_mem_wclk_rst_n	1		out
rf_qid_dir_tot_enq_cnt_mem_wdata	[65:0]		out
rf_qid_dir_tot_enq_cnt_mem_we	1		out
rf_qid_ldb_enqueue_count_mem_raddr	[4:0]		out
rf_qid_ldb_enqueue_count_mem_rclk	1		out
rf_qid_ldb_enqueue_count_mem_rclk_rst_n	1		out
rf_qid_ldb_enqueue_count_mem_rdata	[16:0]		in
rf_qid_ldb_enqueue_count_mem_re	1		out
rf_qid_ldb_enqueue_count_mem_waddr	[4:0]		out
rf_qid_ldb_enqueue_count_mem_wclk	1		out
rf_qid_ldb_enqueue_count_mem_wclk_rst_n	1		out
rf_qid_ldb_enqueue_count_mem_wdata	[16:0]		out
rf_qid_ldb_enqueue_count_mem_we	1		out
rf_qid_ldb_inflight_count_mem_raddr	[4:0]		out
rf_qid_ldb_inflight_count_mem_rclk	1		out
rf_qid_ldb_inflight_count_mem_rclk_rst_n	1		out
rf_qid_ldb_inflight_count_mem_rdata	[13:0]		in
rf_qid_ldb_inflight_count_mem_re	1		out
rf_qid_ldb_inflight_count_mem_waddr	[4:0]		out
rf_qid_ldb_inflight_count_mem_wclk	1		out
rf_qid_ldb_inflight_count_mem_wclk_rst_n	1		out
rf_qid_ldb_inflight_count_mem_wdata	[13:0]		out
rf_qid_ldb_inflight_count_mem_we	1		out
rf_qid_ldb_replay_count_mem_raddr	[4:0]		out
rf_qid_ldb_replay_count_mem_rclk	1		out
rf_qid_ldb_replay_count_mem_rclk_rst_n	1		out
rf_qid_ldb_replay_count_mem_rdata	[16:0]		in
rf_qid_ldb_replay_count_mem_re	1		out
rf_qid_ldb_replay_count_mem_waddr	[4:0]		out
rf_qid_ldb_replay_count_mem_wclk	1		out
rf_qid_ldb_replay_count_mem_wclk_rst_n	1		out
rf_qid_ldb_replay_count_mem_wdata	[16:0]		out
rf_qid_ldb_replay_count_mem_we	1		out
rf_qid_naldb_max_depth_mem_raddr	[4:0]		out
rf_qid_naldb_max_depth_mem_rclk	1		out
rf_qid_naldb_max_depth_mem_rclk_rst_n	1		out
rf_qid_naldb_max_depth_mem_rdata	[14:0]		in
rf_qid_naldb_max_depth_mem_re	1		out
rf_qid_naldb_max_depth_mem_waddr	[4:0]		out
rf_qid_naldb_max_depth_mem_wclk	1		out
rf_qid_naldb_max_depth_mem_wclk_rst_n	1		out
rf_qid_naldb_max_depth_mem_wdata	[14:0]		out
rf_qid_naldb_max_depth_mem_we	1		out
rf_qid_naldb_tot_enq_cnt_mem_raddr	[4:0]		out
rf_qid_naldb_tot_enq_cnt_mem_rclk	1		out
rf_qid_naldb_tot_enq_cnt_mem_rclk_rst_n	1		out
rf_qid_naldb_tot_enq_cnt_mem_rdata	[65:0]		in
rf_qid_naldb_tot_enq_cnt_mem_re	1		out
rf_qid_naldb_tot_enq_cnt_mem_waddr	[4:0]		out
rf_qid_naldb_tot_enq_cnt_mem_wclk	1		out
rf_qid_naldb_tot_enq_cnt_mem_wclk_rst_n	1		out
rf_qid_naldb_tot_enq_cnt_mem_wdata	[65:0]		out
rf_qid_naldb_tot_enq_cnt_mem_we	1		out
rf_qid_rdylst_clamp_raddr	[4:0]		out
rf_qid_rdylst_clamp_rclk	1		out
rf_qid_rdylst_clamp_rclk_rst_n	1		out
rf_qid_rdylst_clamp_rdata	[5:0]		in
rf_qid_rdylst_clamp_re	1		out
rf_qid_rdylst_clamp_waddr	[4:0]		out
rf_qid_rdylst_clamp_wclk	1		out
rf_qid_rdylst_clamp_wclk_rst_n	1		out
rf_qid_rdylst_clamp_wdata	[5:0]		out
rf_qid_rdylst_clamp_we	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_raddr	[2:0]		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rdata	[16:0]		in
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_re	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_waddr	[2:0]		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wdata	[16:0]		out
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_we	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_raddr	[1:0]		out
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk_rst_n	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_rdata	[34:0]		in
rf_send_atm_to_cq_rx_sync_fifo_mem_re	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_waddr	[1:0]		out
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk_rst_n	1		out
rf_send_atm_to_cq_rx_sync_fifo_mem_wdata	[34:0]		out
rf_send_atm_to_cq_rx_sync_fifo_mem_we	1		out
rf_uno_atm_cmp_fifo_mem_raddr	[2:0]		out
rf_uno_atm_cmp_fifo_mem_rclk	1		out
rf_uno_atm_cmp_fifo_mem_rclk_rst_n	1		out
rf_uno_atm_cmp_fifo_mem_rdata	[19:0]		in
rf_uno_atm_cmp_fifo_mem_re	1		out
rf_uno_atm_cmp_fifo_mem_waddr	[2:0]		out
rf_uno_atm_cmp_fifo_mem_wclk	1		out
rf_uno_atm_cmp_fifo_mem_wclk_rst_n	1		out
rf_uno_atm_cmp_fifo_mem_wdata	[19:0]		out
rf_uno_atm_cmp_fifo_mem_we	1		out
rop_lsp_reordercmp_data	[(@work.hqm_core_pkg.BITS_ROP_LSP_REORDERCMP_T-1):0]		in
rop_lsp_reordercmp_ready	1		out
rop_lsp_reordercmp_v	1		in
spare_lsp_qed	[1:0]		out
spare_lsp_sys	[1:0]		out
spare_qed_lsp	[1:0]		in
spare_sys_lsp	[1:0]		in

########################################
# Non-standard Interfaces Ports (info only)
########################################
ap_alarm_down_data
ap_alarm_down_ready
ap_alarm_down_v
ap_alarm_up_data
ap_alarm_up_ready
ap_alarm_up_v
ap_aqed_data
ap_aqed_ready
ap_aqed_v
ap_cfg_req_down
ap_cfg_req_down_read
ap_cfg_req_down_write
ap_cfg_req_up
ap_cfg_req_up_read
ap_cfg_req_up_write
ap_cfg_rsp_down
ap_cfg_rsp_down_ack
ap_cfg_rsp_up
ap_cfg_rsp_up_ack
ap_reset_done
ap_unit_idle
ap_unit_pipeidle
aqed_ap_enq_data
aqed_ap_enq_ready
aqed_ap_enq_v
aqed_clk_enable
aqed_clk_idle
aqed_lsp_dec_fid_cnt_v
aqed_lsp_deq_data
aqed_lsp_deq_v
aqed_lsp_fid_cnt_upd_qid
aqed_lsp_fid_cnt_upd_v
aqed_lsp_fid_cnt_upd_val
aqed_lsp_sch_data
aqed_lsp_sch_ready
aqed_lsp_sch_v
aqed_lsp_stop_atqatm
aqed_unit_idle
chp_lsp_cmp_data
chp_lsp_cmp_ready
chp_lsp_cmp_v
chp_lsp_ldb_cq_off
chp_lsp_token_data
chp_lsp_token_ready
chp_lsp_token_v
dp_lsp_enq_dir_data
dp_lsp_enq_dir_ready
dp_lsp_enq_dir_v
dp_lsp_enq_rorply_data
dp_lsp_enq_rorply_ready
dp_lsp_enq_rorply_v
hqm_gated_clk
hqm_gated_rst_b_active_atm
hqm_gated_rst_b_active_lsp
hqm_gated_rst_b_atm
hqm_gated_rst_b_done_atm
hqm_gated_rst_b_done_lsp
hqm_gated_rst_b_lsp
hqm_gated_rst_b_start_atm
hqm_gated_rst_b_start_lsp
hqm_inp_gated_clk
hqm_inp_gated_rst_b_atm
hqm_inp_gated_rst_b_lsp
hqm_proc_clk_en_lsp
hqm_rst_prep_atm
hqm_rst_prep_lsp
lsp_alarm_down_data
lsp_alarm_down_ready
lsp_alarm_down_v
lsp_alarm_up_data
lsp_alarm_up_ready
lsp_alarm_up_v
lsp_aqed_cmp_data
lsp_aqed_cmp_ready
lsp_aqed_cmp_v
lsp_cfg_req_down
lsp_cfg_req_down_read
lsp_cfg_req_down_write
lsp_cfg_req_up
lsp_cfg_req_up_read
lsp_cfg_req_up_write
lsp_cfg_rsp_down
lsp_cfg_rsp_down_ack
lsp_cfg_rsp_up
lsp_cfg_rsp_up_ack
lsp_dp_sch_dir_data
lsp_dp_sch_dir_ready
lsp_dp_sch_dir_v
lsp_dp_sch_rorply_data
lsp_dp_sch_rorply_ready
lsp_dp_sch_rorply_v
lsp_nalb_sch_atq_data
lsp_nalb_sch_atq_ready
lsp_nalb_sch_atq_v
lsp_nalb_sch_rorply_data
lsp_nalb_sch_rorply_ready
lsp_nalb_sch_rorply_v
lsp_nalb_sch_unoord_data
lsp_nalb_sch_unoord_ready
lsp_nalb_sch_unoord_v
lsp_reset_done
lsp_unit_idle
lsp_unit_pipeidle
nalb_lsp_enq_lb_data
nalb_lsp_enq_lb_ready
nalb_lsp_enq_lb_v
nalb_lsp_enq_rorply_data
nalb_lsp_enq_rorply_ready
nalb_lsp_enq_rorply_v
qed_lsp_deq_data
qed_lsp_deq_v
rf_aqed_lsp_deq_fifo_mem_raddr
rf_aqed_lsp_deq_fifo_mem_rclk
rf_aqed_lsp_deq_fifo_mem_rclk_rst_n
rf_aqed_lsp_deq_fifo_mem_rdata
rf_aqed_lsp_deq_fifo_mem_re
rf_aqed_lsp_deq_fifo_mem_waddr
rf_aqed_lsp_deq_fifo_mem_wclk
rf_aqed_lsp_deq_fifo_mem_wclk_rst_n
rf_aqed_lsp_deq_fifo_mem_wdata
rf_aqed_lsp_deq_fifo_mem_we
rf_aqed_qid2cqidix_raddr
rf_aqed_qid2cqidix_rclk
rf_aqed_qid2cqidix_rclk_rst_n
rf_aqed_qid2cqidix_rdata
rf_aqed_qid2cqidix_re
rf_aqed_qid2cqidix_waddr
rf_aqed_qid2cqidix_wclk
rf_aqed_qid2cqidix_wclk_rst_n
rf_aqed_qid2cqidix_wdata
rf_aqed_qid2cqidix_we
rf_atm_cmp_fifo_mem_raddr
rf_atm_cmp_fifo_mem_rclk
rf_atm_cmp_fifo_mem_rclk_rst_n
rf_atm_cmp_fifo_mem_rdata
rf_atm_cmp_fifo_mem_re
rf_atm_cmp_fifo_mem_waddr
rf_atm_cmp_fifo_mem_wclk
rf_atm_cmp_fifo_mem_wclk_rst_n
rf_atm_cmp_fifo_mem_wdata
rf_atm_cmp_fifo_mem_we
rf_atm_fifo_ap_aqed_raddr
rf_atm_fifo_ap_aqed_rclk
rf_atm_fifo_ap_aqed_rclk_rst_n
rf_atm_fifo_ap_aqed_rdata
rf_atm_fifo_ap_aqed_re
rf_atm_fifo_ap_aqed_waddr
rf_atm_fifo_ap_aqed_wclk
rf_atm_fifo_ap_aqed_wclk_rst_n
rf_atm_fifo_ap_aqed_wdata
rf_atm_fifo_ap_aqed_we
rf_atm_fifo_aqed_ap_enq_raddr
rf_atm_fifo_aqed_ap_enq_rclk
rf_atm_fifo_aqed_ap_enq_rclk_rst_n
rf_atm_fifo_aqed_ap_enq_rdata
rf_atm_fifo_aqed_ap_enq_re
rf_atm_fifo_aqed_ap_enq_waddr
rf_atm_fifo_aqed_ap_enq_wclk
rf_atm_fifo_aqed_ap_enq_wclk_rst_n
rf_atm_fifo_aqed_ap_enq_wdata
rf_atm_fifo_aqed_ap_enq_we
rf_cfg_atm_qid_dpth_thrsh_mem_raddr
rf_cfg_atm_qid_dpth_thrsh_mem_rclk
rf_cfg_atm_qid_dpth_thrsh_mem_rclk_rst_n
rf_cfg_atm_qid_dpth_thrsh_mem_rdata
rf_cfg_atm_qid_dpth_thrsh_mem_re
rf_cfg_atm_qid_dpth_thrsh_mem_waddr
rf_cfg_atm_qid_dpth_thrsh_mem_wclk
rf_cfg_atm_qid_dpth_thrsh_mem_wclk_rst_n
rf_cfg_atm_qid_dpth_thrsh_mem_wdata
rf_cfg_atm_qid_dpth_thrsh_mem_we
rf_cfg_cq2priov_mem_raddr
rf_cfg_cq2priov_mem_rclk
rf_cfg_cq2priov_mem_rclk_rst_n
rf_cfg_cq2priov_mem_rdata
rf_cfg_cq2priov_mem_re
rf_cfg_cq2priov_mem_waddr
rf_cfg_cq2priov_mem_wclk
rf_cfg_cq2priov_mem_wclk_rst_n
rf_cfg_cq2priov_mem_wdata
rf_cfg_cq2priov_mem_we
rf_cfg_cq2priov_odd_mem_raddr
rf_cfg_cq2priov_odd_mem_rclk
rf_cfg_cq2priov_odd_mem_rclk_rst_n
rf_cfg_cq2priov_odd_mem_rdata
rf_cfg_cq2priov_odd_mem_re
rf_cfg_cq2priov_odd_mem_waddr
rf_cfg_cq2priov_odd_mem_wclk
rf_cfg_cq2priov_odd_mem_wclk_rst_n
rf_cfg_cq2priov_odd_mem_wdata
rf_cfg_cq2priov_odd_mem_we
rf_cfg_cq2qid_0_mem_raddr
rf_cfg_cq2qid_0_mem_rclk
rf_cfg_cq2qid_0_mem_rclk_rst_n
rf_cfg_cq2qid_0_mem_rdata
rf_cfg_cq2qid_0_mem_re
rf_cfg_cq2qid_0_mem_waddr
rf_cfg_cq2qid_0_mem_wclk
rf_cfg_cq2qid_0_mem_wclk_rst_n
rf_cfg_cq2qid_0_mem_wdata
rf_cfg_cq2qid_0_mem_we
rf_cfg_cq2qid_0_odd_mem_raddr
rf_cfg_cq2qid_0_odd_mem_rclk
rf_cfg_cq2qid_0_odd_mem_rclk_rst_n
rf_cfg_cq2qid_0_odd_mem_rdata
rf_cfg_cq2qid_0_odd_mem_re
rf_cfg_cq2qid_0_odd_mem_waddr
rf_cfg_cq2qid_0_odd_mem_wclk
rf_cfg_cq2qid_0_odd_mem_wclk_rst_n
rf_cfg_cq2qid_0_odd_mem_wdata
rf_cfg_cq2qid_0_odd_mem_we
rf_cfg_cq2qid_1_mem_raddr
rf_cfg_cq2qid_1_mem_rclk
rf_cfg_cq2qid_1_mem_rclk_rst_n
rf_cfg_cq2qid_1_mem_rdata
rf_cfg_cq2qid_1_mem_re
rf_cfg_cq2qid_1_mem_waddr
rf_cfg_cq2qid_1_mem_wclk
rf_cfg_cq2qid_1_mem_wclk_rst_n
rf_cfg_cq2qid_1_mem_wdata
rf_cfg_cq2qid_1_mem_we
rf_cfg_cq2qid_1_odd_mem_raddr
rf_cfg_cq2qid_1_odd_mem_rclk
rf_cfg_cq2qid_1_odd_mem_rclk_rst_n
rf_cfg_cq2qid_1_odd_mem_rdata
rf_cfg_cq2qid_1_odd_mem_re
rf_cfg_cq2qid_1_odd_mem_waddr
rf_cfg_cq2qid_1_odd_mem_wclk
rf_cfg_cq2qid_1_odd_mem_wclk_rst_n
rf_cfg_cq2qid_1_odd_mem_wdata
rf_cfg_cq2qid_1_odd_mem_we
rf_cfg_cq_ldb_inflight_limit_mem_raddr
rf_cfg_cq_ldb_inflight_limit_mem_rclk
rf_cfg_cq_ldb_inflight_limit_mem_rclk_rst_n
rf_cfg_cq_ldb_inflight_limit_mem_rdata
rf_cfg_cq_ldb_inflight_limit_mem_re
rf_cfg_cq_ldb_inflight_limit_mem_waddr
rf_cfg_cq_ldb_inflight_limit_mem_wclk
rf_cfg_cq_ldb_inflight_limit_mem_wclk_rst_n
rf_cfg_cq_ldb_inflight_limit_mem_wdata
rf_cfg_cq_ldb_inflight_limit_mem_we
rf_cfg_cq_ldb_inflight_threshold_mem_raddr
rf_cfg_cq_ldb_inflight_threshold_mem_rclk
rf_cfg_cq_ldb_inflight_threshold_mem_rclk_rst_n
rf_cfg_cq_ldb_inflight_threshold_mem_rdata
rf_cfg_cq_ldb_inflight_threshold_mem_re
rf_cfg_cq_ldb_inflight_threshold_mem_waddr
rf_cfg_cq_ldb_inflight_threshold_mem_wclk
rf_cfg_cq_ldb_inflight_threshold_mem_wclk_rst_n
rf_cfg_cq_ldb_inflight_threshold_mem_wdata
rf_cfg_cq_ldb_inflight_threshold_mem_we
rf_cfg_cq_ldb_token_depth_select_mem_raddr
rf_cfg_cq_ldb_token_depth_select_mem_rclk
rf_cfg_cq_ldb_token_depth_select_mem_rclk_rst_n
rf_cfg_cq_ldb_token_depth_select_mem_rdata
rf_cfg_cq_ldb_token_depth_select_mem_re
rf_cfg_cq_ldb_token_depth_select_mem_waddr
rf_cfg_cq_ldb_token_depth_select_mem_wclk
rf_cfg_cq_ldb_token_depth_select_mem_wclk_rst_n
rf_cfg_cq_ldb_token_depth_select_mem_wdata
rf_cfg_cq_ldb_token_depth_select_mem_we
rf_cfg_cq_ldb_wu_limit_mem_raddr
rf_cfg_cq_ldb_wu_limit_mem_rclk
rf_cfg_cq_ldb_wu_limit_mem_rclk_rst_n
rf_cfg_cq_ldb_wu_limit_mem_rdata
rf_cfg_cq_ldb_wu_limit_mem_re
rf_cfg_cq_ldb_wu_limit_mem_waddr
rf_cfg_cq_ldb_wu_limit_mem_wclk
rf_cfg_cq_ldb_wu_limit_mem_wclk_rst_n
rf_cfg_cq_ldb_wu_limit_mem_wdata
rf_cfg_cq_ldb_wu_limit_mem_we
rf_cfg_dir_qid_dpth_thrsh_mem_raddr
rf_cfg_dir_qid_dpth_thrsh_mem_rclk
rf_cfg_dir_qid_dpth_thrsh_mem_rclk_rst_n
rf_cfg_dir_qid_dpth_thrsh_mem_rdata
rf_cfg_dir_qid_dpth_thrsh_mem_re
rf_cfg_dir_qid_dpth_thrsh_mem_waddr
rf_cfg_dir_qid_dpth_thrsh_mem_wclk
rf_cfg_dir_qid_dpth_thrsh_mem_wclk_rst_n
rf_cfg_dir_qid_dpth_thrsh_mem_wdata
rf_cfg_dir_qid_dpth_thrsh_mem_we
rf_cfg_nalb_qid_dpth_thrsh_mem_raddr
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk
rf_cfg_nalb_qid_dpth_thrsh_mem_rclk_rst_n
rf_cfg_nalb_qid_dpth_thrsh_mem_rdata
rf_cfg_nalb_qid_dpth_thrsh_mem_re
rf_cfg_nalb_qid_dpth_thrsh_mem_waddr
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk
rf_cfg_nalb_qid_dpth_thrsh_mem_wclk_rst_n
rf_cfg_nalb_qid_dpth_thrsh_mem_wdata
rf_cfg_nalb_qid_dpth_thrsh_mem_we
rf_cfg_qid_aqed_active_limit_mem_raddr
rf_cfg_qid_aqed_active_limit_mem_rclk
rf_cfg_qid_aqed_active_limit_mem_rclk_rst_n
rf_cfg_qid_aqed_active_limit_mem_rdata
rf_cfg_qid_aqed_active_limit_mem_re
rf_cfg_qid_aqed_active_limit_mem_waddr
rf_cfg_qid_aqed_active_limit_mem_wclk
rf_cfg_qid_aqed_active_limit_mem_wclk_rst_n
rf_cfg_qid_aqed_active_limit_mem_wdata
rf_cfg_qid_aqed_active_limit_mem_we
rf_cfg_qid_ldb_inflight_limit_mem_raddr
rf_cfg_qid_ldb_inflight_limit_mem_rclk
rf_cfg_qid_ldb_inflight_limit_mem_rclk_rst_n
rf_cfg_qid_ldb_inflight_limit_mem_rdata
rf_cfg_qid_ldb_inflight_limit_mem_re
rf_cfg_qid_ldb_inflight_limit_mem_waddr
rf_cfg_qid_ldb_inflight_limit_mem_wclk
rf_cfg_qid_ldb_inflight_limit_mem_wclk_rst_n
rf_cfg_qid_ldb_inflight_limit_mem_wdata
rf_cfg_qid_ldb_inflight_limit_mem_we
rf_cfg_qid_ldb_qid2cqidix2_mem_raddr
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk
rf_cfg_qid_ldb_qid2cqidix2_mem_rclk_rst_n
rf_cfg_qid_ldb_qid2cqidix2_mem_rdata
rf_cfg_qid_ldb_qid2cqidix2_mem_re
rf_cfg_qid_ldb_qid2cqidix2_mem_waddr
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk
rf_cfg_qid_ldb_qid2cqidix2_mem_wclk_rst_n
rf_cfg_qid_ldb_qid2cqidix2_mem_wdata
rf_cfg_qid_ldb_qid2cqidix2_mem_we
rf_cfg_qid_ldb_qid2cqidix_mem_raddr
rf_cfg_qid_ldb_qid2cqidix_mem_rclk
rf_cfg_qid_ldb_qid2cqidix_mem_rclk_rst_n
rf_cfg_qid_ldb_qid2cqidix_mem_rdata
rf_cfg_qid_ldb_qid2cqidix_mem_re
rf_cfg_qid_ldb_qid2cqidix_mem_waddr
rf_cfg_qid_ldb_qid2cqidix_mem_wclk
rf_cfg_qid_ldb_qid2cqidix_mem_wclk_rst_n
rf_cfg_qid_ldb_qid2cqidix_mem_wdata
rf_cfg_qid_ldb_qid2cqidix_mem_we
rf_chp_lsp_cmp_rx_sync_fifo_mem_raddr
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk
rf_chp_lsp_cmp_rx_sync_fifo_mem_rclk_rst_n
rf_chp_lsp_cmp_rx_sync_fifo_mem_rdata
rf_chp_lsp_cmp_rx_sync_fifo_mem_re
rf_chp_lsp_cmp_rx_sync_fifo_mem_waddr
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk
rf_chp_lsp_cmp_rx_sync_fifo_mem_wclk_rst_n
rf_chp_lsp_cmp_rx_sync_fifo_mem_wdata
rf_chp_lsp_cmp_rx_sync_fifo_mem_we
rf_chp_lsp_token_rx_sync_fifo_mem_raddr
rf_chp_lsp_token_rx_sync_fifo_mem_rclk
rf_chp_lsp_token_rx_sync_fifo_mem_rclk_rst_n
rf_chp_lsp_token_rx_sync_fifo_mem_rdata
rf_chp_lsp_token_rx_sync_fifo_mem_re
rf_chp_lsp_token_rx_sync_fifo_mem_waddr
rf_chp_lsp_token_rx_sync_fifo_mem_wclk
rf_chp_lsp_token_rx_sync_fifo_mem_wclk_rst_n
rf_chp_lsp_token_rx_sync_fifo_mem_wdata
rf_chp_lsp_token_rx_sync_fifo_mem_we
rf_cq_atm_pri_arbindex_mem_raddr
rf_cq_atm_pri_arbindex_mem_rclk
rf_cq_atm_pri_arbindex_mem_rclk_rst_n
rf_cq_atm_pri_arbindex_mem_rdata
rf_cq_atm_pri_arbindex_mem_re
rf_cq_atm_pri_arbindex_mem_waddr
rf_cq_atm_pri_arbindex_mem_wclk
rf_cq_atm_pri_arbindex_mem_wclk_rst_n
rf_cq_atm_pri_arbindex_mem_wdata
rf_cq_atm_pri_arbindex_mem_we
rf_cq_dir_tot_sch_cnt_mem_raddr
rf_cq_dir_tot_sch_cnt_mem_rclk
rf_cq_dir_tot_sch_cnt_mem_rclk_rst_n
rf_cq_dir_tot_sch_cnt_mem_rdata
rf_cq_dir_tot_sch_cnt_mem_re
rf_cq_dir_tot_sch_cnt_mem_waddr
rf_cq_dir_tot_sch_cnt_mem_wclk
rf_cq_dir_tot_sch_cnt_mem_wclk_rst_n
rf_cq_dir_tot_sch_cnt_mem_wdata
rf_cq_dir_tot_sch_cnt_mem_we
rf_cq_ldb_inflight_count_mem_raddr
rf_cq_ldb_inflight_count_mem_rclk
rf_cq_ldb_inflight_count_mem_rclk_rst_n
rf_cq_ldb_inflight_count_mem_rdata
rf_cq_ldb_inflight_count_mem_re
rf_cq_ldb_inflight_count_mem_waddr
rf_cq_ldb_inflight_count_mem_wclk
rf_cq_ldb_inflight_count_mem_wclk_rst_n
rf_cq_ldb_inflight_count_mem_wdata
rf_cq_ldb_inflight_count_mem_we
rf_cq_ldb_token_count_mem_raddr
rf_cq_ldb_token_count_mem_rclk
rf_cq_ldb_token_count_mem_rclk_rst_n
rf_cq_ldb_token_count_mem_rdata
rf_cq_ldb_token_count_mem_re
rf_cq_ldb_token_count_mem_waddr
rf_cq_ldb_token_count_mem_wclk
rf_cq_ldb_token_count_mem_wclk_rst_n
rf_cq_ldb_token_count_mem_wdata
rf_cq_ldb_token_count_mem_we
rf_cq_ldb_tot_sch_cnt_mem_raddr
rf_cq_ldb_tot_sch_cnt_mem_rclk
rf_cq_ldb_tot_sch_cnt_mem_rclk_rst_n
rf_cq_ldb_tot_sch_cnt_mem_rdata
rf_cq_ldb_tot_sch_cnt_mem_re
rf_cq_ldb_tot_sch_cnt_mem_waddr
rf_cq_ldb_tot_sch_cnt_mem_wclk
rf_cq_ldb_tot_sch_cnt_mem_wclk_rst_n
rf_cq_ldb_tot_sch_cnt_mem_wdata
rf_cq_ldb_tot_sch_cnt_mem_we
rf_cq_ldb_wu_count_mem_raddr
rf_cq_ldb_wu_count_mem_rclk
rf_cq_ldb_wu_count_mem_rclk_rst_n
rf_cq_ldb_wu_count_mem_rdata
rf_cq_ldb_wu_count_mem_re
rf_cq_ldb_wu_count_mem_waddr
rf_cq_ldb_wu_count_mem_wclk
rf_cq_ldb_wu_count_mem_wclk_rst_n
rf_cq_ldb_wu_count_mem_wdata
rf_cq_ldb_wu_count_mem_we
rf_cq_nalb_pri_arbindex_mem_raddr
rf_cq_nalb_pri_arbindex_mem_rclk
rf_cq_nalb_pri_arbindex_mem_rclk_rst_n
rf_cq_nalb_pri_arbindex_mem_rdata
rf_cq_nalb_pri_arbindex_mem_re
rf_cq_nalb_pri_arbindex_mem_waddr
rf_cq_nalb_pri_arbindex_mem_wclk
rf_cq_nalb_pri_arbindex_mem_wclk_rst_n
rf_cq_nalb_pri_arbindex_mem_wdata
rf_cq_nalb_pri_arbindex_mem_we
rf_dir_enq_cnt_mem_raddr
rf_dir_enq_cnt_mem_rclk
rf_dir_enq_cnt_mem_rclk_rst_n
rf_dir_enq_cnt_mem_rdata
rf_dir_enq_cnt_mem_re
rf_dir_enq_cnt_mem_waddr
rf_dir_enq_cnt_mem_wclk
rf_dir_enq_cnt_mem_wclk_rst_n
rf_dir_enq_cnt_mem_wdata
rf_dir_enq_cnt_mem_we
rf_dir_tok_cnt_mem_raddr
rf_dir_tok_cnt_mem_rclk
rf_dir_tok_cnt_mem_rclk_rst_n
rf_dir_tok_cnt_mem_rdata
rf_dir_tok_cnt_mem_re
rf_dir_tok_cnt_mem_waddr
rf_dir_tok_cnt_mem_wclk
rf_dir_tok_cnt_mem_wclk_rst_n
rf_dir_tok_cnt_mem_wdata
rf_dir_tok_cnt_mem_we
rf_dir_tok_lim_mem_raddr
rf_dir_tok_lim_mem_rclk
rf_dir_tok_lim_mem_rclk_rst_n
rf_dir_tok_lim_mem_rdata
rf_dir_tok_lim_mem_re
rf_dir_tok_lim_mem_waddr
rf_dir_tok_lim_mem_wclk
rf_dir_tok_lim_mem_wclk_rst_n
rf_dir_tok_lim_mem_wdata
rf_dir_tok_lim_mem_we
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_raddr
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rclk_rst_n
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_rdata
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_re
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_waddr
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wclk_rst_n
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_wdata
rf_dp_lsp_enq_dir_rx_sync_fifo_mem_we
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_raddr
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_rdata
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_re
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_waddr
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_wdata
rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_we
rf_enq_nalb_fifo_mem_raddr
rf_enq_nalb_fifo_mem_rclk
rf_enq_nalb_fifo_mem_rclk_rst_n
rf_enq_nalb_fifo_mem_rdata
rf_enq_nalb_fifo_mem_re
rf_enq_nalb_fifo_mem_waddr
rf_enq_nalb_fifo_mem_wclk
rf_enq_nalb_fifo_mem_wclk_rst_n
rf_enq_nalb_fifo_mem_wdata
rf_enq_nalb_fifo_mem_we
rf_fid2cqqidix_raddr
rf_fid2cqqidix_rclk
rf_fid2cqqidix_rclk_rst_n
rf_fid2cqqidix_rdata
rf_fid2cqqidix_re
rf_fid2cqqidix_waddr
rf_fid2cqqidix_wclk
rf_fid2cqqidix_wclk_rst_n
rf_fid2cqqidix_wdata
rf_fid2cqqidix_we
rf_ldb_token_rtn_fifo_mem_raddr
rf_ldb_token_rtn_fifo_mem_rclk
rf_ldb_token_rtn_fifo_mem_rclk_rst_n
rf_ldb_token_rtn_fifo_mem_rdata
rf_ldb_token_rtn_fifo_mem_re
rf_ldb_token_rtn_fifo_mem_waddr
rf_ldb_token_rtn_fifo_mem_wclk
rf_ldb_token_rtn_fifo_mem_wclk_rst_n
rf_ldb_token_rtn_fifo_mem_wdata
rf_ldb_token_rtn_fifo_mem_we
rf_ll_enq_cnt_r_bin0_dup0_raddr
rf_ll_enq_cnt_r_bin0_dup0_rclk
rf_ll_enq_cnt_r_bin0_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup0_rdata
rf_ll_enq_cnt_r_bin0_dup0_re
rf_ll_enq_cnt_r_bin0_dup0_waddr
rf_ll_enq_cnt_r_bin0_dup0_wclk
rf_ll_enq_cnt_r_bin0_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup0_wdata
rf_ll_enq_cnt_r_bin0_dup0_we
rf_ll_enq_cnt_r_bin0_dup1_raddr
rf_ll_enq_cnt_r_bin0_dup1_rclk
rf_ll_enq_cnt_r_bin0_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup1_rdata
rf_ll_enq_cnt_r_bin0_dup1_re
rf_ll_enq_cnt_r_bin0_dup1_waddr
rf_ll_enq_cnt_r_bin0_dup1_wclk
rf_ll_enq_cnt_r_bin0_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup1_wdata
rf_ll_enq_cnt_r_bin0_dup1_we
rf_ll_enq_cnt_r_bin0_dup2_raddr
rf_ll_enq_cnt_r_bin0_dup2_rclk
rf_ll_enq_cnt_r_bin0_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup2_rdata
rf_ll_enq_cnt_r_bin0_dup2_re
rf_ll_enq_cnt_r_bin0_dup2_waddr
rf_ll_enq_cnt_r_bin0_dup2_wclk
rf_ll_enq_cnt_r_bin0_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup2_wdata
rf_ll_enq_cnt_r_bin0_dup2_we
rf_ll_enq_cnt_r_bin0_dup3_raddr
rf_ll_enq_cnt_r_bin0_dup3_rclk
rf_ll_enq_cnt_r_bin0_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin0_dup3_rdata
rf_ll_enq_cnt_r_bin0_dup3_re
rf_ll_enq_cnt_r_bin0_dup3_waddr
rf_ll_enq_cnt_r_bin0_dup3_wclk
rf_ll_enq_cnt_r_bin0_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin0_dup3_wdata
rf_ll_enq_cnt_r_bin0_dup3_we
rf_ll_enq_cnt_r_bin1_dup0_raddr
rf_ll_enq_cnt_r_bin1_dup0_rclk
rf_ll_enq_cnt_r_bin1_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup0_rdata
rf_ll_enq_cnt_r_bin1_dup0_re
rf_ll_enq_cnt_r_bin1_dup0_waddr
rf_ll_enq_cnt_r_bin1_dup0_wclk
rf_ll_enq_cnt_r_bin1_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup0_wdata
rf_ll_enq_cnt_r_bin1_dup0_we
rf_ll_enq_cnt_r_bin1_dup1_raddr
rf_ll_enq_cnt_r_bin1_dup1_rclk
rf_ll_enq_cnt_r_bin1_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup1_rdata
rf_ll_enq_cnt_r_bin1_dup1_re
rf_ll_enq_cnt_r_bin1_dup1_waddr
rf_ll_enq_cnt_r_bin1_dup1_wclk
rf_ll_enq_cnt_r_bin1_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup1_wdata
rf_ll_enq_cnt_r_bin1_dup1_we
rf_ll_enq_cnt_r_bin1_dup2_raddr
rf_ll_enq_cnt_r_bin1_dup2_rclk
rf_ll_enq_cnt_r_bin1_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup2_rdata
rf_ll_enq_cnt_r_bin1_dup2_re
rf_ll_enq_cnt_r_bin1_dup2_waddr
rf_ll_enq_cnt_r_bin1_dup2_wclk
rf_ll_enq_cnt_r_bin1_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup2_wdata
rf_ll_enq_cnt_r_bin1_dup2_we
rf_ll_enq_cnt_r_bin1_dup3_raddr
rf_ll_enq_cnt_r_bin1_dup3_rclk
rf_ll_enq_cnt_r_bin1_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin1_dup3_rdata
rf_ll_enq_cnt_r_bin1_dup3_re
rf_ll_enq_cnt_r_bin1_dup3_waddr
rf_ll_enq_cnt_r_bin1_dup3_wclk
rf_ll_enq_cnt_r_bin1_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin1_dup3_wdata
rf_ll_enq_cnt_r_bin1_dup3_we
rf_ll_enq_cnt_r_bin2_dup0_raddr
rf_ll_enq_cnt_r_bin2_dup0_rclk
rf_ll_enq_cnt_r_bin2_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup0_rdata
rf_ll_enq_cnt_r_bin2_dup0_re
rf_ll_enq_cnt_r_bin2_dup0_waddr
rf_ll_enq_cnt_r_bin2_dup0_wclk
rf_ll_enq_cnt_r_bin2_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup0_wdata
rf_ll_enq_cnt_r_bin2_dup0_we
rf_ll_enq_cnt_r_bin2_dup1_raddr
rf_ll_enq_cnt_r_bin2_dup1_rclk
rf_ll_enq_cnt_r_bin2_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup1_rdata
rf_ll_enq_cnt_r_bin2_dup1_re
rf_ll_enq_cnt_r_bin2_dup1_waddr
rf_ll_enq_cnt_r_bin2_dup1_wclk
rf_ll_enq_cnt_r_bin2_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup1_wdata
rf_ll_enq_cnt_r_bin2_dup1_we
rf_ll_enq_cnt_r_bin2_dup2_raddr
rf_ll_enq_cnt_r_bin2_dup2_rclk
rf_ll_enq_cnt_r_bin2_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup2_rdata
rf_ll_enq_cnt_r_bin2_dup2_re
rf_ll_enq_cnt_r_bin2_dup2_waddr
rf_ll_enq_cnt_r_bin2_dup2_wclk
rf_ll_enq_cnt_r_bin2_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup2_wdata
rf_ll_enq_cnt_r_bin2_dup2_we
rf_ll_enq_cnt_r_bin2_dup3_raddr
rf_ll_enq_cnt_r_bin2_dup3_rclk
rf_ll_enq_cnt_r_bin2_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin2_dup3_rdata
rf_ll_enq_cnt_r_bin2_dup3_re
rf_ll_enq_cnt_r_bin2_dup3_waddr
rf_ll_enq_cnt_r_bin2_dup3_wclk
rf_ll_enq_cnt_r_bin2_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin2_dup3_wdata
rf_ll_enq_cnt_r_bin2_dup3_we
rf_ll_enq_cnt_r_bin3_dup0_raddr
rf_ll_enq_cnt_r_bin3_dup0_rclk
rf_ll_enq_cnt_r_bin3_dup0_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup0_rdata
rf_ll_enq_cnt_r_bin3_dup0_re
rf_ll_enq_cnt_r_bin3_dup0_waddr
rf_ll_enq_cnt_r_bin3_dup0_wclk
rf_ll_enq_cnt_r_bin3_dup0_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup0_wdata
rf_ll_enq_cnt_r_bin3_dup0_we
rf_ll_enq_cnt_r_bin3_dup1_raddr
rf_ll_enq_cnt_r_bin3_dup1_rclk
rf_ll_enq_cnt_r_bin3_dup1_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup1_rdata
rf_ll_enq_cnt_r_bin3_dup1_re
rf_ll_enq_cnt_r_bin3_dup1_waddr
rf_ll_enq_cnt_r_bin3_dup1_wclk
rf_ll_enq_cnt_r_bin3_dup1_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup1_wdata
rf_ll_enq_cnt_r_bin3_dup1_we
rf_ll_enq_cnt_r_bin3_dup2_raddr
rf_ll_enq_cnt_r_bin3_dup2_rclk
rf_ll_enq_cnt_r_bin3_dup2_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup2_rdata
rf_ll_enq_cnt_r_bin3_dup2_re
rf_ll_enq_cnt_r_bin3_dup2_waddr
rf_ll_enq_cnt_r_bin3_dup2_wclk
rf_ll_enq_cnt_r_bin3_dup2_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup2_wdata
rf_ll_enq_cnt_r_bin3_dup2_we
rf_ll_enq_cnt_r_bin3_dup3_raddr
rf_ll_enq_cnt_r_bin3_dup3_rclk
rf_ll_enq_cnt_r_bin3_dup3_rclk_rst_n
rf_ll_enq_cnt_r_bin3_dup3_rdata
rf_ll_enq_cnt_r_bin3_dup3_re
rf_ll_enq_cnt_r_bin3_dup3_waddr
rf_ll_enq_cnt_r_bin3_dup3_wclk
rf_ll_enq_cnt_r_bin3_dup3_wclk_rst_n
rf_ll_enq_cnt_r_bin3_dup3_wdata
rf_ll_enq_cnt_r_bin3_dup3_we
rf_ll_enq_cnt_s_bin0_raddr
rf_ll_enq_cnt_s_bin0_rclk
rf_ll_enq_cnt_s_bin0_rclk_rst_n
rf_ll_enq_cnt_s_bin0_rdata
rf_ll_enq_cnt_s_bin0_re
rf_ll_enq_cnt_s_bin0_waddr
rf_ll_enq_cnt_s_bin0_wclk
rf_ll_enq_cnt_s_bin0_wclk_rst_n
rf_ll_enq_cnt_s_bin0_wdata
rf_ll_enq_cnt_s_bin0_we
rf_ll_enq_cnt_s_bin1_raddr
rf_ll_enq_cnt_s_bin1_rclk
rf_ll_enq_cnt_s_bin1_rclk_rst_n
rf_ll_enq_cnt_s_bin1_rdata
rf_ll_enq_cnt_s_bin1_re
rf_ll_enq_cnt_s_bin1_waddr
rf_ll_enq_cnt_s_bin1_wclk
rf_ll_enq_cnt_s_bin1_wclk_rst_n
rf_ll_enq_cnt_s_bin1_wdata
rf_ll_enq_cnt_s_bin1_we
rf_ll_enq_cnt_s_bin2_raddr
rf_ll_enq_cnt_s_bin2_rclk
rf_ll_enq_cnt_s_bin2_rclk_rst_n
rf_ll_enq_cnt_s_bin2_rdata
rf_ll_enq_cnt_s_bin2_re
rf_ll_enq_cnt_s_bin2_waddr
rf_ll_enq_cnt_s_bin2_wclk
rf_ll_enq_cnt_s_bin2_wclk_rst_n
rf_ll_enq_cnt_s_bin2_wdata
rf_ll_enq_cnt_s_bin2_we
rf_ll_enq_cnt_s_bin3_raddr
rf_ll_enq_cnt_s_bin3_rclk
rf_ll_enq_cnt_s_bin3_rclk_rst_n
rf_ll_enq_cnt_s_bin3_rdata
rf_ll_enq_cnt_s_bin3_re
rf_ll_enq_cnt_s_bin3_waddr
rf_ll_enq_cnt_s_bin3_wclk
rf_ll_enq_cnt_s_bin3_wclk_rst_n
rf_ll_enq_cnt_s_bin3_wdata
rf_ll_enq_cnt_s_bin3_we
rf_ll_rdylst_hp_bin0_raddr
rf_ll_rdylst_hp_bin0_rclk
rf_ll_rdylst_hp_bin0_rclk_rst_n
rf_ll_rdylst_hp_bin0_rdata
rf_ll_rdylst_hp_bin0_re
rf_ll_rdylst_hp_bin0_waddr
rf_ll_rdylst_hp_bin0_wclk
rf_ll_rdylst_hp_bin0_wclk_rst_n
rf_ll_rdylst_hp_bin0_wdata
rf_ll_rdylst_hp_bin0_we
rf_ll_rdylst_hp_bin1_raddr
rf_ll_rdylst_hp_bin1_rclk
rf_ll_rdylst_hp_bin1_rclk_rst_n
rf_ll_rdylst_hp_bin1_rdata
rf_ll_rdylst_hp_bin1_re
rf_ll_rdylst_hp_bin1_waddr
rf_ll_rdylst_hp_bin1_wclk
rf_ll_rdylst_hp_bin1_wclk_rst_n
rf_ll_rdylst_hp_bin1_wdata
rf_ll_rdylst_hp_bin1_we
rf_ll_rdylst_hp_bin2_raddr
rf_ll_rdylst_hp_bin2_rclk
rf_ll_rdylst_hp_bin2_rclk_rst_n
rf_ll_rdylst_hp_bin2_rdata
rf_ll_rdylst_hp_bin2_re
rf_ll_rdylst_hp_bin2_waddr
rf_ll_rdylst_hp_bin2_wclk
rf_ll_rdylst_hp_bin2_wclk_rst_n
rf_ll_rdylst_hp_bin2_wdata
rf_ll_rdylst_hp_bin2_we
rf_ll_rdylst_hp_bin3_raddr
rf_ll_rdylst_hp_bin3_rclk
rf_ll_rdylst_hp_bin3_rclk_rst_n
rf_ll_rdylst_hp_bin3_rdata
rf_ll_rdylst_hp_bin3_re
rf_ll_rdylst_hp_bin3_waddr
rf_ll_rdylst_hp_bin3_wclk
rf_ll_rdylst_hp_bin3_wclk_rst_n
rf_ll_rdylst_hp_bin3_wdata
rf_ll_rdylst_hp_bin3_we
rf_ll_rdylst_hpnxt_bin0_raddr
rf_ll_rdylst_hpnxt_bin0_rclk
rf_ll_rdylst_hpnxt_bin0_rclk_rst_n
rf_ll_rdylst_hpnxt_bin0_rdata
rf_ll_rdylst_hpnxt_bin0_re
rf_ll_rdylst_hpnxt_bin0_waddr
rf_ll_rdylst_hpnxt_bin0_wclk
rf_ll_rdylst_hpnxt_bin0_wclk_rst_n
rf_ll_rdylst_hpnxt_bin0_wdata
rf_ll_rdylst_hpnxt_bin0_we
rf_ll_rdylst_hpnxt_bin1_raddr
rf_ll_rdylst_hpnxt_bin1_rclk
rf_ll_rdylst_hpnxt_bin1_rclk_rst_n
rf_ll_rdylst_hpnxt_bin1_rdata
rf_ll_rdylst_hpnxt_bin1_re
rf_ll_rdylst_hpnxt_bin1_waddr
rf_ll_rdylst_hpnxt_bin1_wclk
rf_ll_rdylst_hpnxt_bin1_wclk_rst_n
rf_ll_rdylst_hpnxt_bin1_wdata
rf_ll_rdylst_hpnxt_bin1_we
rf_ll_rdylst_hpnxt_bin2_raddr
rf_ll_rdylst_hpnxt_bin2_rclk
rf_ll_rdylst_hpnxt_bin2_rclk_rst_n
rf_ll_rdylst_hpnxt_bin2_rdata
rf_ll_rdylst_hpnxt_bin2_re
rf_ll_rdylst_hpnxt_bin2_waddr
rf_ll_rdylst_hpnxt_bin2_wclk
rf_ll_rdylst_hpnxt_bin2_wclk_rst_n
rf_ll_rdylst_hpnxt_bin2_wdata
rf_ll_rdylst_hpnxt_bin2_we
rf_ll_rdylst_hpnxt_bin3_raddr
rf_ll_rdylst_hpnxt_bin3_rclk
rf_ll_rdylst_hpnxt_bin3_rclk_rst_n
rf_ll_rdylst_hpnxt_bin3_rdata
rf_ll_rdylst_hpnxt_bin3_re
rf_ll_rdylst_hpnxt_bin3_waddr
rf_ll_rdylst_hpnxt_bin3_wclk
rf_ll_rdylst_hpnxt_bin3_wclk_rst_n
rf_ll_rdylst_hpnxt_bin3_wdata
rf_ll_rdylst_hpnxt_bin3_we
rf_ll_rdylst_tp_bin0_raddr
rf_ll_rdylst_tp_bin0_rclk
rf_ll_rdylst_tp_bin0_rclk_rst_n
rf_ll_rdylst_tp_bin0_rdata
rf_ll_rdylst_tp_bin0_re
rf_ll_rdylst_tp_bin0_waddr
rf_ll_rdylst_tp_bin0_wclk
rf_ll_rdylst_tp_bin0_wclk_rst_n
rf_ll_rdylst_tp_bin0_wdata
rf_ll_rdylst_tp_bin0_we
rf_ll_rdylst_tp_bin1_raddr
rf_ll_rdylst_tp_bin1_rclk
rf_ll_rdylst_tp_bin1_rclk_rst_n
rf_ll_rdylst_tp_bin1_rdata
rf_ll_rdylst_tp_bin1_re
rf_ll_rdylst_tp_bin1_waddr
rf_ll_rdylst_tp_bin1_wclk
rf_ll_rdylst_tp_bin1_wclk_rst_n
rf_ll_rdylst_tp_bin1_wdata
rf_ll_rdylst_tp_bin1_we
rf_ll_rdylst_tp_bin2_raddr
rf_ll_rdylst_tp_bin2_rclk
rf_ll_rdylst_tp_bin2_rclk_rst_n
rf_ll_rdylst_tp_bin2_rdata
rf_ll_rdylst_tp_bin2_re
rf_ll_rdylst_tp_bin2_waddr
rf_ll_rdylst_tp_bin2_wclk
rf_ll_rdylst_tp_bin2_wclk_rst_n
rf_ll_rdylst_tp_bin2_wdata
rf_ll_rdylst_tp_bin2_we
rf_ll_rdylst_tp_bin3_raddr
rf_ll_rdylst_tp_bin3_rclk
rf_ll_rdylst_tp_bin3_rclk_rst_n
rf_ll_rdylst_tp_bin3_rdata
rf_ll_rdylst_tp_bin3_re
rf_ll_rdylst_tp_bin3_waddr
rf_ll_rdylst_tp_bin3_wclk
rf_ll_rdylst_tp_bin3_wclk_rst_n
rf_ll_rdylst_tp_bin3_wdata
rf_ll_rdylst_tp_bin3_we
rf_ll_rlst_cnt_raddr
rf_ll_rlst_cnt_rclk
rf_ll_rlst_cnt_rclk_rst_n
rf_ll_rlst_cnt_rdata
rf_ll_rlst_cnt_re
rf_ll_rlst_cnt_waddr
rf_ll_rlst_cnt_wclk
rf_ll_rlst_cnt_wclk_rst_n
rf_ll_rlst_cnt_wdata
rf_ll_rlst_cnt_we
rf_ll_sch_cnt_dup0_raddr
rf_ll_sch_cnt_dup0_rclk
rf_ll_sch_cnt_dup0_rclk_rst_n
rf_ll_sch_cnt_dup0_rdata
rf_ll_sch_cnt_dup0_re
rf_ll_sch_cnt_dup0_waddr
rf_ll_sch_cnt_dup0_wclk
rf_ll_sch_cnt_dup0_wclk_rst_n
rf_ll_sch_cnt_dup0_wdata
rf_ll_sch_cnt_dup0_we
rf_ll_sch_cnt_dup1_raddr
rf_ll_sch_cnt_dup1_rclk
rf_ll_sch_cnt_dup1_rclk_rst_n
rf_ll_sch_cnt_dup1_rdata
rf_ll_sch_cnt_dup1_re
rf_ll_sch_cnt_dup1_waddr
rf_ll_sch_cnt_dup1_wclk
rf_ll_sch_cnt_dup1_wclk_rst_n
rf_ll_sch_cnt_dup1_wdata
rf_ll_sch_cnt_dup1_we
rf_ll_sch_cnt_dup2_raddr
rf_ll_sch_cnt_dup2_rclk
rf_ll_sch_cnt_dup2_rclk_rst_n
rf_ll_sch_cnt_dup2_rdata
rf_ll_sch_cnt_dup2_re
rf_ll_sch_cnt_dup2_waddr
rf_ll_sch_cnt_dup2_wclk
rf_ll_sch_cnt_dup2_wclk_rst_n
rf_ll_sch_cnt_dup2_wdata
rf_ll_sch_cnt_dup2_we
rf_ll_sch_cnt_dup3_raddr
rf_ll_sch_cnt_dup3_rclk
rf_ll_sch_cnt_dup3_rclk_rst_n
rf_ll_sch_cnt_dup3_rdata
rf_ll_sch_cnt_dup3_re
rf_ll_sch_cnt_dup3_waddr
rf_ll_sch_cnt_dup3_wclk
rf_ll_sch_cnt_dup3_wclk_rst_n
rf_ll_sch_cnt_dup3_wdata
rf_ll_sch_cnt_dup3_we
rf_ll_schlst_hp_bin0_raddr
rf_ll_schlst_hp_bin0_rclk
rf_ll_schlst_hp_bin0_rclk_rst_n
rf_ll_schlst_hp_bin0_rdata
rf_ll_schlst_hp_bin0_re
rf_ll_schlst_hp_bin0_waddr
rf_ll_schlst_hp_bin0_wclk
rf_ll_schlst_hp_bin0_wclk_rst_n
rf_ll_schlst_hp_bin0_wdata
rf_ll_schlst_hp_bin0_we
rf_ll_schlst_hp_bin1_raddr
rf_ll_schlst_hp_bin1_rclk
rf_ll_schlst_hp_bin1_rclk_rst_n
rf_ll_schlst_hp_bin1_rdata
rf_ll_schlst_hp_bin1_re
rf_ll_schlst_hp_bin1_waddr
rf_ll_schlst_hp_bin1_wclk
rf_ll_schlst_hp_bin1_wclk_rst_n
rf_ll_schlst_hp_bin1_wdata
rf_ll_schlst_hp_bin1_we
rf_ll_schlst_hp_bin2_raddr
rf_ll_schlst_hp_bin2_rclk
rf_ll_schlst_hp_bin2_rclk_rst_n
rf_ll_schlst_hp_bin2_rdata
rf_ll_schlst_hp_bin2_re
rf_ll_schlst_hp_bin2_waddr
rf_ll_schlst_hp_bin2_wclk
rf_ll_schlst_hp_bin2_wclk_rst_n
rf_ll_schlst_hp_bin2_wdata
rf_ll_schlst_hp_bin2_we
rf_ll_schlst_hp_bin3_raddr
rf_ll_schlst_hp_bin3_rclk
rf_ll_schlst_hp_bin3_rclk_rst_n
rf_ll_schlst_hp_bin3_rdata
rf_ll_schlst_hp_bin3_re
rf_ll_schlst_hp_bin3_waddr
rf_ll_schlst_hp_bin3_wclk
rf_ll_schlst_hp_bin3_wclk_rst_n
rf_ll_schlst_hp_bin3_wdata
rf_ll_schlst_hp_bin3_we
rf_ll_schlst_hpnxt_bin0_raddr
rf_ll_schlst_hpnxt_bin0_rclk
rf_ll_schlst_hpnxt_bin0_rclk_rst_n
rf_ll_schlst_hpnxt_bin0_rdata
rf_ll_schlst_hpnxt_bin0_re
rf_ll_schlst_hpnxt_bin0_waddr
rf_ll_schlst_hpnxt_bin0_wclk
rf_ll_schlst_hpnxt_bin0_wclk_rst_n
rf_ll_schlst_hpnxt_bin0_wdata
rf_ll_schlst_hpnxt_bin0_we
rf_ll_schlst_hpnxt_bin1_raddr
rf_ll_schlst_hpnxt_bin1_rclk
rf_ll_schlst_hpnxt_bin1_rclk_rst_n
rf_ll_schlst_hpnxt_bin1_rdata
rf_ll_schlst_hpnxt_bin1_re
rf_ll_schlst_hpnxt_bin1_waddr
rf_ll_schlst_hpnxt_bin1_wclk
rf_ll_schlst_hpnxt_bin1_wclk_rst_n
rf_ll_schlst_hpnxt_bin1_wdata
rf_ll_schlst_hpnxt_bin1_we
rf_ll_schlst_hpnxt_bin2_raddr
rf_ll_schlst_hpnxt_bin2_rclk
rf_ll_schlst_hpnxt_bin2_rclk_rst_n
rf_ll_schlst_hpnxt_bin2_rdata
rf_ll_schlst_hpnxt_bin2_re
rf_ll_schlst_hpnxt_bin2_waddr
rf_ll_schlst_hpnxt_bin2_wclk
rf_ll_schlst_hpnxt_bin2_wclk_rst_n
rf_ll_schlst_hpnxt_bin2_wdata
rf_ll_schlst_hpnxt_bin2_we
rf_ll_schlst_hpnxt_bin3_raddr
rf_ll_schlst_hpnxt_bin3_rclk
rf_ll_schlst_hpnxt_bin3_rclk_rst_n
rf_ll_schlst_hpnxt_bin3_rdata
rf_ll_schlst_hpnxt_bin3_re
rf_ll_schlst_hpnxt_bin3_waddr
rf_ll_schlst_hpnxt_bin3_wclk
rf_ll_schlst_hpnxt_bin3_wclk_rst_n
rf_ll_schlst_hpnxt_bin3_wdata
rf_ll_schlst_hpnxt_bin3_we
rf_ll_schlst_tp_bin0_raddr
rf_ll_schlst_tp_bin0_rclk
rf_ll_schlst_tp_bin0_rclk_rst_n
rf_ll_schlst_tp_bin0_rdata
rf_ll_schlst_tp_bin0_re
rf_ll_schlst_tp_bin0_waddr
rf_ll_schlst_tp_bin0_wclk
rf_ll_schlst_tp_bin0_wclk_rst_n
rf_ll_schlst_tp_bin0_wdata
rf_ll_schlst_tp_bin0_we
rf_ll_schlst_tp_bin1_raddr
rf_ll_schlst_tp_bin1_rclk
rf_ll_schlst_tp_bin1_rclk_rst_n
rf_ll_schlst_tp_bin1_rdata
rf_ll_schlst_tp_bin1_re
rf_ll_schlst_tp_bin1_waddr
rf_ll_schlst_tp_bin1_wclk
rf_ll_schlst_tp_bin1_wclk_rst_n
rf_ll_schlst_tp_bin1_wdata
rf_ll_schlst_tp_bin1_we
rf_ll_schlst_tp_bin2_raddr
rf_ll_schlst_tp_bin2_rclk
rf_ll_schlst_tp_bin2_rclk_rst_n
rf_ll_schlst_tp_bin2_rdata
rf_ll_schlst_tp_bin2_re
rf_ll_schlst_tp_bin2_waddr
rf_ll_schlst_tp_bin2_wclk
rf_ll_schlst_tp_bin2_wclk_rst_n
rf_ll_schlst_tp_bin2_wdata
rf_ll_schlst_tp_bin2_we
rf_ll_schlst_tp_bin3_raddr
rf_ll_schlst_tp_bin3_rclk
rf_ll_schlst_tp_bin3_rclk_rst_n
rf_ll_schlst_tp_bin3_rdata
rf_ll_schlst_tp_bin3_re
rf_ll_schlst_tp_bin3_waddr
rf_ll_schlst_tp_bin3_wclk
rf_ll_schlst_tp_bin3_wclk_rst_n
rf_ll_schlst_tp_bin3_wdata
rf_ll_schlst_tp_bin3_we
rf_ll_schlst_tpprv_bin0_raddr
rf_ll_schlst_tpprv_bin0_rclk
rf_ll_schlst_tpprv_bin0_rclk_rst_n
rf_ll_schlst_tpprv_bin0_rdata
rf_ll_schlst_tpprv_bin0_re
rf_ll_schlst_tpprv_bin0_waddr
rf_ll_schlst_tpprv_bin0_wclk
rf_ll_schlst_tpprv_bin0_wclk_rst_n
rf_ll_schlst_tpprv_bin0_wdata
rf_ll_schlst_tpprv_bin0_we
rf_ll_schlst_tpprv_bin1_raddr
rf_ll_schlst_tpprv_bin1_rclk
rf_ll_schlst_tpprv_bin1_rclk_rst_n
rf_ll_schlst_tpprv_bin1_rdata
rf_ll_schlst_tpprv_bin1_re
rf_ll_schlst_tpprv_bin1_waddr
rf_ll_schlst_tpprv_bin1_wclk
rf_ll_schlst_tpprv_bin1_wclk_rst_n
rf_ll_schlst_tpprv_bin1_wdata
rf_ll_schlst_tpprv_bin1_we
rf_ll_schlst_tpprv_bin2_raddr
rf_ll_schlst_tpprv_bin2_rclk
rf_ll_schlst_tpprv_bin2_rclk_rst_n
rf_ll_schlst_tpprv_bin2_rdata
rf_ll_schlst_tpprv_bin2_re
rf_ll_schlst_tpprv_bin2_waddr
rf_ll_schlst_tpprv_bin2_wclk
rf_ll_schlst_tpprv_bin2_wclk_rst_n
rf_ll_schlst_tpprv_bin2_wdata
rf_ll_schlst_tpprv_bin2_we
rf_ll_schlst_tpprv_bin3_raddr
rf_ll_schlst_tpprv_bin3_rclk
rf_ll_schlst_tpprv_bin3_rclk_rst_n
rf_ll_schlst_tpprv_bin3_rdata
rf_ll_schlst_tpprv_bin3_re
rf_ll_schlst_tpprv_bin3_waddr
rf_ll_schlst_tpprv_bin3_wclk
rf_ll_schlst_tpprv_bin3_wclk_rst_n
rf_ll_schlst_tpprv_bin3_wdata
rf_ll_schlst_tpprv_bin3_we
rf_ll_slst_cnt_raddr
rf_ll_slst_cnt_rclk
rf_ll_slst_cnt_rclk_rst_n
rf_ll_slst_cnt_rdata
rf_ll_slst_cnt_re
rf_ll_slst_cnt_waddr
rf_ll_slst_cnt_wclk
rf_ll_slst_cnt_wclk_rst_n
rf_ll_slst_cnt_wdata
rf_ll_slst_cnt_we
rf_nalb_cmp_fifo_mem_raddr
rf_nalb_cmp_fifo_mem_rclk
rf_nalb_cmp_fifo_mem_rclk_rst_n
rf_nalb_cmp_fifo_mem_rdata
rf_nalb_cmp_fifo_mem_re
rf_nalb_cmp_fifo_mem_waddr
rf_nalb_cmp_fifo_mem_wclk
rf_nalb_cmp_fifo_mem_wclk_rst_n
rf_nalb_cmp_fifo_mem_wdata
rf_nalb_cmp_fifo_mem_we
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_raddr
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rclk_rst_n
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_rdata
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_re
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_waddr
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wclk_rst_n
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_wdata
rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_we
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_raddr
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rclk_rst_n
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_rdata
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_re
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_waddr
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wclk_rst_n
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_wdata
rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_we
rf_nalb_sel_nalb_fifo_mem_raddr
rf_nalb_sel_nalb_fifo_mem_rclk
rf_nalb_sel_nalb_fifo_mem_rclk_rst_n
rf_nalb_sel_nalb_fifo_mem_rdata
rf_nalb_sel_nalb_fifo_mem_re
rf_nalb_sel_nalb_fifo_mem_waddr
rf_nalb_sel_nalb_fifo_mem_wclk
rf_nalb_sel_nalb_fifo_mem_wclk_rst_n
rf_nalb_sel_nalb_fifo_mem_wdata
rf_nalb_sel_nalb_fifo_mem_we
rf_qed_lsp_deq_fifo_mem_raddr
rf_qed_lsp_deq_fifo_mem_rclk
rf_qed_lsp_deq_fifo_mem_rclk_rst_n
rf_qed_lsp_deq_fifo_mem_rdata
rf_qed_lsp_deq_fifo_mem_re
rf_qed_lsp_deq_fifo_mem_waddr
rf_qed_lsp_deq_fifo_mem_wclk
rf_qed_lsp_deq_fifo_mem_wclk_rst_n
rf_qed_lsp_deq_fifo_mem_wdata
rf_qed_lsp_deq_fifo_mem_we
rf_qid_aqed_active_count_mem_raddr
rf_qid_aqed_active_count_mem_rclk
rf_qid_aqed_active_count_mem_rclk_rst_n
rf_qid_aqed_active_count_mem_rdata
rf_qid_aqed_active_count_mem_re
rf_qid_aqed_active_count_mem_waddr
rf_qid_aqed_active_count_mem_wclk
rf_qid_aqed_active_count_mem_wclk_rst_n
rf_qid_aqed_active_count_mem_wdata
rf_qid_aqed_active_count_mem_we
rf_qid_atm_active_mem_raddr
rf_qid_atm_active_mem_rclk
rf_qid_atm_active_mem_rclk_rst_n
rf_qid_atm_active_mem_rdata
rf_qid_atm_active_mem_re
rf_qid_atm_active_mem_waddr
rf_qid_atm_active_mem_wclk
rf_qid_atm_active_mem_wclk_rst_n
rf_qid_atm_active_mem_wdata
rf_qid_atm_active_mem_we
rf_qid_atm_tot_enq_cnt_mem_raddr
rf_qid_atm_tot_enq_cnt_mem_rclk
rf_qid_atm_tot_enq_cnt_mem_rclk_rst_n
rf_qid_atm_tot_enq_cnt_mem_rdata
rf_qid_atm_tot_enq_cnt_mem_re
rf_qid_atm_tot_enq_cnt_mem_waddr
rf_qid_atm_tot_enq_cnt_mem_wclk
rf_qid_atm_tot_enq_cnt_mem_wclk_rst_n
rf_qid_atm_tot_enq_cnt_mem_wdata
rf_qid_atm_tot_enq_cnt_mem_we
rf_qid_atq_enqueue_count_mem_raddr
rf_qid_atq_enqueue_count_mem_rclk
rf_qid_atq_enqueue_count_mem_rclk_rst_n
rf_qid_atq_enqueue_count_mem_rdata
rf_qid_atq_enqueue_count_mem_re
rf_qid_atq_enqueue_count_mem_waddr
rf_qid_atq_enqueue_count_mem_wclk
rf_qid_atq_enqueue_count_mem_wclk_rst_n
rf_qid_atq_enqueue_count_mem_wdata
rf_qid_atq_enqueue_count_mem_we
rf_qid_dir_max_depth_mem_raddr
rf_qid_dir_max_depth_mem_rclk
rf_qid_dir_max_depth_mem_rclk_rst_n
rf_qid_dir_max_depth_mem_rdata
rf_qid_dir_max_depth_mem_re
rf_qid_dir_max_depth_mem_waddr
rf_qid_dir_max_depth_mem_wclk
rf_qid_dir_max_depth_mem_wclk_rst_n
rf_qid_dir_max_depth_mem_wdata
rf_qid_dir_max_depth_mem_we
rf_qid_dir_replay_count_mem_raddr
rf_qid_dir_replay_count_mem_rclk
rf_qid_dir_replay_count_mem_rclk_rst_n
rf_qid_dir_replay_count_mem_rdata
rf_qid_dir_replay_count_mem_re
rf_qid_dir_replay_count_mem_waddr
rf_qid_dir_replay_count_mem_wclk
rf_qid_dir_replay_count_mem_wclk_rst_n
rf_qid_dir_replay_count_mem_wdata
rf_qid_dir_replay_count_mem_we
rf_qid_dir_tot_enq_cnt_mem_raddr
rf_qid_dir_tot_enq_cnt_mem_rclk
rf_qid_dir_tot_enq_cnt_mem_rclk_rst_n
rf_qid_dir_tot_enq_cnt_mem_rdata
rf_qid_dir_tot_enq_cnt_mem_re
rf_qid_dir_tot_enq_cnt_mem_waddr
rf_qid_dir_tot_enq_cnt_mem_wclk
rf_qid_dir_tot_enq_cnt_mem_wclk_rst_n
rf_qid_dir_tot_enq_cnt_mem_wdata
rf_qid_dir_tot_enq_cnt_mem_we
rf_qid_ldb_enqueue_count_mem_raddr
rf_qid_ldb_enqueue_count_mem_rclk
rf_qid_ldb_enqueue_count_mem_rclk_rst_n
rf_qid_ldb_enqueue_count_mem_rdata
rf_qid_ldb_enqueue_count_mem_re
rf_qid_ldb_enqueue_count_mem_waddr
rf_qid_ldb_enqueue_count_mem_wclk
rf_qid_ldb_enqueue_count_mem_wclk_rst_n
rf_qid_ldb_enqueue_count_mem_wdata
rf_qid_ldb_enqueue_count_mem_we
rf_qid_ldb_inflight_count_mem_raddr
rf_qid_ldb_inflight_count_mem_rclk
rf_qid_ldb_inflight_count_mem_rclk_rst_n
rf_qid_ldb_inflight_count_mem_rdata
rf_qid_ldb_inflight_count_mem_re
rf_qid_ldb_inflight_count_mem_waddr
rf_qid_ldb_inflight_count_mem_wclk
rf_qid_ldb_inflight_count_mem_wclk_rst_n
rf_qid_ldb_inflight_count_mem_wdata
rf_qid_ldb_inflight_count_mem_we
rf_qid_ldb_replay_count_mem_raddr
rf_qid_ldb_replay_count_mem_rclk
rf_qid_ldb_replay_count_mem_rclk_rst_n
rf_qid_ldb_replay_count_mem_rdata
rf_qid_ldb_replay_count_mem_re
rf_qid_ldb_replay_count_mem_waddr
rf_qid_ldb_replay_count_mem_wclk
rf_qid_ldb_replay_count_mem_wclk_rst_n
rf_qid_ldb_replay_count_mem_wdata
rf_qid_ldb_replay_count_mem_we
rf_qid_naldb_max_depth_mem_raddr
rf_qid_naldb_max_depth_mem_rclk
rf_qid_naldb_max_depth_mem_rclk_rst_n
rf_qid_naldb_max_depth_mem_rdata
rf_qid_naldb_max_depth_mem_re
rf_qid_naldb_max_depth_mem_waddr
rf_qid_naldb_max_depth_mem_wclk
rf_qid_naldb_max_depth_mem_wclk_rst_n
rf_qid_naldb_max_depth_mem_wdata
rf_qid_naldb_max_depth_mem_we
rf_qid_naldb_tot_enq_cnt_mem_raddr
rf_qid_naldb_tot_enq_cnt_mem_rclk
rf_qid_naldb_tot_enq_cnt_mem_rclk_rst_n
rf_qid_naldb_tot_enq_cnt_mem_rdata
rf_qid_naldb_tot_enq_cnt_mem_re
rf_qid_naldb_tot_enq_cnt_mem_waddr
rf_qid_naldb_tot_enq_cnt_mem_wclk
rf_qid_naldb_tot_enq_cnt_mem_wclk_rst_n
rf_qid_naldb_tot_enq_cnt_mem_wdata
rf_qid_naldb_tot_enq_cnt_mem_we
rf_qid_rdylst_clamp_raddr
rf_qid_rdylst_clamp_rclk
rf_qid_rdylst_clamp_rclk_rst_n
rf_qid_rdylst_clamp_rdata
rf_qid_rdylst_clamp_re
rf_qid_rdylst_clamp_waddr
rf_qid_rdylst_clamp_wclk
rf_qid_rdylst_clamp_wclk_rst_n
rf_qid_rdylst_clamp_wdata
rf_qid_rdylst_clamp_we
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_raddr
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rclk_rst_n
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_rdata
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_re
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_waddr
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wclk_rst_n
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_wdata
rf_rop_lsp_reordercmp_rx_sync_fifo_mem_we
rf_send_atm_to_cq_rx_sync_fifo_mem_raddr
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk
rf_send_atm_to_cq_rx_sync_fifo_mem_rclk_rst_n
rf_send_atm_to_cq_rx_sync_fifo_mem_rdata
rf_send_atm_to_cq_rx_sync_fifo_mem_re
rf_send_atm_to_cq_rx_sync_fifo_mem_waddr
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk
rf_send_atm_to_cq_rx_sync_fifo_mem_wclk_rst_n
rf_send_atm_to_cq_rx_sync_fifo_mem_wdata
rf_send_atm_to_cq_rx_sync_fifo_mem_we
rf_uno_atm_cmp_fifo_mem_raddr
rf_uno_atm_cmp_fifo_mem_rclk
rf_uno_atm_cmp_fifo_mem_rclk_rst_n
rf_uno_atm_cmp_fifo_mem_rdata
rf_uno_atm_cmp_fifo_mem_re
rf_uno_atm_cmp_fifo_mem_waddr
rf_uno_atm_cmp_fifo_mem_wclk
rf_uno_atm_cmp_fifo_mem_wclk_rst_n
rf_uno_atm_cmp_fifo_mem_wdata
rf_uno_atm_cmp_fifo_mem_we
rop_lsp_reordercmp_data
rop_lsp_reordercmp_ready
rop_lsp_reordercmp_v
spare_lsp_qed
spare_lsp_sys
spare_qed_lsp
spare_sys_lsp

#########################################################################
# Non-standard Interfaces Ports with IfUnconnected attribute 
#########################################################################

#########################################################################
# Non-standard Interfaces Ports with user defined tags 
#########################################################################

#########################################################################
# Statistics                                                            
# Num Standard               : 0                                 
# Num AdHoc                  : 1258                               
# Num AdHoc (attribute)      : 0                          
# Num AdHoc (user tagged)    : 0                          
#########################################################################
