//DT_4266_PhyV_0xd_DBI_1_DM_1_PDDS_5_DQODT_4_SOCODT_6_ODTIMP_40_TXIMP_40_ATXIMP_40_CAODT_0x2_VCA_0x19_VDQ_0x9_CKODTEN_0x1_CSODTEN_0x1_CAODTDIS_0x0_RK_2_CH_2_ECC_0_TRAINTYPE_12_SIZE_S8GB
//2021-05-31 19:39:22
//
DDR_INFO("DT_4266_PhyV_0xd_DBI_1_DM_1_PDDS_5_DQODT_4_SOCODT_6_ODTIMP_40_TXIMP_40_ATXIMP_40_CAODT_0x2_VCA_0x19_VDQ_0x9_CKODTEN_0x1_CSODTEN_0x1_CAODTDIS_0x0_RK_2_CH_2_ECC_0_TRAINTYPE_12_SIZE_S8GB\n");
CFG_DDR_CLK(FREQ_DDR_4266);
DDR_SEQ_VERSION_PRINT(0x00010005);
//cfg_ddr_clk(4266)DDR_INFO("lpddr4 init start...");
//DDR_R32(0xf3020080);
//DDR_W32(0xf3020080, 0x31001);
//SET pwrokin_aon 1
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG1_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x1);
DDR_R32(APB_DDRCTRL_BASE+UMCTL2_REGS_STAT_OFF);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_MRCTRL0_OFF, 0x40003030);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_MRCTRL1_OFF, 0x370d5);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_MRCTRL2_OFF, 0xeb74135c);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_MSTR2_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DERATECTL_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x20);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_HWLPCTL_OFF, 0xac0002);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCCFG0_OFF, 0x53f7f50);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCCFG1_OFF, 0x7b2);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCCTL_OFF, 0x300);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCPOISONADDR0_OFF, 0x1000fc0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCPOISONADDR1_OFF, 0x20019294);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_CRCPARCTL0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_CRCPARCTL1_OFF, 0x1000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DIMMCTL_OFF, 0x20);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x41);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP0_OFF, 0x18);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP1_OFF, 0x50505);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP3_OFF, 0x3030300);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP4_OFF, 0x1f1f);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP5_OFF, 0x70f0707);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP6_OFF, 0x7070707);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP7_OFF, 0xf07);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP8_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP9_OFF, 0x7070707);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP10_OFF, 0x7070707);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADDRMAP11_OFF, 0x7);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ODTMAP_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SCHED_OFF, 0x8b9f00);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SCHED1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PERFHPR1_OFF, 0xf00003f);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PERFLPR1_OFF, 0xf0003ff);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PERFWR1_OFF, 0xf0003ff);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBGCMD_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTL_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTLSTATIC_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_OCPARCFG1_OFF, 0x844);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_POISONCFG_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ADVECCINDEX_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCPOISONPAT0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ECCPOISONPAT2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_REGPARCFG_OFF, 0x3);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_OCCAPCFG_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_OCCAPCFG1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCTRL_0_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_MSTR_OFF, 0x83080020);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DERATEEN_OFF, 0x1415);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DERATEINT_OFF, 0x439b2345);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRTMG_OFF, 0xe1102);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL0_OFF, 0x218000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL1_OFF, 0x19000a);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL3_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHTMG_OFF, 0x82012c);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHTMG1_OFF, 0x610000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT0_OFF, 0xc0030828);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT1_OFF, 0xd1000a);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT2_OFF, 0x8d05);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT3_OFF, 0x74003f);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT4_OFF, 0xf30008);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT5_OFF, 0x30007);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT6_OFF, 0x64004d);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_INIT7_OFF, 0x40000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_RANKCTL_OFF, 0xe32f);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG0_OFF, 0x2121482d);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG1_OFF, 0x90941);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG2_OFF, 0x9141c1d);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG3_OFF, 0xf0f006);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG4_OFF, 0x14040914);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG5_OFF, 0x2061111);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG6_OFF, 0x20b000a);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG7_OFF, 0x602);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG8_OFF, 0x1014501);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG9_OFF, 0x21);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG10_OFF, 0xe0007);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG11_OFF, 0x7f01001b);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG12_OFF, 0x20000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG13_OFF, 0xe100002);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG14_OFF, 0x4e1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DRAMTMG15_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ZQCTL0_OFF, 0x542d0021);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ZQCTL1_OFF, 0x3600070);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ZQCTL2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_ODTCFG_OFF, 0x6070e74);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFITMG0_OFF, 0x4a3820e);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFITMG1_OFF, 0xb0303);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFILPCFG0_OFF, 0x3c0a020);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFILPCFG1_OFF, 0x70);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIUPD0_OFF, 0x60400018);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIUPD1_OFF, 0x8000b2);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIUPD2_OFF, 0x80000000);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFITMG2_OFF, 0x230e);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFITMG3_OFF, 0x17);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBICTL_OFF, 0x7);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIPHYMSTR_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_OCPARCFG0_OFF, 0xb02003);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCCFG_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCFGR_0_OFF, 0x2b7);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCFGW_0_OFF, 0x40bb);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_OCCAPCFG_OFF, 0x10001);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_OCCAPCFG1_OFF, 0x10001);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_MP_PCFGQOS0_0_OFF, 0x1110e00);
DDR_R32(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL3_OFF);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_R32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x20);
DDR_R32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x20);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTL_OFF, 0x0);
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x0, 0x64);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x40);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x40);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x40);
CFG_RST(DDR_AXI_RSTN, 0x1);
CFG_RST(DDR_CORE_RSTN, 0x1);
DDR_W32(APB_DDRCTRL_BASE+UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL3_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x2, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x3, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DERATEEN_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_FREQ1_DERATEEN_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_FREQ2_DERATEEN_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_FREQ3_DERATEEN_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTL_OFF, 0x0, 0x1, 0x0);
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x0, 0x3e8);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x8, 0x5, 0x0);
DDR_INFO("TYPE: lpddr4x 4266, train1d2d with ca, seta, dm, dbi");
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B0_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B1_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B0_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B1_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B0_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B1_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B0_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B1_P0_OFF, 0x55f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQ0LNSEL_OFF, 0x7);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQ1LNSEL_OFF, 0x6);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQ2LNSEL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQ3LNSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQ4LNSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQ5LNSEL_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQ6LNSEL_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQ7LNSEL_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQ0LNSEL_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQ1LNSEL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQ2LNSEL_OFF, 0x6);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQ3LNSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQ4LNSEL_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQ5LNSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQ6LNSEL_OFF, 0x7);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQ7LNSEL_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQ0LNSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQ1LNSEL_OFF, 0x7);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQ2LNSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQ3LNSEL_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQ4LNSEL_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQ5LNSEL_OFF, 0x6);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQ6LNSEL_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQ7LNSEL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQ0LNSEL_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQ1LNSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQ2LNSEL_OFF, 0x6);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQ3LNSEL_OFF, 0x7);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQ4LNSEL_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQ5LNSEL_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQ6LNSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQ7LNSEL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB0_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB1_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB2_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB3_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB4_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB5_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB6_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB7_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB8_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB9_ATXSLEWRATE_OFF, 0x19f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PLLCTRL2_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_ARDPTRINITVAL_P0_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BGPR4_P0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DQSPREAMBLECONTROL_P0_OFF, 0x1a3);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DBYTEDLLMODECNTRL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DLLLOCKPARAM_P0_OFF, 0x212);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DLLGAINCTL_P0_OFF, 0x61);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PROCODTTIMECTL_P0_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB0_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB1_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB2_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB3_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB4_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB5_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB6_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB7_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB8_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ANIB9_ATXIMPEDANCE_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIMODE_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFICAMODE_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALDRVSTR0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALVREFS_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALUCLKINFO_P0_OFF, 0x42b);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALRATE_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_VREFINGLOBAL_P0_OFF, 0xac);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFF, 0x5a1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQRATIO_P0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_TRISTATEMODECA_P0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT2_OFF, 0x4444);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT3_OFF, 0x8888);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT4_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT5_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT6_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DFIFREQXLAT7_OFF, 0xf000);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_MASTERX4CONFIG_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DMIPINPRESENT_P0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_ACX4ANIBDIS_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PLLCTRL1_P0_OFF, 0x20);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PLLTESTMODE_P0_OFF, 0x124);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_MEMRESETL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(ICCM, DDRPHY_FW_LPDDR4X_1D);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(DCCM, DDRPHY_FW_LPDDR4X_1D);
DDR_INFO("LPDDR4X_DT_4266_TRAIN1D2D_WITH_CA_SETA_DM_DBI: set_msgblock");
DDR_W32(APB_DDRPHY_BASE+0x54000*4, 0x20);
DDR_W32(APB_DDRPHY_BASE+0x54001*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54002*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54003*4, 0x10aa);
DDR_W32(APB_DDRPHY_BASE+0x54004*4, 0x2);
DDR_W32(APB_DDRPHY_BASE+0x54005*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54006*4, 0xd);
DDR_W32(APB_DDRPHY_BASE+0x54007*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54008*4, 0x131f);
DDR_W32(APB_DDRPHY_BASE+0x54009*4, 0x4);
DDR_W32(APB_DDRPHY_BASE+0x5400a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400b*4, 0x2);
DDR_W32(APB_DDRPHY_BASE+0x5400c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400f*4, 0x100);
DDR_W32(APB_DDRPHY_BASE+0x54010*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54011*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54012*4, 0x310);
DDR_W32(APB_DDRPHY_BASE+0x54013*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54014*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54015*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54016*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54017*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54018*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54019*4, 0x3f74);
DDR_W32(APB_DDRPHY_BASE+0x5401a*4, 0xe9);
DDR_W32(APB_DDRPHY_BASE+0x5401b*4, 0x1924);
DDR_W32(APB_DDRPHY_BASE+0x5401c*4, 0x908);
DDR_W32(APB_DDRPHY_BASE+0x5401d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5401e*4, 0x1e);
DDR_W32(APB_DDRPHY_BASE+0x5401f*4, 0x3f74);
DDR_W32(APB_DDRPHY_BASE+0x54020*4, 0xe9);
DDR_W32(APB_DDRPHY_BASE+0x54021*4, 0x1924);
DDR_W32(APB_DDRPHY_BASE+0x54022*4, 0x908);
DDR_W32(APB_DDRPHY_BASE+0x54023*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54024*4, 0x3e);
DDR_W32(APB_DDRPHY_BASE+0x54025*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54026*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54027*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54028*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54029*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402b*4, 0x1000);
DDR_W32(APB_DDRPHY_BASE+0x5402c*4, 0x3);
DDR_W32(APB_DDRPHY_BASE+0x5402d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54030*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54031*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54032*4, 0x7400);
DDR_W32(APB_DDRPHY_BASE+0x54033*4, 0xe93f);
DDR_W32(APB_DDRPHY_BASE+0x54034*4, 0x2400);
DDR_W32(APB_DDRPHY_BASE+0x54035*4, 0x819);
DDR_W32(APB_DDRPHY_BASE+0x54036*4, 0x9);
DDR_W32(APB_DDRPHY_BASE+0x54037*4, 0x1e00);
DDR_W32(APB_DDRPHY_BASE+0x54038*4, 0x7400);
DDR_W32(APB_DDRPHY_BASE+0x54039*4, 0xe93f);
DDR_W32(APB_DDRPHY_BASE+0x5403a*4, 0x2400);
DDR_W32(APB_DDRPHY_BASE+0x5403b*4, 0x819);
DDR_W32(APB_DDRPHY_BASE+0x5403c*4, 0x9);
DDR_W32(APB_DDRPHY_BASE+0x5403d*4, 0x3e00);
DDR_W32(APB_DDRPHY_BASE+0x5403e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5403f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54040*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54041*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54042*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54043*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54044*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x0);
DDRPHY_WAITFWDONE(DDRPHY_FW_LPDDR4X_1D);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
dwc_ddrphy_phyinit_userCustom_H_readMsgBlock(0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(ICCM, DDRPHY_FW_LPDDR4X_2D);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(DCCM, DDRPHY_FW_LPDDR4X_2D);
DDR_INFO("LPDDR4X_DT_4266_TRAIN1D2D_WITH_CA_SETA_DM_DBI: set_msgblock_2d");
DDR_W32(APB_DDRPHY_BASE+0x54000*4, 0x20);
DDR_W32(APB_DDRPHY_BASE+0x54001*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54002*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54003*4, 0x10aa);
DDR_W32(APB_DDRPHY_BASE+0x54004*4, 0x2);
DDR_W32(APB_DDRPHY_BASE+0x54005*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54006*4, 0xd);
DDR_W32(APB_DDRPHY_BASE+0x54007*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54008*4, 0x61);
DDR_W32(APB_DDRPHY_BASE+0x54009*4, 0x4);
DDR_W32(APB_DDRPHY_BASE+0x5400a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400b*4, 0x2);
DDR_W32(APB_DDRPHY_BASE+0x5400c*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5400f*4, 0x100);
DDR_W32(APB_DDRPHY_BASE+0x54010*4, 0x8020);
DDR_W32(APB_DDRPHY_BASE+0x54011*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54012*4, 0x310);
DDR_W32(APB_DDRPHY_BASE+0x54013*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54014*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54015*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54016*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54017*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54018*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54019*4, 0x3f74);
DDR_W32(APB_DDRPHY_BASE+0x5401a*4, 0xe9);
DDR_W32(APB_DDRPHY_BASE+0x5401b*4, 0x1924);
DDR_W32(APB_DDRPHY_BASE+0x5401c*4, 0x908);
DDR_W32(APB_DDRPHY_BASE+0x5401d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5401e*4, 0x1e);
DDR_W32(APB_DDRPHY_BASE+0x5401f*4, 0x3f74);
DDR_W32(APB_DDRPHY_BASE+0x54020*4, 0xe9);
DDR_W32(APB_DDRPHY_BASE+0x54021*4, 0x1924);
DDR_W32(APB_DDRPHY_BASE+0x54022*4, 0x908);
DDR_W32(APB_DDRPHY_BASE+0x54023*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54024*4, 0x3e);
DDR_W32(APB_DDRPHY_BASE+0x54025*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54026*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54027*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54028*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54029*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402a*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402b*4, 0x1000);
DDR_W32(APB_DDRPHY_BASE+0x5402c*4, 0x3);
DDR_W32(APB_DDRPHY_BASE+0x5402d*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5402f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54030*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54031*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54032*4, 0x7400);
DDR_W32(APB_DDRPHY_BASE+0x54033*4, 0xe93f);
DDR_W32(APB_DDRPHY_BASE+0x54034*4, 0x2400);
DDR_W32(APB_DDRPHY_BASE+0x54035*4, 0x819);
DDR_W32(APB_DDRPHY_BASE+0x54036*4, 0x9);
DDR_W32(APB_DDRPHY_BASE+0x54037*4, 0x1e00);
DDR_W32(APB_DDRPHY_BASE+0x54038*4, 0x7400);
DDR_W32(APB_DDRPHY_BASE+0x54039*4, 0xe93f);
DDR_W32(APB_DDRPHY_BASE+0x5403a*4, 0x2400);
DDR_W32(APB_DDRPHY_BASE+0x5403b*4, 0x819);
DDR_W32(APB_DDRPHY_BASE+0x5403c*4, 0x9);
DDR_W32(APB_DDRPHY_BASE+0x5403d*4, 0x3e00);
DDR_W32(APB_DDRPHY_BASE+0x5403e*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x5403f*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54040*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54041*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54042*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54043*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+0x54044*4, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x0);
DDRPHY_WAITFWDONE(DDRPHY_FW_LPDDR4X_2D);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S1_OFF, 0x400);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S2_OFF, 0x10e);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S1_OFF, 0x480);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S1_OFF, 0x448);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S2_OFF, 0x139);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S1_OFF, 0x478);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S1_OFF, 0xe8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S0_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S2_OFF, 0x139);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S1_OFF, 0x7c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S2_OFF, 0x139);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S0_OFF, 0x44);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S0_OFF, 0x14f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S1_OFF, 0x630);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S0_OFF, 0x47);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S0_OFF, 0x4f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S2_OFF, 0x179);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S1_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S1_OFF, 0x45a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S2_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S1_OFF, 0x448);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S0_OFF, 0x40);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S2_OFF, 0x179);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S1_OFF, 0x618);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S0_OFF, 0x40c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S2_OFF, 0x48);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S0_OFF, 0x4040);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S2_OFF, 0x48);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S0_OFF, 0x40);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S2_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S2_OFF, 0x78);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S0_OFF, 0x549);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S0_OFF, 0xd49);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S0_OFF, 0x94a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S0_OFF, 0x441);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S0_OFF, 0x42);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S1_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S0_OFF, 0xa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S0_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S1_OFF, 0x3c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S0_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S1_OFF, 0x3c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S1_OFF, 0x3c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S2_OFF, 0x48);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S2_OFF, 0x58);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S0_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S1_OFF, 0x7c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X0_OFF, 0x811);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X0_OFF, 0x880);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X1_OFF, 0x4008);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X1_OFF, 0x83);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X1_OFF, 0x4f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X2_OFF, 0x4040);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X2_OFF, 0x83);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X2_OFF, 0x51);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X2_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X3_OFF, 0x811);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X3_OFF, 0x880);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X3_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X3_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X4_OFF, 0x720);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X4_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X4_OFF, 0x1740);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X4_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X5_OFF, 0x16);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X5_OFF, 0x83);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X5_OFF, 0x4b);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X5_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X6_OFF, 0x716);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X6_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X6_OFF, 0x2001);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X6_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X7_OFF, 0x716);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X7_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X7_OFF, 0x2800);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X7_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X8_OFF, 0x716);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X8_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X8_OFF, 0xf00);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X8_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X9_OFF, 0x720);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X9_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X9_OFF, 0x1400);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X9_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X10_OFF, 0xe08);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X10_OFF, 0xc15);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X10_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X10_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X11_OFF, 0x625);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X11_OFF, 0x15);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X11_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X11_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X12_OFF, 0x4028);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X12_OFF, 0x80);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X12_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X12_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X13_OFF, 0xe08);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X13_OFF, 0xc1a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X13_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X13_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X14_OFF, 0x625);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X14_OFF, 0x1a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X14_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X14_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X15_OFF, 0x4040);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X15_OFF, 0x80);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X15_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X15_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X16_OFF, 0x2604);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X16_OFF, 0x15);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X16_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X16_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X17_OFF, 0x708);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X17_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X17_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X17_OFF, 0x2002);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X18_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X18_OFF, 0x80);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X18_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X18_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X19_OFF, 0x2604);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X19_OFF, 0x1a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X19_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X19_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X20_OFF, 0x708);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X20_OFF, 0xa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X20_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X20_OFF, 0x2002);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X21_OFF, 0x4040);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X21_OFF, 0x80);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X21_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X21_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X22_OFF, 0x60a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X22_OFF, 0x15);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X22_OFF, 0x1200);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X22_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X23_OFF, 0x61a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X23_OFF, 0x15);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X23_OFF, 0x1300);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X23_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X24_OFF, 0x60a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X24_OFF, 0x1a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X24_OFF, 0x1200);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X24_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X25_OFF, 0x642);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X25_OFF, 0x1a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X25_OFF, 0x1300);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X25_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ0X26_OFF, 0x4808);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ1X26_OFF, 0x880);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ2X26_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMSEQ3X26_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S1_OFF, 0x790);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S2_OFF, 0x11a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S1_OFF, 0x7aa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S2_OFF, 0x2a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S1_OFF, 0x7b2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S2_OFF, 0x2a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S1_OFF, 0x2a8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S2_OFF, 0x129);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S1_OFF, 0x370);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S2_OFF, 0x129);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S0_OFF, 0xa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S1_OFF, 0x3c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S2_OFF, 0x1a9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S0_OFF, 0xc);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S2_OFF, 0x199);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S0_OFF, 0x14);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S1_OFF, 0x790);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S2_OFF, 0x11a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S2_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S0_OFF, 0xe);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S2_OFF, 0x199);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S1_OFF, 0x8568);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S2_OFF, 0x108);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B54S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B54S1_OFF, 0x790);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B54S2_OFF, 0x16a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B55S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B55S1_OFF, 0x1d8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B55S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B56S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B56S1_OFF, 0x8558);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B56S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B57S0_OFF, 0x70);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B57S1_OFF, 0x788);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B57S2_OFF, 0x16a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B58S0_OFF, 0x1ff8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B58S1_OFF, 0x85a8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B58S2_OFF, 0x1e8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B59S0_OFF, 0x50);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B59S1_OFF, 0x798);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B59S2_OFF, 0x16a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B60S0_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B60S1_OFF, 0x7a0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B60S2_OFF, 0x16a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B61S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B61S1_OFF, 0x8310);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B61S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B62S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B62S1_OFF, 0xa310);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B62S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B63S0_OFF, 0xa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B63S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B63S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B64S0_OFF, 0x6e);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B64S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B64S2_OFF, 0x68);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B65S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B65S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B65S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B66S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B66S1_OFF, 0x8310);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B66S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B67S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B67S1_OFF, 0xa310);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B67S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B68S0_OFF, 0x1ff8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B68S1_OFF, 0x85a8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B68S2_OFF, 0x1e8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B69S0_OFF, 0x68);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B69S1_OFF, 0x798);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B69S2_OFF, 0x16a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B70S0_OFF, 0x78);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B70S1_OFF, 0x7a0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B70S2_OFF, 0x16a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B71S0_OFF, 0x68);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B71S1_OFF, 0x790);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B71S2_OFF, 0x16a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B72S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B72S1_OFF, 0x8b10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B72S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B73S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B73S1_OFF, 0xab10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B73S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B74S0_OFF, 0xa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B74S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B74S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B75S0_OFF, 0x58);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B75S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B75S2_OFF, 0x68);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B76S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B76S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B76S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B77S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B77S1_OFF, 0x8b10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B77S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B78S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B78S1_OFF, 0xab10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B78S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B79S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B79S1_OFF, 0x1d8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B79S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B80S0_OFF, 0x80);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B80S1_OFF, 0x790);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B80S2_OFF, 0x16a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B81S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B81S1_OFF, 0x7aa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B81S2_OFF, 0x6a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B82S0_OFF, 0xa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B82S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B82S2_OFF, 0x1e9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B83S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B83S1_OFF, 0x8080);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B83S2_OFF, 0x108);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B84S0_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B84S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B84S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B85S0_OFF, 0xc);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B85S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B85S2_OFF, 0x68);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B86S0_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B86S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B86S2_OFF, 0x1a9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B87S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B87S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B87S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B88S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B88S1_OFF, 0x8080);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B88S2_OFF, 0x108);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B89S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B89S1_OFF, 0x7aa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B89S2_OFF, 0x6a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B90S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B90S1_OFF, 0x8568);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B90S2_OFF, 0x108);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B91S0_OFF, 0xb7);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B91S1_OFF, 0x790);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B91S2_OFF, 0x16a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B92S0_OFF, 0x1f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B92S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B92S2_OFF, 0x68);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B93S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B93S1_OFF, 0x8558);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B93S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B94S0_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B94S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B94S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B95S0_OFF, 0xd);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B95S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B95S2_OFF, 0x68);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B96S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B96S1_OFF, 0x408);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B96S2_OFF, 0x169);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B97S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B97S1_OFF, 0x8558);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B97S2_OFF, 0x168);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B98S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B98S1_OFF, 0x3c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B98S2_OFF, 0x1a9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B99S0_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B99S1_OFF, 0x370);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B99S2_OFF, 0x129);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B100S0_OFF, 0x20);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B100S1_OFF, 0x2aa);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B100S2_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B101S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B101S1_OFF, 0x400);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B101S2_OFF, 0x10e);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B102S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B102S1_OFF, 0xe8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B102S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B103S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B103S1_OFF, 0x8140);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B103S2_OFF, 0x10c);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B104S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B104S1_OFF, 0x8138);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B104S2_OFF, 0x10c);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B105S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B105S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B105S2_OFF, 0x101);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B106S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B106S1_OFF, 0x448);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B106S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B107S0_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B107S1_OFF, 0x7c0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B107S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B108S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B108S1_OFF, 0xe8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B108S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B109S0_OFF, 0x47);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B109S1_OFF, 0x630);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B109S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B110S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B110S1_OFF, 0x618);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B110S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B111S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B111S1_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B111S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B112S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B112S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B112S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B113S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B113S1_OFF, 0x8140);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B113S2_OFF, 0x10c);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B114S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B114S1_OFF, 0x478);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B114S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B115S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B115S1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B115S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B116S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B116S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B116S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B117S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B117S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQUENCEREG0B117S2_OFF, 0x101);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S2_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_SEQUENCEROVERRIDE_OFF, 0x400);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_STARTVECTOR0B0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_STARTVECTOR0B8_OFF, 0x29);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_STARTVECTOR0B15_OFF, 0x6a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL1_OFF, 0x101);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL2_OFF, 0x105);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL3_OFF, 0x107);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL4_OFF, 0x10f);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL5_OFF, 0x202);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL6_OFF, 0x20a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMCSMAPCTRL7_OFF, 0x20b);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_DBYTEDLLMODECNTRL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_SEQ0BDLY0_P0_OFF, 0x85);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_SEQ0BDLY1_P0_OFF, 0x10a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_SEQ0BDLY2_P0_OFF, 0xa6a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_SEQ0BDLY3_P0_OFF, 0x2c);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG1_OFF, 0x173);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG2_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG3_OFF, 0x6110);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG4_OFF, 0x2152);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG5_OFF, 0xdfbd);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG6_OFF, 0x2060);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG7_OFF, 0x6152);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PPTTRAINSETUP_P0_OFF, 0x5a);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_PPTTRAINSETUP2_P0_OFF, 0x3);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X0_P0_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X0_P0_OFF, 0x12);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X1_P0_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X1_P0_OFF, 0x12);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMPLAYBACK0X2_P0_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMPLAYBACK1X2_P0_OFF, 0x12);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_ACSM0_ACSMCTRL13_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSMBYTE1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSMBYTE2_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSMBYTE3_OFF, 0x180);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSMBYTE5_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TRAININGPARAM_OFF, 0x6209);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSM0_I0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSM2_I1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSM2_I2_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSM2_I3_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSM2_I4_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSM2_I5_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSM2_I6_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSM2_I7_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE0_TSM2_I8_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSMBYTE1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSMBYTE2_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSMBYTE3_OFF, 0x180);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSMBYTE5_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TRAININGPARAM_OFF, 0x6209);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSM0_I0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSM2_I1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSM2_I2_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSM2_I3_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSM2_I4_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSM2_I5_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSM2_I6_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSM2_I7_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE1_TSM2_I8_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSMBYTE1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSMBYTE2_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSMBYTE3_OFF, 0x180);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSMBYTE5_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TRAININGPARAM_OFF, 0x6209);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSM0_I0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSM2_I1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSM2_I2_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSM2_I3_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSM2_I4_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSM2_I5_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSM2_I6_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSM2_I7_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE2_TSM2_I8_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSMBYTE1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSMBYTE2_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSMBYTE3_OFF, 0x180);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSMBYTE5_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TRAININGPARAM_OFF, 0x6209);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSM0_I0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSM2_I1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSM2_I2_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSM2_I3_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSM2_I4_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSM2_I5_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSM2_I6_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSM2_I7_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DBYTE3_TSM2_I8_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALZAP_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_MASTER0_CALRATE_OFF, 0x19);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_DRTUB0_UCCLKHCLKENABLES_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE+DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x5, 0x1, 0x1);
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFISTAT_OFF, 0x1, 0x1, 0x3e8);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x5, 0x1, 0x0);
timing_reg_update_after_training();
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DFIMISC_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x5, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWCTL_OFF, 0x0, 0x1, 0x1);
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x1, 0x3e8);
DDR_POLL_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_STAT_OFF, 0x7, 0x1, 0x3e8);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_RFSHCTL3_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_DERATEEN_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_FREQ1_DERATEEN_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_FREQ2_DERATEEN_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_FREQ3_DERATEEN_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_REGS_PWRCTL_OFF, 0x3, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE+UMCTL2_MP_PCTRL_0_OFF, 0x0, 0x1, 0x1);
DDR_INFO("lpddr4 init done.");
//WR_RD_DDR_CHECK();
//SYS_TB_CTRL_STOP_SIM: 
