# Thu May 25 13:14:20 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 067R, Built Mar  9 2023 04:11:46, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 139MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 139MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 139MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)


@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Found compile point of type hard on View view:COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":64:7:64:91|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":64:7:64:77|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":64:7:64:82|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog) 
@N: MF104 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":49:7:49:70|Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Thu May 25 13:14:22 2023
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0 as a separate process
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32 as a separate process
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1 as a separate process
Mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c as a separate process
MCP Status: 4 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":64:7:64:91|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 183MB peak: 183MB)

@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 186MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[52] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 204MB peak: 204MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Removing sequential instance dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 206MB peak: 206MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 213MB peak: 256MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 214MB peak: 256MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 256MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 256MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 216MB peak: 256MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 255MB peak: 256MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:12s		     0.94ns		2145 /      1025

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 255MB peak: 256MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 255MB peak: 256MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1
Mapping BaseDesign as a separate process
MCP Status: 4 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\basedesign\basedesign.v":9:7:9:16|Mapping Top level view:work.BaseDesign(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 218MB peak: 232MB)

@N: MO111 :|Tristate driver DRV_TDO_t (in view: work.MIV_RV32IMA_L1_AHB_C0(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":196:31:196:42|Tristate driver BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) on net BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":32:8:32:11|Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":31:8:31:13|Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":190:8:190:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":183:8:183:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":176:8:176:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v":169:8:169:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 221MB peak: 232MB)

Encoding state machine slavestage_7.slave_arbiter.arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine slavestage_8.slave_arbiter.arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine ahbcurr_state[2:0] (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":567:25:567:81|Found 11 by 11 bit equality operator ('==') genblk1\.un1_genblk1\.wrap_cond_2 (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog))
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":653:9:653:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":653:9:653:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[5] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.HSIZE_d[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance Count[31:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance PreScale[9:0] 

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 223MB peak: 232MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":653:9:653:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[6] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Removing instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 230MB peak: 232MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 231MB peak: 232MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":548:9:548:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 231MB peak: 232MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 232MB peak: 232MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":548:9:548:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.wrap_cond[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 232MB peak: 232MB)


Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 232MB peak: 232MB)


Finished technology mapping (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 260MB peak: 260MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		   -32.02ns		1528 /      1043
   2		0h:00m:18s		   -32.02ns		1520 /      1043

   3		0h:00m:19s		   -32.02ns		1520 /      1043


   4		0h:00m:19s		   -32.02ns		1520 /      1043

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 261MB peak: 261MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 262MB peak: 262MB)


Finished mapping BaseDesign
Mapping COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s as a separate process
MCP Status: 4 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":64:7:64:77|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 183MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)

Encoding state machine MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[6:0] (in view: work.BaseDesign(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: FX493 |Applying initial value "0" on instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state_i[0].
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1820:19:1820:37|Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1583 (in view: work.BaseDesign(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1764:19:1764:37|Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1527 (in view: work.BaseDesign(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1755:25:1755:44|Found 26 by 26 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.lrscAddrMatch (in view: work.BaseDesign(verilog))
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|RAM _T_1151_1[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|RAM _T_1151[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: FX493 |Applying initial value "0" on instance state_i[0].
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 

Starting factoring (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 197MB peak: 197MB)


Finished factoring (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 220MB peak: 220MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[4] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[6] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[7] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: FF150 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v":289:35:289:52|Multiplier div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 236MB peak: 272MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[26] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[30] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[11] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[12] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[13] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[14] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[15] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[16] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[17] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[18] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[19] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[20] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[21] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[22] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[23] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[24] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[25] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[5] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[7] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[8] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[9] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing sequential instance wb_reg_cause[10] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 236MB peak: 272MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 236MB peak: 272MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 236MB peak: 272MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Removing sequential instance csr.reg_mcause[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:36s; Memory used current: 237MB peak: 272MB)


Finished technology mapping (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 246MB peak: 307MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:41s		     4.19ns		3592 /      1573

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 252MB peak: 307MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:44s; Memory used current: 253MB peak: 307MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0
MCP Status: 3 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":49:7:49:70|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 206MB peak: 212MB)

@N: MO111 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 213MB peak: 213MB)

Encoding state machine CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15:0] (in view: work.BaseDesign(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.ahbToApbSMState[4:0] (in view: work.BaseDesign(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.penableSchedulerState[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15:0] (in view: work.BaseDesign(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.ahbcurr_state[2:0] (in view: work.BaseDesign(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[0] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param[15:0] is 2 words by 16 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[15].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[8:0] is 2 words by 9 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[8].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[21:0] is 2 words by 22 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[21].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[21].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_opcode[38:0] is 2 words by 39 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[5].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[9:0] is 2 words by 10 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] is 2 words by 31 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] is 2 words by 5 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] is 2 words by 2 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
Encoding state machine dmInner.dmInner.ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[38:0] is 2 words by 39 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 237MB peak: 237MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 251MB peak: 251MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":401:2:401:7|Removing sequential instance ChiselTop0.error._T_387_0 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram1_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram0_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 256MB peak: 291MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_sram_ahb_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v":548:9:548:14|Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 259MB peak: 291MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 262MB peak: 291MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 262MB peak: 291MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_10.v":210:2:210:7|Removing sequential instance ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.ram_extra\[0\][6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1232 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1008 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_784 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 262MB peak: 291MB)


Finished technology mapping (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 288MB peak: 324MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:40s		   -32.02ns		4677 /      2787
   2		0h:00m:41s		   -32.02ns		4662 /      2787

   3		0h:00m:42s		   -32.02ns		4662 /      2787


   4		0h:00m:43s		   -32.02ns		4662 /      2787

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 290MB peak: 324MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 290MB peak: 324MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32
MCP Status: 2 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Mapping Compile point view:COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 190MB peak: 191MB)

@W: BN114 :|Removing instance CP_fanout_cell_COREAHBLITE_LIB_COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s_verilog_0_inst (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_COREAHBLITE_LIB_COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s_verilog_0_0_inst (in view: work.BaseDesign(verilog)) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 192MB peak: 192MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[10] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[11] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[16] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 193MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance slavestage_8.masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance slavestage_8.masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 195MB peak: 195MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[10] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_8.slave_arbiter.arbRegSMCurrentState[2] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":84:4:84:9|Removing sequential instance slavestage_8.masterDataInProg[0] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 195MB peak: 195MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\actel\directcore\coreahblite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance slavestage_8.slave_arbiter.arbRegSMCurrentState[1] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 196MB peak: 196MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 197MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 197MB)


Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 197MB peak: 197MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 205MB peak: 205MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		     2.52ns		 696 /       327

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 205MB peak: 205MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 205MB peak: 205MB)


Finished mapping COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s
MCP Status: 1 jobs running

@N: MF106 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v":64:7:64:82|Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 197MB peak: 198MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 201MB peak: 201MB)

@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[14:0] is 2 words by 15 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[14].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode[29:0] is 2 words by 30 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[21].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[22].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[23].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[24].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[25].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[26].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[27].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[28].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[29].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[9].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[10].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[11].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[12].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[13].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[14].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[15].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[16].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[17].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[18].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[19].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[20].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[21].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[22].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[23].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[24].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[25].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[26].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[27].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[28].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[29].
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[8:0] is 2 words by 9 bits.
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[2].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[3].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[4].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[7].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[8].
@N: FX493 |Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error is 2 words by 1 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.
@N: MF135 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] is 2 words by 32 bits.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance lrscCount[4:0] 
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1764:19:1764:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1820:19:1820:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1755:25:1755:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1929:18:1929:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))
@N: MF179 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":329:18:329:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog))
Encoding state machine div.state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001

Starting factoring (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 211MB peak: 211MB)

@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v":100:0:100:5|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.flag_check because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":487:2:487:7|Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.s1_valid because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 226MB peak: 226MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 226MB peak: 238MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 228MB peak: 238MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:45s; Memory used current: 229MB peak: 238MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 229MB peak: 238MB)


Finished preparing to map (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 230MB peak: 238MB)

@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[3] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.
@N: BN362 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Removing sequential instance dcache.release_state[6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 261MB peak: 302MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:51s		     3.78ns		4164 /      2321

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 264MB peak: 302MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 265MB peak: 302MB)


Finished mapping MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c
Multiprocessing finished at : Thu May 25 13:15:20 2023
Multiprocessing took 0h:00m:57s realtime, 0h:00m:03s cputime

Summary of Compile Points :
*************************** 
Name                                                          Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1     Mapped     No database     Thu May 25 13:14:23 2023     Thu May 25 13:14:38 2023     0h:00m:14s     0h:00m:15s     No            
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c       Mapped     No database     Thu May 25 13:14:24 2023     Thu May 25 13:15:19 2023     0h:00m:55s     0h:00m:54s     No            
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0     Mapped     No database     Thu May 25 13:14:22 2023     Thu May 25 13:15:09 2023     0h:00m:46s     0h:00m:45s     No            
MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32        Mapped     No database     Thu May 25 13:14:23 2023     Thu May 25 13:15:11 2023     0h:00m:48s     0h:00m:47s     No            
COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s                   Mapped     No database     Thu May 25 13:15:04 2023     Thu May 25 13:15:15 2023     0h:00m:10s     0h:00m:10s     No            
BaseDesign                                                    Mapped     No database     Thu May 25 13:14:40 2023     Thu May 25 13:15:02 2023     0h:00m:22s     0h:00m:22s     No            
===============================================================================================================================================================================================
Total number of compile points: 6
===================================

Links to Compile point Reports:
******************************
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s\COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\BaseDesign\BaseDesign.srr"
@L: "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1\MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:05s; Memory used current: 223MB peak: 224MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:06s; Memory used current: 255MB peak: 255MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 5496 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 313 clock pin(s) of sequential element(s)
0 instances converted, 313 sequential instances remain driven by gated/generated clocks

=================================================================================================== Non-Gated/Non-Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element                                                                           Drive Element Type           Fanout     Sample Instance                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                        17         CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.count[0]
@K:CKID0004       SYS_CLK                                                                                   clock definition on port     5479       CoreTimer_C0_0.CoreTimer_C0_0.iPRDATA[22]                                         
======================================================================================================================================================================================================================================
========================================================================================================================================= Gated/Generated Clocks =========================================================================================================================================
Clock Tree ID     Driving Element                                                                        Drive Element Type     Fanout     Sample Instance                                                                                         Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.TCK                                    port                   171        MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]                        No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.io_dmi_dmiClock     port                   142        MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.mem_0_hartsel[0]     No gated clock conversion method for cell cell:ACG4.SLE
==========================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:06s; Memory used current: 257MB peak: 257MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:06s; Memory used current: 257MB peak: 258MB)


Start Writing Netlists (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:00m:07s; Memory used current: 150MB peak: 258MB)

Writing Analyst data base C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synwork\BaseDesign_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:00m:10s; Memory used current: 233MB peak: 258MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :"c:/esip_projects/fpga_bu_esip/gh-libsd-pf-eval/libero_projects/miv_legacy_cfg2_bd/designer/basedesign/synthesis.fdc":15:0:15:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:00m:15s; Memory used current: 229MB peak: 258MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:00m:15s; Memory used current: 229MB peak: 258MB)


Start final timing analysis (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:00m:16s; Memory used current: 226MB peak: 258MB)

@W: MT246 :"c:\esip_projects\fpga_bu_esip\gh-libsd-pf-eval\libero_projects\miv_legacy_cfg2_bd\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock SYS_CLK with period 20.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z9|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.N_2.


##### START OF TIMING REPORT #####[
# Timing report written on Thu May 25 13:15:31 2023
#


Top view:               BaseDesign
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\designer\BaseDesign\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: -32.101

                                        Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_Z9|N_2_inferred_clock     100.0 MHz     13.5 MHz      10.000        74.203        -32.101     inferred     Inferred_clkgroup_0_2
SYS_CLK                                 50.0 MHz      40.7 MHz      20.000        24.556        -4.556      declared     async1_1             
TCK                                     6.0 MHz       NA            166.670       NA            NA          declared     async1_2             
System                                  100.0 MHz     26.3 MHz      10.000        38.033        -28.033     system       system_clkgroup      
==============================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               SYS_CLK                              |  20.000      18.761   |  No paths    -      |  No paths    -      |  No paths    -      
System                               COREJTAGDEBUG_Z9|N_2_inferred_clock  |  10.000      -28.033  |  No paths    -      |  10.000      7.847  |  No paths    -      
SYS_CLK                              SYS_CLK                              |  20.000      -4.556   |  No paths    -      |  No paths    -      |  No paths    -      
SYS_CLK                              COREJTAGDEBUG_Z9|N_2_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock  System                               |  10.000      8.633    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock  SYS_CLK                              |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z9|N_2_inferred_clock  COREJTAGDEBUG_Z9|N_2_inferred_clock  |  10.000      5.388    |  10.000      7.490  |  5.000       2.003  |  5.000       -32.101
====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port     Starting             User           Arrival     Required           
Name     Reference            Constraint     Time        Time         Slack 
         Clock                                                              
----------------------------------------------------------------------------
RX       SYS_CLK (rising)     20.000         20.000      18.192       -1.808
SW_7     SYS_CLK (rising)     20.000         20.000      18.192       -1.808
SW_8     SYS_CLK (rising)     20.000         20.000      18.192       -1.808
============================================================================


Output Ports: 

Port      Starting             User                       Arrival     Required           
Name      Reference            Constraint                 Time        Time         Slack 
          Clock                                                                          
-----------------------------------------------------------------------------------------
LED_4     SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
LED_5     SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
LED_6     SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
LED_7     SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
TX        SYS_CLK (rising)     20.000(SYS_CLK rising)     4.556       0.000        -4.556
=========================================================================================



====================================
Detailed Report for Clock: COREJTAGDEBUG_Z9|N_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                         Starting                                                                                                Arrival            
Instance                                                                                                                 Reference                               Type     Pin     Net                                            Time        Slack  
                                                                                                                         Clock                                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                         COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       tmsenb                                         0.218       -32.101
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       endofshift                                     0.218       -32.004
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.218       1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.201       1.498  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.201       1.514  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.218       1.581  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.218       1.678  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       state[0]                                       0.218       2.003  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       state[1]                                       0.218       2.068  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      Q       state[3]                                       0.201       2.105  
====================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                            Starting                                                                            Required            
Instance                                                                                                                                    Reference                               Type     Pin     Net                        Time         Slack  
                                                                                                                                            Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       nextState_1_iv[2]          5.000        -32.101
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_445_i                    5.000        -32.037
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_442_i                    5.000        -32.037
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_441_i                    5.000        -31.977
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       DMCONTROLNxt_N_3_mux_1     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_45_i                     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_31_i                     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_47_i                     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_37_i                     5.000        1.457  
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q                                       COREJTAGDEBUG_Z9|N_2_inferred_clock     SLE      D       N_49_i                     5.000        1.457  
====================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -32.101

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                  SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                            Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                       Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                                 Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     D        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     Y        Out     0.212     36.983 f     -         
nextState_1_iv[2]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE      D        In      -         37.101 f     -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.101 is 4.070(11.0%) logic and 33.031(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.037

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     C        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     Y        Out     0.148     36.919 r     -         
N_445_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE      D        In      -         37.037 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.037 is 4.006(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.037

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     C        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     Y        Out     0.148     36.919 r     -         
N_442_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE      D        In      -         37.037 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.037 is 4.006(10.8%) logic and 33.031(89.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      37.004
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -32.004

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                                                              Type     Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                                              SLE      Q        Out     0.218     0.218 r      -         
endofshift                                                                                                                                        Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     A        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                             CFG3     Y        Out     0.051     0.387 r      -         
dut_tms_int                                                                                                                                       Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     A        In      -         1.335 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     1.438 r      -         
delay_sel[1]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     A        In      -         2.386 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     2.488 r      -         
delay_sel[2]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     A        In      -         3.436 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     3.539 r      -         
delay_sel[3]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     A        In      -         4.487 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     4.590 r      -         
delay_sel[4]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     A        In      -         5.538 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     5.640 r      -         
delay_sel[5]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     A        In      -         6.588 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     6.691 r      -         
delay_sel[6]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     A        In      -         7.639 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     7.742 r      -         
delay_sel[7]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     A        In      -         8.690 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     8.793 r      -         
delay_sel[8]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     A        In      -         9.741 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     9.843 r      -         
delay_sel[9]                                                                                                                                      Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     A        In      -         10.791 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                        BUFD     Y        Out     0.103     10.894 r     -         
delay_sel[10]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     A        In      -         11.842 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     11.945 r     -         
delay_sel[11]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     A        In      -         12.893 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     12.995 r     -         
delay_sel[12]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     A        In      -         13.943 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     14.046 r     -         
delay_sel[13]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     A        In      -         14.994 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     15.097 r     -         
delay_sel[14]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     A        In      -         16.045 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     16.147 r     -         
delay_sel[15]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     A        In      -         17.095 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     17.198 r     -         
delay_sel[16]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     A        In      -         18.146 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     18.249 r     -         
delay_sel[17]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     A        In      -         19.197 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     19.299 r     -         
delay_sel[18]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     A        In      -         20.247 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     20.350 r     -         
delay_sel[19]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     A        In      -         21.298 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     21.401 r     -         
delay_sel[20]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     A        In      -         22.349 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     22.452 r     -         
delay_sel[21]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     A        In      -         23.400 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     23.502 r     -         
delay_sel[22]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     A        In      -         24.450 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     24.553 r     -         
delay_sel[23]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     A        In      -         25.501 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     25.604 r     -         
delay_sel[24]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     A        In      -         26.552 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     26.654 r     -         
delay_sel[25]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     A        In      -         27.602 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     27.705 r     -         
delay_sel[26]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     A        In      -         28.653 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     28.756 r     -         
delay_sel[27]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     A        In      -         29.704 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     29.806 r     -         
delay_sel[28]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     A        In      -         30.755 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     30.857 r     -         
delay_sel[29]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     A        In      -         31.805 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     31.908 r     -         
delay_sel[30]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     A        In      -         32.856 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     32.959 r     -         
delay_sel[31]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     A        In      -         33.907 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     34.009 r     -         
delay_sel[32]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     A        In      -         34.957 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     35.060 r     -         
delay_sel[33]                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     A        In      -         36.008 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                       BUFD     Y        Out     0.103     36.111 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                                 Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     D        In      -         36.674 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_iv_0_0_a2_0[2]     CFG4     Y        Out     0.212     36.886 f     -         
nextState_1_iv[2]                                                                                                                                 Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE      D        In      -         37.004 f     -         
=============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.004 is 3.973(10.7%) logic and 33.031(89.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.977
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.977

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival      No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                                SLE      Q        Out     0.218     0.218 r      -         
tmsenb                                                                                                                                          Net      -        -       0.118     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     C        In      -         0.336 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                                           CFG3     Y        Out     0.148     0.484 r      -         
dut_tms_int                                                                                                                                     Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     A        In      -         1.432 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     1.535 r      -         
delay_sel[1]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     A        In      -         2.483 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     2.586 r      -         
delay_sel[2]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     A        In      -         3.534 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     3.636 r      -         
delay_sel[3]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     A        In      -         4.584 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     4.687 r      -         
delay_sel[4]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     A        In      -         5.635 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     5.738 r      -         
delay_sel[5]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     A        In      -         6.686 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     6.788 r      -         
delay_sel[6]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     A        In      -         7.736 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     7.839 r      -         
delay_sel[7]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     A        In      -         8.787 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     8.890 r      -         
delay_sel[8]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     A        In      -         9.838 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     9.940 r      -         
delay_sel[9]                                                                                                                                    Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     A        In      -         10.888 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                                      BUFD     Y        Out     0.103     10.991 r     -         
delay_sel[10]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     A        In      -         11.939 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     12.042 r     -         
delay_sel[11]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     A        In      -         12.990 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     13.092 r     -         
delay_sel[12]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     A        In      -         14.040 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     14.143 r     -         
delay_sel[13]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     A        In      -         15.091 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     15.194 r     -         
delay_sel[14]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     A        In      -         16.142 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     16.245 r     -         
delay_sel[15]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     A        In      -         17.193 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     17.295 r     -         
delay_sel[16]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     A        In      -         18.243 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     18.346 r     -         
delay_sel[17]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     A        In      -         19.294 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     19.397 r     -         
delay_sel[18]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     A        In      -         20.345 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     20.447 r     -         
delay_sel[19]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     A        In      -         21.395 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     21.498 r     -         
delay_sel[20]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     A        In      -         22.446 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     22.549 r     -         
delay_sel[21]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     A        In      -         23.497 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     23.599 r     -         
delay_sel[22]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     A        In      -         24.547 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     24.650 r     -         
delay_sel[23]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     A        In      -         25.598 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     25.701 r     -         
delay_sel[24]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     A        In      -         26.649 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     26.752 r     -         
delay_sel[25]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     A        In      -         27.700 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     27.802 r     -         
delay_sel[26]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     A        In      -         28.750 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     28.853 r     -         
delay_sel[27]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     A        In      -         29.801 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     29.904 r     -         
delay_sel[28]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     A        In      -         30.852 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     30.954 r     -         
delay_sel[29]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     A        In      -         31.902 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     32.005 r     -         
delay_sel[30]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     A        In      -         32.953 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     33.056 r     -         
delay_sel[31]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     A        In      -         34.004 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     34.106 r     -         
delay_sel[32]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     A        In      -         35.054 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     35.157 r     -         
delay_sel[33]                                                                                                                                   Net      -        -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     A        In      -         36.105 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                                     BUFD     Y        Out     0.103     36.208 r     -         
CoreJTAGDebug_TRST_C0_0_TGT_TMS_0                                                                                                               Net      -        -       0.563     -            4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     B        In      -         36.771 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.088     36.859 r     -         
N_441_i                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         36.977 r     -         
===========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.977 is 3.946(10.7%) logic and 33.031(89.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SYS_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                                                                        Starting                                    Arrival           
Instance                                                                                                                Reference     Type     Pin      Net         Time        Slack 
                                                                                                                        Clock                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.tx                                                                      SYS_CLK       SLE      Q        TX_c        0.218       -4.556
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[0\]\.APB_32\.GPOUT_reg[0]                                          SYS_CLK       SLE      Q        LED_4_c     0.218       -4.556
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[1\]\.APB_32\.GPOUT_reg[1]                                          SYS_CLK       SLE      Q        LED_5_c     0.218       -4.556
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[2\]\.APB_32\.GPOUT_reg[2]                                          SYS_CLK       SLE      Q        LED_6_c     0.218       -4.556
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[3\]\.APB_32\.GPOUT_reg[3]                                          SYS_CLK       SLE      Q        LED_7_c     0.218       -4.556
RX                                                                                                                      SYS_CLK       Port     RX       RX          20.000      -1.808
SW_7                                                                                                                    SYS_CLK       Port     SW_7     SW_7        20.000      -1.808
SW_8                                                                                                                    SYS_CLK       Port     SW_8     SW_8        20.000      -1.808
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1     SYS_CLK       SLE      Q        value_1     0.218       6.826 
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1                      SYS_CLK       SLE      Q        value_1     0.218       6.828 
======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                           Starting                                          Required           
Instance                                                                                   Reference     Type        Pin          Net        Time         Slack 
                                                                                           Clock                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_4                                                                                      SYS_CLK       Port        LED_4        LED_4      0.000        -4.556
LED_5                                                                                      SYS_CLK       Port        LED_5        LED_5      0.000        -4.556
LED_6                                                                                      SYS_CLK       Port        LED_6        LED_6      0.000        -4.556
LED_7                                                                                      SYS_CLK       Port        LED_7        LED_7      0.000        -4.556
TX                                                                                         SYS_CLK       Port        TX           TX         0.000        -4.556
CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.samples[2]                                 SYS_CLK       SLE         D            RX_c       20.000       -1.808
CoreGPIO_IN_C0_0.CoreGPIO_IN_C0_0.xhdl1\.GEN_BITS_0_\.gpin1                                SYS_CLK       SLE         D            SW_7_c     20.000       -1.808
CoreGPIO_IN_C0_0.CoreGPIO_IN_C0_0.xhdl1\.GEN_BITS_1_\.gpin1                                SYS_CLK       SLE         D            SW_8_c     20.000       -1.808
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     A_WEN[0]     N_22_i     19.091       6.826 
PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     SYS_CLK       RAM1K20     A_WEN[1]     N_21_i     19.091       6.826 
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.tx / Q
    Ending point:                            TX / TX
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_TX.tx     SLE        Q        Out     0.218     0.218 r     -         
TX_c                                                   Net        -        -       0.948     -           1         
TX_obuf                                                OUTBUF     D        In      -         1.166 r     -         
TX_obuf                                                OUTBUF     PAD      Out     3.390     4.556 r     -         
TX                                                     Net        -        -       0.000     -           1         
TX                                                     Port       TX       Out     -         4.556 r     -         
===================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[0\]\.APB_32\.GPOUT_reg[0] / Q
    Ending point:                            LED_4 / LED_4
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                                               Type       Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[0\]\.APB_32\.GPOUT_reg[0]     SLE        Q         Out     0.218     0.218 r     -         
LED_4_c                                                                            Net        -         -       0.948     -           2         
LED_4_obuf                                                                         OUTBUF     D         In      -         1.166 r     -         
LED_4_obuf                                                                         OUTBUF     PAD       Out     3.390     4.556 r     -         
LED_4                                                                              Net        -         -       0.000     -           1         
LED_4                                                                              Port       LED_4     Out     -         4.556 r     -         
================================================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[1\]\.APB_32\.GPOUT_reg[1] / Q
    Ending point:                            LED_5 / LED_5
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                                               Type       Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[1\]\.APB_32\.GPOUT_reg[1]     SLE        Q         Out     0.218     0.218 r     -         
LED_5_c                                                                            Net        -         -       0.948     -           2         
LED_5_obuf                                                                         OUTBUF     D         In      -         1.166 r     -         
LED_5_obuf                                                                         OUTBUF     PAD       Out     3.390     4.556 r     -         
LED_5                                                                              Net        -         -       0.000     -           1         
LED_5                                                                              Port       LED_5     Out     -         4.556 r     -         
================================================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[2\]\.APB_32\.GPOUT_reg[2] / Q
    Ending point:                            LED_6 / LED_6
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                                               Type       Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[2\]\.APB_32\.GPOUT_reg[2]     SLE        Q         Out     0.218     0.218 r     -         
LED_6_c                                                                            Net        -         -       0.948     -           2         
LED_6_obuf                                                                         OUTBUF     D         In      -         1.166 r     -         
LED_6_obuf                                                                         OUTBUF     PAD       Out     3.390     4.556 r     -         
LED_6                                                                              Net        -         -       0.000     -           1         
LED_6                                                                              Port       LED_6     Out     -         4.556 r     -         
================================================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.000
    - User constraint on ending point:       20.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.000

    - Propagation time:                      4.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.556

    Number of logic level(s):                1
    Starting point:                          CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[3\]\.APB_32\.GPOUT_reg[3] / Q
    Ending point:                            LED_7 / LED_7
    The start point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            SYS_CLK [rising] (rise=0.000 fall=10.000 period=20.000)

Instance / Net                                                                                Pin       Pin               Arrival     No. of    
Name                                                                               Type       Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
CoreGPIO_OUT_C0_0.CoreGPIO_OUT_C0_0.xhdl1\.GEN_BITS\[3\]\.APB_32\.GPOUT_reg[3]     SLE        Q         Out     0.218     0.218 r     -         
LED_7_c                                                                            Net        -         -       0.948     -           2         
LED_7_obuf                                                                         OUTBUF     D         In      -         1.166 r     -         
LED_7_obuf                                                                         OUTBUF     PAD       Out     3.390     4.556 r     -         
LED_7                                                                              Net        -         -       0.000     -           1         
LED_7                                                                              Port       LED_7     Out     -         4.556 r     -         
================================================================================================================================================
Total path delay (propagation time + setup) of 4.556 is 3.608(79.2%) logic and 0.948(20.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                          Starting                                             Arrival            
Instance                                                                                  Reference     Type      Pin          Net             Time        Slack  
                                                                                          Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     URSTB        iURSTB          0.000       -28.033
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -27.648
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       6.653  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       6.699  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       6.711  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]     0.000       6.752  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       6.766  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt        0.000       6.771  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       6.797  
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       7.021  
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                           Starting                                              Required            
Instance                                                                                                                                                   Reference     Type     Pin     Net                    Time         Slack  
                                                                                                                                                           Clock                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q     System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q                    System        SLE      ALn     delay_sel_arst34_i     9.980        -28.033
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q                    System        SLE      D       nextState_1_iv[2]      10.000       -27.648
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q                    System        SLE      D       N_445_i                10.000       -27.584
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q                    System        SLE      D       N_442_i                10.000       -27.584
=====================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                                     Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                                              Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q     SLE       ALn       In      -         38.013 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                                     Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                                              Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q     SLE       ALn       In      -         38.013 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                       Pin       Pin               Arrival      No. of    
Name                                                                                                                                                       Type      Name      Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                      UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                                     Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                               CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                   BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                                              Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                  BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                                              Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                                   CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                                         Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q     SLE       ALn       In      -         38.013 f     -         
========================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                        Pin       Pin               Arrival      No. of    
Name                                                                                                                                        Type      Name      Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                       UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                      Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                               Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                          Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     SLE       ALn       In      -         38.013 f     -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      38.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -28.033

    Number of logic level(s):                36
    Starting point:                          CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z9|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                        Pin       Pin               Arrival      No. of    
Name                                                                                                                                        Type      Name      Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                       UJTAG     URSTB     Out     0.000     0.000 f      -         
iURSTB                                                                                                                                      Net       -         -       1.056     -            18        
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      A         In      -         1.056 f      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK_RNO                                CFG1      Y         Out     0.047     1.103 r      -         
iURSTB_data_i                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      A         In      -         2.051 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     2.154 r      -         
delay_sel[1]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      A         In      -         3.102 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     3.204 r      -         
delay_sel[2]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      A         In      -         4.152 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     4.255 r      -         
delay_sel[3]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      A         In      -         5.203 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     5.306 r      -         
delay_sel[4]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      A         In      -         6.254 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     6.356 r      -         
delay_sel[5]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      A         In      -         7.304 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     7.407 r      -         
delay_sel[6]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      A         In      -         8.355 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     8.458 r      -         
delay_sel[7]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      A         In      -         9.406 r      -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     9.509 r      -         
delay_sel[8]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      A         In      -         10.457 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     10.559 r     -         
delay_sel[9]                                                                                                                                Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      A         In      -         11.507 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                    BUFD      Y         Out     0.103     11.610 r     -         
delay_sel[10]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      A         In      -         12.558 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     12.661 r     -         
delay_sel[11]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      A         In      -         13.609 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     13.711 r     -         
delay_sel[12]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      A         In      -         14.659 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     14.762 r     -         
delay_sel[13]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      A         In      -         15.710 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     15.813 r     -         
delay_sel[14]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      A         In      -         16.761 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     16.863 r     -         
delay_sel[15]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      A         In      -         17.811 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     17.914 r     -         
delay_sel[16]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      A         In      -         18.862 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     18.965 r     -         
delay_sel[17]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      A         In      -         19.913 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     20.016 r     -         
delay_sel[18]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      A         In      -         20.964 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     21.066 r     -         
delay_sel[19]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      A         In      -         22.014 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     22.117 r     -         
delay_sel[20]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      A         In      -         23.065 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     23.168 r     -         
delay_sel[21]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      A         In      -         24.116 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     24.218 r     -         
delay_sel[22]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      A         In      -         25.166 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     25.269 r     -         
delay_sel[23]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      A         In      -         26.217 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     26.320 r     -         
delay_sel[24]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      A         In      -         27.268 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     27.370 r     -         
delay_sel[25]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      A         In      -         28.319 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     28.421 r     -         
delay_sel[26]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      A         In      -         29.369 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     29.472 r     -         
delay_sel[27]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      A         In      -         30.420 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     30.523 r     -         
delay_sel[28]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      A         In      -         31.471 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     31.573 r     -         
delay_sel[29]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      A         In      -         32.521 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     32.624 r     -         
delay_sel[30]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      A         In      -         33.572 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     33.675 r     -         
delay_sel[31]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      A         In      -         34.623 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     34.725 r     -         
delay_sel[32]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      A         In      -         35.673 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     35.776 r     -         
delay_sel[33]                                                                                                                               Net       -         -       0.948     -            1         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      A         In      -         36.724 r     -         
CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                   BUFD      Y         Out     0.103     36.827 r     -         
delay_sel[34]                                                                                                                               Net       -         -       0.118     -            1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      A         In      -         36.945 r     -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.delay_sel_arst34_RNII6N1                                                                    CFG1      Y         Out     0.046     36.991 f     -         
delay_sel_arst34_i                                                                                                                          Net       -         -       1.022     -            7         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     SLE       ALn       In      -         38.013 f     -         
=========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 38.033 is 3.605(9.5%) logic and 34.428(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:00m:17s; Memory used current: 231MB peak: 258MB)


Finished timing report (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:00m:17s; Memory used current: 231MB peak: 258MB)

---------------------------------------
Resource Usage Report for BaseDesign 

Mapping to part: mpf300tfcg1152-1
Cell usage:
BUFD            102 uses
CLKINT          3 uses
INIT            1 use
OR4             672 uses
UJTAG           1 use
CFG1           45 uses
CFG2           1320 uses
CFG3           3735 uses
CFG4           4433 uses

Carry cells:
ARI1            934 uses - used for arithmetic functions
ARI1            520 uses - used for Wide-Mux implementation
Total ARI1      1454 uses


Sequential Cells: 
SLE            5631 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 MultAdd
 MACC_PA:         1 Mult

I/O ports: 15
I/O primitives: 10
INBUF          5 uses
OUTBUF         5 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 86 of 952 (9%)
Total Block RAMs (RAM64x12) : 6 of 2772 (0%)

Total LUTs:    10987

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K20  Interface Logic : SLEs = 3096; LUTs = 3096;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  5631 + 72 + 3096 + 72 = 8871;
Total number of LUTs after P&R:  10987 + 72 + 3096 + 72 = 14227;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:00m:17s; Memory used current: 77MB peak: 258MB)

Process took 0h:01m:12s realtime, 0h:00m:17s cputime
# Thu May 25 13:15:32 2023

###########################################################]
