$date
  Sun Mar 28 17:39:22 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module sipo_tb $end
$var reg 1 ! serial_in $end
$var reg 1 " clk $end
$var reg 1 # lat $end
$var reg 8 $ parallel_out[7:0] $end
$scope module uut $end
$var reg 1 % serial_in $end
$var reg 1 & clk $end
$var reg 1 ' lat $end
$var reg 8 ( parallel_out[7:0] $end
$var reg 8 ) buffer_out[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
bUUUUUUUU $
0%
0&
0'
bUUUUUUUU (
b00000000 )
#1000000
1"
1&
#2000000
1!
0"
1%
0&
#3000000
1"
1&
b00000001 )
#4000000
0!
0"
0%
0&
#5000000
1"
1&
b00000010 )
#6000000
1!
0"
1%
0&
#7000000
1"
1&
b00000101 )
#8000000
0!
0"
0%
0&
#9000000
1"
1&
b00001010 )
#10000000
1!
0"
1%
0&
#11000000
1"
1&
b00010101 )
#12000000
0!
0"
0%
0&
#13000000
1"
1&
b00101010 )
#14000000
1!
0"
1%
0&
#15000000
1"
1&
b01010101 )
#16000000
0!
0"
0%
0&
#17000000
1#
b01010101 $
1'
b01010101 (
#18000000
