Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\DELL\OneDrive - ptit.edu.vn\Desktop\quatus_res\ADC_PLL\ADC_ip_com.qsys" --block-symbol-file --output-directory="C:\Users\DELL\OneDrive - ptit.edu.vn\Desktop\quatus_res\ADC_PLL\ADC_ip_com" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading ADC_PLL/ADC_ip_com.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 17.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding modular_adc_0 [altera_modular_adc 17.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding reset_controller_0 [altera_reset_controller 17.1]
Progress: Parameterizing module reset_controller_0
Progress: Adding reset_controller_1 [altera_reset_controller 17.1]
Progress: Parameterizing module reset_controller_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ADC_ip_com.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: ADC_ip_com.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\DELL\OneDrive - ptit.edu.vn\Desktop\quatus_res\ADC_PLL\ADC_ip_com.qsys" --synthesis=VERILOG --output-directory="C:\Users\DELL\OneDrive - ptit.edu.vn\Desktop\quatus_res\ADC_PLL\ADC_ip_com\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading ADC_PLL/ADC_ip_com.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 17.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding modular_adc_0 [altera_modular_adc 17.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding reset_controller_0 [altera_reset_controller 17.1]
Progress: Parameterizing module reset_controller_0
Progress: Adding reset_controller_1 [altera_reset_controller 17.1]
Progress: Parameterizing module reset_controller_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ADC_ip_com.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: ADC_ip_com.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: ADC_ip_com: Generating ADC_ip_com "ADC_ip_com" for QUARTUS_SYNTH
Info: altpll_0: "ADC_ip_com" instantiated altpll "altpll_0"
Info: modular_adc_0: "ADC_ip_com" instantiated altera_modular_adc "modular_adc_0"
Info: reset_controller_0: "ADC_ip_com" instantiated altera_reset_controller "reset_controller_0"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: ADC_ip_com: Done "ADC_ip_com" with 5 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
