# Generated by Yosys 0.55+36 (git sha1 9ab194679, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 99
attribute \dynports 1
attribute \hdlname "fifo_async"
attribute \src "fifo_async.sv:3.1-78.10"
module $paramod$298d5a308775efaf8378187d61da520bff8a50d4\fifo_async
  parameter \DATA_WIDTH 8
  parameter \ADDR_WIDTH 3
  parameter \fifo_pkg::DATA_WIDTH 8
  parameter \fifo_pkg::ADDR_WIDTH 3
  parameter \fifo_pkg::DEPTH 8
  attribute \src "fifo_async.sv:53.28-53.41"
  wire $and$fifo_async.sv:53$25_Y
  attribute \src "fifo_async.sv:53.36-53.41"
  wire $not$fifo_async.sv:53$24_Y
  attribute \src "fifo_async.sv:19.38-19.43"
  wire output 10 \empty
  attribute \src "fifo_async.sv:18.38-18.42"
  wire output 9 \full
  attribute \src "fifo_async.sv:23.36-23.43"
  wire width 3 \rd_addr
  attribute \src "fifo_async.sv:7.37-7.43"
  wire input 2 \rd_clk
  attribute \src "fifo_async.sv:16.55-16.62"
  wire width 8 output 8 \rd_data
  attribute \src "fifo_async.sv:12.37-12.42"
  wire input 5 \rd_en
  attribute \src "fifo_async.sv:25.52-25.69"
  wire width 4 \rd_gr_ptr_sync_wr
  attribute \src "fifo_async.sv:24.47-24.58"
  wire width 4 \rd_gray_ptr
  attribute \src "fifo_async.sv:10.37-10.45"
  wire input 4 \rd_rst_n
  attribute \src "fifo_async.sv:23.45-23.52"
  wire width 3 \wr_addr
  attribute \src "fifo_async.sv:6.37-6.43"
  wire input 1 \wr_clk
  attribute \src "fifo_async.sv:15.53-15.60"
  wire width 8 input 7 \wr_data
  attribute \src "fifo_async.sv:13.37-13.42"
  wire input 6 \wr_en
  attribute \src "fifo_async.sv:25.34-25.51"
  wire width 4 \wr_gr_ptr_sync_rd
  attribute \src "fifo_async.sv:24.34-24.45"
  wire width 4 \wr_gray_ptr
  attribute \src "fifo_async.sv:9.37-9.45"
  wire input 3 \wr_rst_n
  attribute \src "fifo_async.sv:53.28-53.41"
  cell $and $and$fifo_async.sv:53$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_en
    connect \B $not$fifo_async.sv:53$24_Y
    connect \Y $and$fifo_async.sv:53$25_Y
  end
  attribute \src "fifo_async.sv:53.36-53.41"
  cell $not $not$fifo_async.sv:53$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \Y $not$fifo_async.sv:53$24_Y
  end
  attribute \module_not_derived 1
  attribute \src "fifo_async.sv:51.74-59.14"
  cell $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0\fifo_mem \mem
    connect \rd_addr \rd_addr
    connect \rd_clk \rd_clk
    connect \rd_data \rd_data
    connect \wr_addr \wr_addr
    connect \wr_clk \wr_clk
    connect \wr_data \wr_data
    connect \wr_en $and$fifo_async.sv:53$25_Y
  end
  attribute \module_not_derived 1
  attribute \src "fifo_async.sv:70.47-77.14"
  cell $paramod\sync_gray\WIDTH=s32'00000000000000000000000000000100 \rd_to_wr
    connect \clk \wr_clk
    connect \d \rd_gray_ptr
    connect \q \rd_gr_ptr_sync_wr
    connect \rst_n \wr_rst_n
  end
  attribute \module_not_derived 1
  attribute \src "fifo_async.sv:39.55-47.7"
  cell $paramod\fifo_read_ctrl\ADDR_WIDTH=s32'00000000000000000000000000000011 \read_ctrl
    connect \clk \rd_clk
    connect \empty \empty
    connect \rd_addr \rd_addr
    connect \rd_en \rd_en
    connect \rd_gray_ptr \rd_gray_ptr
    connect \rst_n \rd_rst_n
    connect \wr_gr_ptr_sync \wr_gr_ptr_sync_rd
  end
  attribute \module_not_derived 1
  attribute \src "fifo_async.sv:62.47-68.14"
  cell $paramod\sync_gray\WIDTH=s32'00000000000000000000000000000100 \wr_to_rd
    connect \clk \rd_clk
    connect \d \wr_gray_ptr
    connect \q \wr_gr_ptr_sync_rd
    connect \rst_n \rd_rst_n
  end
  attribute \module_not_derived 1
  attribute \src "fifo_async.sv:28.56-36.14"
  cell $paramod\fifo_write_ctrl\ADDR_WIDTH=s32'00000000000000000000000000000011 \write_ctrl
    connect \clk \wr_clk
    connect \full \full
    connect \rd_ptr_sync \rd_gr_ptr_sync_wr
    connect \rst_n \wr_rst_n
    connect \wr_addr \wr_addr
    connect \wr_en \wr_en
    connect \wr_gray_ptr \wr_gray_ptr
  end
end
attribute \dynports 1
attribute \hdlname "fifo_mem"
attribute \src "fifo_mem.sv:3.1-30.10"
module $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0\fifo_mem
  parameter \ADDR_WIDTH 3
  parameter \DATA_WIDTH 8
  parameter \fifo_pkg::DATA_WIDTH 8
  parameter \fifo_pkg::ADDR_WIDTH 3
  parameter \fifo_pkg::DEPTH 8
  attribute \src "fifo_mem.sv:20.1-24.4"
  wire width 3 $0$memwr$\mem$fifo_mem.sv:22$28_ADDR[2:0]$30
  attribute \src "fifo_mem.sv:20.1-24.4"
  wire width 8 $0$memwr$\mem$fifo_mem.sv:22$28_DATA[7:0]$31
  attribute \src "fifo_mem.sv:20.1-24.4"
  wire width 8 $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32
  attribute \src "fifo_mem.sv:26.1-28.4"
  wire width 8 $0\rd_data[7:0]
  attribute \src "fifo_mem.sv:13.33-13.40"
  wire width 3 input 6 \rd_addr
  attribute \src "fifo_mem.sv:12.17-12.23"
  wire input 5 \rd_clk
  attribute \src "fifo_mem.sv:14.34-14.41"
  wire width 8 output 7 \rd_data
  attribute \src "fifo_mem.sv:9.33-9.40"
  wire width 3 input 3 \wr_addr
  attribute \src "fifo_mem.sv:7.17-7.23"
  wire input 1 \wr_clk
  attribute \src "fifo_mem.sv:10.33-10.40"
  wire width 8 input 4 \wr_data
  attribute \src "fifo_mem.sv:8.17-8.22"
  wire input 2 \wr_en
  attribute \always_ff 1
  attribute \src "fifo_mem.sv:26.1-28.4"
  cell $dff $procdff$82
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \rd_clk
    connect \D $0\rd_data[7:0]
    connect \Q \rd_data
  end
  attribute \full_case 1
  attribute \src "fifo_mem.sv:21.9-21.14|fifo_mem.sv:21.5-23.8"
  cell $mux $procmux$60
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wr_en
    connect \Y $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7]
  end
  attribute \full_case 1
  attribute \src "fifo_mem.sv:21.9-21.14|fifo_mem.sv:21.5-23.8"
  cell $mux $procmux$63
    parameter \WIDTH 8
    connect \A 8'x
    connect \B \wr_data
    connect \S \wr_en
    connect \Y $0$memwr$\mem$fifo_mem.sv:22$28_DATA[7:0]$31
  end
  attribute \full_case 1
  attribute \src "fifo_mem.sv:21.9-21.14|fifo_mem.sv:21.5-23.8"
  cell $mux $procmux$66
    parameter \WIDTH 3
    connect \A 3'x
    connect \B \wr_addr
    connect \S \wr_en
    connect \Y $0$memwr$\mem$fifo_mem.sv:22$28_ADDR[2:0]$30
  end
  attribute \src "fifo_mem.sv:18.24-18.27"
  cell $mem_v2 \mem
    parameter \ABITS 3
    parameter \INIT 64'x
    parameter \MEMID "\\mem"
    parameter \OFFSET 0
    parameter \RD_ARST_VALUE 8'x
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CLK_POLARITY 1'0
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_INIT_VALUE 8'x
    parameter \RD_PORTS 1
    parameter \RD_SRST_VALUE 8'x
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \SIZE 8
    parameter \WIDTH 8
    parameter \WR_CLK_ENABLE 1'1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_PORTS 1
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_WIDE_CONTINUATION 1'0
    connect \RD_ADDR \rd_addr
    connect \RD_ARST 1'0
    connect \RD_CLK 1'x
    connect \RD_DATA $0\rd_data[7:0]
    connect \RD_EN 1'1
    connect \RD_SRST 1'0
    connect \WR_ADDR $0$memwr$\mem$fifo_mem.sv:22$28_ADDR[2:0]$30
    connect \WR_CLK \wr_clk
    connect \WR_DATA $0$memwr$\mem$fifo_mem.sv:22$28_DATA[7:0]$31
    connect \WR_EN { $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] }
  end
  connect $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [6:0] { $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] }
end
attribute \dynports 1
attribute \hdlname "fifo_read_ctrl"
attribute \src "fifo_read_ctrl.sv:11.1-63.10"
module $paramod\fifo_read_ctrl\ADDR_WIDTH=s32'00000000000000000000000000000011
  parameter \ADDR_WIDTH 3
  parameter \fifo_pkg::DATA_WIDTH 8
  parameter \fifo_pkg::ADDR_WIDTH 3
  parameter \fifo_pkg::DEPTH 8
  attribute \src "fifo_read_ctrl.sv:28.1-35.4"
  wire width 4 $0\rd_bin_ptr[3:0]
  wire width 4 $add$fifo_read_ctrl.sv:33$42_Y
  attribute \src "fifo_read_ctrl.sv:32.14-32.29"
  wire $logic_and$fifo_read_ctrl.sv:32$41_Y
  attribute \src "fifo_read_ctrl.sv:32.14-32.20"
  wire $logic_not$fifo_read_ctrl.sv:32$40_Y
  attribute \src "fifo_read_ctrl.sv:12.17-12.20"
  wire input 1 \clk
  attribute \src "fifo_read_ctrl.sv:17.18-17.23"
  wire output 5 \empty
  attribute \src "fifo_read_ctrl.sv:19.35-19.42"
  wire width 3 output 7 \rd_addr
  attribute \src "fifo_read_ctrl.sv:23.22-23.32"
  wire width 4 \rd_bin_ptr
  attribute \src "fifo_read_ctrl.sv:14.17-14.22"
  wire input 3 \rd_en
  attribute \src "fifo_read_ctrl.sv:18.32-18.43"
  wire width 4 output 6 \rd_gray_ptr
  attribute \src "fifo_read_ctrl.sv:13.17-13.22"
  wire input 2 \rst_n
  attribute \src "fifo_read_ctrl.sv:15.32-15.46"
  wire width 4 input 4 \wr_gr_ptr_sync
  attribute \src "fifo_read_ctrl.sv:33.23-33.35"
  cell $add $add$fifo_read_ctrl.sv:33$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \rd_bin_ptr
    connect \B 1'1
    connect \Y $add$fifo_read_ctrl.sv:33$42_Y
  end
  attribute \src "fifo_read_ctrl.sv:60.17-60.46"
  cell $eq $eq$fifo_read_ctrl.sv:60$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rd_gray_ptr
    connect \B \wr_gr_ptr_sync
    connect \Y \empty
  end
  attribute \src "fifo_read_ctrl.sv:32.14-32.29"
  cell $logic_and $logic_and$fifo_read_ctrl.sv:32$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$fifo_read_ctrl.sv:32$40_Y
    connect \B \rd_en
    connect \Y $logic_and$fifo_read_ctrl.sv:32$41_Y
  end
  attribute \src "fifo_read_ctrl.sv:32.14-32.20"
  cell $logic_not $logic_not$fifo_read_ctrl.sv:32$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty
    connect \Y $logic_not$fifo_read_ctrl.sv:32$40_Y
  end
  attribute \always_ff 1
  attribute \src "fifo_read_ctrl.sv:28.1-35.4"
  cell $adff $procdff$81
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 4'0000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D $0\rd_bin_ptr[3:0]
    connect \Q \rd_bin_ptr
  end
  attribute \src "fifo_read_ctrl.sv:32.14-32.29|fifo_read_ctrl.sv:32.10-34.8"
  cell $mux $procmux$57
    parameter \WIDTH 4
    connect \A \rd_bin_ptr
    connect \B $add$fifo_read_ctrl.sv:33$42_Y
    connect \S $logic_and$fifo_read_ctrl.sv:32$41_Y
    connect \Y $0\rd_bin_ptr[3:0]
  end
  attribute \src "fifo_read_ctrl.sv:48.22-48.50"
  cell $xor $xor$fifo_read_ctrl.sv:48$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \rd_bin_ptr
    connect \B \rd_bin_ptr [3:1]
    connect \Y \rd_gray_ptr
  end
  connect \rd_addr \rd_bin_ptr [2:0]
end
attribute \dynports 1
attribute \hdlname "fifo_write_ctrl"
attribute \src "fifo_write_ctrl.sv:12.1-75.10"
module $paramod\fifo_write_ctrl\ADDR_WIDTH=s32'00000000000000000000000000000011
  parameter \ADDR_WIDTH 3
  parameter \fifo_pkg::DATA_WIDTH 8
  parameter \fifo_pkg::ADDR_WIDTH 3
  parameter \fifo_pkg::DEPTH 8
  attribute \src "fifo_write_ctrl.sv:28.1-36.4"
  wire width 4 $0\wr_bin_ptr[3:0]
  wire width 4 $add$fifo_write_ctrl.sv:33$50_Y
  attribute \src "fifo_write_ctrl.sv:32.14-32.28"
  wire $logic_and$fifo_write_ctrl.sv:32$49_Y
  attribute \src "fifo_write_ctrl.sv:32.23-32.28"
  wire $logic_not$fifo_write_ctrl.sv:32$48_Y
  attribute \src "fifo_write_ctrl.sv:71.32-71.69"
  wire width 2 $not$fifo_write_ctrl.sv:71$53_Y
  attribute \src "fifo_write_ctrl.sv:13.17-13.20"
  wire input 1 \clk
  attribute \src "fifo_write_ctrl.sv:18.18-18.22"
  wire output 5 \full
  attribute \src "fifo_write_ctrl.sv:16.32-16.43"
  wire width 4 input 4 \rd_ptr_sync
  attribute \src "fifo_write_ctrl.sv:14.17-14.22"
  wire input 2 \rst_n
  attribute \src "fifo_write_ctrl.sv:20.35-20.42"
  wire width 3 output 7 \wr_addr
  attribute \src "fifo_write_ctrl.sv:23.22-23.32"
  wire width 4 \wr_bin_ptr
  attribute \src "fifo_write_ctrl.sv:15.17-15.22"
  wire input 3 \wr_en
  attribute \src "fifo_write_ctrl.sv:19.33-19.44"
  wire width 4 output 6 \wr_gray_ptr
  attribute \src "fifo_write_ctrl.sv:33.23-33.35"
  cell $add $add$fifo_write_ctrl.sv:33$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \wr_bin_ptr
    connect \B 1'1
    connect \Y $add$fifo_write_ctrl.sv:33$50_Y
  end
  attribute \src "fifo_write_ctrl.sv:71.16-71.99"
  cell $eq $eq$fifo_write_ctrl.sv:71$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wr_gray_ptr
    connect \B { $not$fifo_write_ctrl.sv:71$53_Y \rd_ptr_sync [1:0] }
    connect \Y \full
  end
  attribute \src "fifo_write_ctrl.sv:32.14-32.28"
  cell $logic_and $logic_and$fifo_write_ctrl.sv:32$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_en
    connect \B $logic_not$fifo_write_ctrl.sv:32$48_Y
    connect \Y $logic_and$fifo_write_ctrl.sv:32$49_Y
  end
  attribute \src "fifo_write_ctrl.sv:32.23-32.28"
  cell $logic_not $logic_not$fifo_write_ctrl.sv:32$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \Y $logic_not$fifo_write_ctrl.sv:32$48_Y
  end
  attribute \src "fifo_write_ctrl.sv:71.32-71.69"
  cell $not $not$fifo_write_ctrl.sv:71$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \rd_ptr_sync [3:2]
    connect \Y $not$fifo_write_ctrl.sv:71$53_Y
  end
  attribute \always_ff 1
  attribute \src "fifo_write_ctrl.sv:28.1-36.4"
  cell $adff $procdff$76
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 4'0000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D $0\wr_bin_ptr[3:0]
    connect \Q \wr_bin_ptr
  end
  attribute \src "fifo_write_ctrl.sv:32.14-32.28|fifo_write_ctrl.sv:32.10-34.8"
  cell $mux $procmux$55
    parameter \WIDTH 4
    connect \A \wr_bin_ptr
    connect \B $add$fifo_write_ctrl.sv:33$50_Y
    connect \S $logic_and$fifo_write_ctrl.sv:32$49_Y
    connect \Y $0\wr_bin_ptr[3:0]
  end
  attribute \src "fifo_write_ctrl.sv:47.22-47.50"
  cell $xor $xor$fifo_write_ctrl.sv:47$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \wr_bin_ptr
    connect \B \wr_bin_ptr [3:1]
    connect \Y \wr_gray_ptr
  end
  connect \wr_addr \wr_bin_ptr [2:0]
end
attribute \dynports 1
attribute \hdlname "sync_gray"
attribute \src "sync_gray.sv:1.1-21.10"
module $paramod\sync_gray\WIDTH=s32'00000000000000000000000000000100
  parameter \WIDTH 4
  parameter \fifo_pkg::DATA_WIDTH 8
  parameter \fifo_pkg::ADDR_WIDTH 3
  parameter \fifo_pkg::DEPTH 8
  attribute \src "sync_gray.sv:2.17-2.20"
  wire input 1 \clk
  attribute \src "sync_gray.sv:4.28-4.29"
  wire width 4 input 3 \d
  attribute \src "sync_gray.sv:5.29-5.30"
  wire width 4 output 4 \q
  attribute \src "sync_gray.sv:3.17-3.22"
  wire input 2 \rst_n
  attribute \src "sync_gray.sv:8.19-8.25"
  wire width 4 \stage1
  attribute \always_ff 1
  attribute \src "sync_gray.sv:10.1-19.4"
  cell $adff $procdff$90
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 4'0000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D \stage1
    connect \Q \q
  end
  attribute \always_ff 1
  attribute \src "sync_gray.sv:10.1-19.4"
  cell $adff $procdff$95
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 4'0000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D \d
    connect \Q \stage1
  end
end
attribute \keep 1
attribute \hdlname "fifo_formal"
attribute \dynports 1
attribute \top 1
attribute \src "fifo_formal.sv:1.1-63.10"
module \fifo_formal
  parameter \DATA_WIDTH 8
  parameter \ADDR_WIDTH 3
  parameter \fifo_pkg::DATA_WIDTH 8
  parameter \fifo_pkg::ADDR_WIDTH 3
  parameter \fifo_pkg::DEPTH 8
  attribute \src "fifo_formal.sv:47.15-47.30"
  wire $assume$fifo_formal.sv:47$8_EN
  attribute \src "fifo_formal.sv:51.16-51.31"
  wire $assume$fifo_formal.sv:51$11_EN
  attribute \src "fifo_formal.sv:57.12-57.26"
  wire $logic_and$fifo_formal.sv:57$16_Y
  attribute \src "fifo_formal.sv:60.12-60.27"
  wire $logic_and$fifo_formal.sv:60$20_Y
  attribute \src "fifo_formal.sv:47.23-47.29"
  wire $logic_not$fifo_formal.sv:47$9_Y
  attribute \src "fifo_formal.sv:51.24-51.30"
  wire $logic_not$fifo_formal.sv:51$12_Y
  attribute \src "fifo_formal.sv:57.21-57.26"
  wire $logic_not$fifo_formal.sv:57$15_Y
  attribute \src "fifo_formal.sv:60.21-60.27"
  wire $logic_not$fifo_formal.sv:60$19_Y
  attribute \src "fifo_formal.sv:12.15-12.20"
  wire \empty
  attribute \src "fifo_formal.sv:12.9-12.13"
  wire \full
  attribute \src "fifo_formal.sv:6.17-6.23"
  wire \rd_clk
  attribute \src "fifo_formal.sv:11.26-11.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7"
  wire width 8 \rd_data
  attribute \src "fifo_formal.sv:9.16-9.21"
  wire \rd_en
  attribute \src "fifo_formal.sv:7.23-7.31"
  wire \rd_rst_n
  attribute \src "fifo_formal.sv:6.9-6.15"
  wire \wr_clk
  attribute \src "fifo_formal.sv:10.26-10.33"
  wire width 8 \wr_data
  attribute \src "fifo_formal.sv:9.9-9.14"
  wire \wr_en
  attribute \src "fifo_formal.sv:7.9-7.17"
  wire \wr_rst_n
  attribute \src "fifo_formal.sv:43.25-43.32"
  cell $anyseq $anyseq$6
    parameter \WIDTH 8
    connect \Y \wr_data
  end
  attribute \src "fifo_formal.sv:57.12-57.26"
  cell $logic_and $logic_and$fifo_formal.sv:57$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_en
    connect \B $logic_not$fifo_formal.sv:57$15_Y
    connect \Y $logic_and$fifo_formal.sv:57$16_Y
  end
  attribute \src "fifo_formal.sv:60.12-60.27"
  cell $logic_and $logic_and$fifo_formal.sv:60$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rd_en
    connect \B $logic_not$fifo_formal.sv:60$19_Y
    connect \Y $logic_and$fifo_formal.sv:60$20_Y
  end
  attribute \src "fifo_formal.sv:47.23-47.29"
  cell $logic_not $logic_not$fifo_formal.sv:47$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wr_en
    connect \Y $logic_not$fifo_formal.sv:47$9_Y
  end
  attribute \src "fifo_formal.sv:51.24-51.30"
  cell $logic_not $logic_not$fifo_formal.sv:51$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rd_en
    connect \Y $logic_not$fifo_formal.sv:51$12_Y
  end
  attribute \src "fifo_formal.sv:57.21-57.26"
  cell $logic_not $logic_not$fifo_formal.sv:57$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \full
    connect \Y $logic_not$fifo_formal.sv:57$15_Y
  end
  attribute \src "fifo_formal.sv:60.21-60.27"
  cell $logic_not $logic_not$fifo_formal.sv:60$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \empty
    connect \Y $logic_not$fifo_formal.sv:60$19_Y
  end
  attribute \src "fifo_formal.sv:51.9-51.14|fifo_formal.sv:51.5-51.32"
  cell $mux $procmux$68
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \empty
    connect \Y $assume$fifo_formal.sv:51$11_EN
  end
  attribute \src "fifo_formal.sv:47.9-47.13|fifo_formal.sv:47.5-47.31"
  cell $mux $procmux$70
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \full
    connect \Y $assume$fifo_formal.sv:47$8_EN
  end
  attribute \hdlname "_witness_ check_assume_fifo_formal_sv_47_8"
  attribute \src "fifo_formal.sv:47.15-47.30"
  cell $check \_witness_.check_assume_fifo_formal_sv_47_8
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assume"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \TRG_WIDTH 1
    connect \A $logic_not$fifo_formal.sv:47$9_Y
    connect \ARGS { }
    connect \EN $assume$fifo_formal.sv:47$8_EN
    connect \TRG \wr_clk
  end
  attribute \hdlname "_witness_ check_assume_fifo_formal_sv_51_11"
  attribute \src "fifo_formal.sv:51.16-51.31"
  cell $check \_witness_.check_assume_fifo_formal_sv_51_11
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assume"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \TRG_WIDTH 1
    connect \A $logic_not$fifo_formal.sv:51$12_Y
    connect \ARGS { }
    connect \EN $assume$fifo_formal.sv:51$11_EN
    connect \TRG \rd_clk
  end
  attribute \hdlname "_witness_ check_cover_fifo_formal_sv_57_14"
  attribute \src "fifo_formal.sv:57.5-57.27"
  cell $check \_witness_.check_cover_fifo_formal_sv_57_14
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "cover"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \TRG_WIDTH 1
    connect \A $logic_and$fifo_formal.sv:57$16_Y
    connect \ARGS { }
    connect \EN 1'1
    connect \TRG \wr_clk
  end
  attribute \hdlname "_witness_ check_cover_fifo_formal_sv_60_18"
  attribute \src "fifo_formal.sv:60.5-60.28"
  cell $check \_witness_.check_cover_fifo_formal_sv_60_18
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "cover"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \TRG_WIDTH 1
    connect \A $logic_and$fifo_formal.sv:60$20_Y
    connect \ARGS { }
    connect \EN 1'1
    connect \TRG \rd_clk
  end
  attribute \module_not_derived 1
  attribute \src "fifo_formal.sv:19.64-31.4"
  cell $paramod$298d5a308775efaf8378187d61da520bff8a50d4\fifo_async \dut
    connect \empty \empty
    connect \full \full
    connect \rd_clk \rd_clk
    connect \rd_data \rd_data
    connect \rd_en \rd_en
    connect \rd_rst_n 1'1
    connect \wr_clk \wr_clk
    connect \wr_data \wr_data
    connect \wr_en \wr_en
    connect \wr_rst_n 1'1
  end
  connect \rd_rst_n 1'1
  connect \wr_rst_n 1'1
end
