ieeevarstd_logic_unsignedieee.sym/std_logic_unsigned/prim.var
ieeesrcstd_logic_unsignedstdlogicunsigned.vhd
ieeevarstd_logic_arithieee.sym/std_logic_arith/prim.var
ieeesrcstd_logic_arithstdlogicarith.vhd
ieeevarstd_logic_1164ieee.sym/std_logic_1164/prim.var
ieeesrcstd_logic_1164stdlogic.vhd
ieeevarnumeric_stdieee.sym/numeric_std/prim.var
ieeesrcnumeric_stdnumstd.vhd
.varentradaproj1.sym/entrada/prim.var
.srcentradaentrada.vhdl
