

Implementation tool: Xilinx Vivado v.2023.2
Project:             raiz
Solution:            solution1
Device target:       xc7a200t-fbg484-3
Report date:         Mon Jan 06 16:53:00 -03 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            132
FF:              97
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.725
Timing met
