

================================================================
== Vitis HLS Report for 'generic_fmod_double_s'
================================================================
* Date:           Wed Mar 12 16:04:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        RNG
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.747 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     2104|  10.000 ns|  21.040 us|    1|  2104|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                          |                                |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                 Instance                 |             Module             |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_generic_fmod_double_Pipeline_1_fu_87  |generic_fmod_double_Pipeline_1  |     2100|     2100|  21.000 us|  21.000 us|  2099|  2099|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 9 7 2 3 4 
2 --> 7 
3 --> 7 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 
8 --> 7 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x"   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_sh_1_loc = alloca i64 1"   --->   Operation 11 'alloca' 'r_sh_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ret_5 = bitcast i64 %x_read" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:231]   --->   Operation 12 'bitcast' 'ret_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%fz_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %ret_5, i32 52" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:231]   --->   Operation 13 'partselect' 'fz_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fz_sig = trunc i64 %ret_5" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:462->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:231]   --->   Operation 14 'trunc' 'fz_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.63ns)   --->   "%isF_e_x = icmp_eq  i11 %fz_exp, i11 2047" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:239]   --->   Operation 15 'icmp' 'isF_e_x' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.63ns)   --->   "%isyBx_e = icmp_ult  i11 %fz_exp, i11 1053" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:249]   --->   Operation 16 'icmp' 'isyBx_e' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %isF_e_x, void %if.end, void %if.then" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:256]   --->   Operation 17 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.06ns)   --->   "%br_ln263 = br i1 %isyBx_e, void %if.else, void %cleanup214" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:263]   --->   Operation 18 'br' 'br_ln263' <Predicate = (!isF_e_x)> <Delay = 2.06>
ST_1 : Operation 19 [1/1] (1.63ns)   --->   "%icmp_ln267 = icmp_ne  i11 %fz_exp, i11 1053" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:267]   --->   Operation 19 'icmp' 'icmp_ln267' <Predicate = (!isF_e_x & !isyBx_e)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (3.21ns)   --->   "%icmp_ln267_1 = icmp_ugt  i52 %fz_sig, i52 4503599623176191" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:267]   --->   Operation 20 'icmp' 'icmp_ln267_1' <Predicate = (!isF_e_x & !isyBx_e)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%or_ln267 = or i1 %icmp_ln267, i1 %icmp_ln267_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:267]   --->   Operation 21 'or' 'or_ln267' <Predicate = (!isF_e_x & !isyBx_e)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %or_ln267, void %if.then70, void %if.else76" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:267]   --->   Operation 22 'br' 'br_ln267' <Predicate = (!isF_e_x & !isyBx_e)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.21ns)   --->   "%icmp_ln271 = icmp_ne  i52 %fz_sig, i52 4503599623176192" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:271]   --->   Operation 23 'icmp' 'icmp_ln271' <Predicate = (!isF_e_x & !isyBx_e & or_ln267)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%or_ln271 = or i1 %icmp_ln267, i1 %icmp_ln271" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:271]   --->   Operation 24 'or' 'or_ln271' <Predicate = (!isF_e_x & !isyBx_e & or_ln267)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %or_ln271, void %if.then82, void %if.end89_ifconv" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:271]   --->   Operation 25 'br' 'br_ln271' <Predicate = (!isF_e_x & !isyBx_e & or_ln267)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%fz_exp_cast = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %ret_5, i32 52, i32 61" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:284]   --->   Operation 26 'partselect' 'fz_exp_cast' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ap_mx = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %fz_sig" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:300]   --->   Operation 27 'bitconcatenate' 'ap_mx' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%n = add i10 %fz_exp_cast, i10 995" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:296]   --->   Operation 28 'add' 'n' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [2/2] (1.58ns)   --->   "%call_ln296 = call void @generic_fmod<double>_Pipeline_1, i10 %n, i53 %ap_mx, i54 %r_sh_1_loc" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:296]   --->   Operation 29 'call' 'call_ln296' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271)> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 3> <Delay = 2.06>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:477->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:270]   --->   Operation 30 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %tmp_1, i11 1053, i52 %fz_sig" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:270]   --->   Operation 31 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.06ns)   --->   "%br_ln270 = br void %cleanup214" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:270]   --->   Operation 32 'br' 'br_ln270' <Predicate = true> <Delay = 2.06>

State 3 <SV = 3> <Delay = 2.06>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:477->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:274]   --->   Operation 33 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_2, i63 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:274]   --->   Operation 34 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.06ns)   --->   "%br_ln274 = br void %cleanup214" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:274]   --->   Operation 35 'br' 'br_ln274' <Predicate = true> <Delay = 2.06>

State 4 <SV = 1> <Delay = 4.72>
ST_4 : Operation 36 [1/2] (4.72ns)   --->   "%call_ln296 = call void @generic_fmod<double>_Pipeline_1, i10 %n, i53 %ap_mx, i54 %r_sh_1_loc" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:296]   --->   Operation 36 'call' 'call_ln296' <Predicate = true> <Delay = 4.72> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 2> <Delay = 4.28>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%r_sh_1_loc_load = load i54 %r_sh_1_loc"   --->   Operation 37 'load' 'r_sh_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (3.26ns)   --->   "%icmp_ln319 = icmp_eq  i54 %r_sh_1_loc_load, i54 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:319]   --->   Operation 38 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void %if.end181_ifconv, void %if.then175" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:319]   --->   Operation 39 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.41ns)   --->   "%tmp_5 = ctlz i54 @llvm.ctlz.i54, i54 %r_sh_1_loc_load, i1 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:324]   --->   Operation 40 'ctlz' 'tmp_5' <Predicate = (!icmp_ln319)> <Delay = 2.41> <CoreInst = "ctlz">   --->   Core 133 'ctlz' <Latency = 0> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i54 %tmp_5" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:324]   --->   Operation 41 'trunc' 'trunc_ln324' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = trunc i54 %tmp_5" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:324]   --->   Operation 42 'trunc' 'trunc_ln324_1' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln325 = add i7 %trunc_ln324_1, i7 127" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:325]   --->   Operation 43 'add' 'add_ln325' <Predicate = (!icmp_ln319)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 3> <Delay = 5.56>
ST_6 : Operation 44 [1/1] (1.82ns)   --->   "%icmp_ln325 = icmp_eq  i6 %trunc_ln324, i6 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:325]   --->   Operation 44 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln325_1 = partselect i52 @_ssdm_op_PartSelect.i52.i54.i32.i32, i54 %r_sh_1_loc_load, i32 1, i32 52" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:325]   --->   Operation 45 'partselect' 'trunc_ln325_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln325 = sext i7 %add_ln325" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:325]   --->   Operation 46 'sext' 'sext_ln325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i32 %sext_ln325" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:325]   --->   Operation 47 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (4.61ns)   --->   "%shl_ln325 = shl i54 %r_sh_1_loc_load, i54 %zext_ln325" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:325]   --->   Operation 48 'shl' 'shl_ln325' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty = trunc i54 %shl_ln325" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:325]   --->   Operation 49 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.95ns)   --->   "%ap_mx_2 = select i1 %icmp_ln325, i52 %trunc_ln325_1, i52 %empty" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:325]   --->   Operation 50 'select' 'ap_mx_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 5.52>
ST_7 : Operation 51 [1/1] (1.82ns)   --->   "%sub_ln327 = sub i6 31, i6 %trunc_ln324" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:327]   --->   Operation 51 'sub' 'sub_ln327' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271 & !icmp_ln319)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln327 = sext i6 %sub_ln327" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:327]   --->   Operation 52 'sext' 'sext_ln327' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271 & !icmp_ln319)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.63ns)   --->   "%fz_exp_1 = add i11 %sext_ln327, i11 1023" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:327]   --->   Operation 53 'add' 'fz_exp_1' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271 & !icmp_ln319)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:477->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:335]   --->   Operation 54 'bitselect' 'tmp_4' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271 & !icmp_ln319)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%t_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %tmp_4, i11 %fz_exp_1, i52 %ap_mx_2" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:335]   --->   Operation 55 'bitconcatenate' 't_5' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271 & !icmp_ln319)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (2.06ns)   --->   "%br_ln335 = br void %cleanup214" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:335]   --->   Operation 56 'br' 'br_ln335' <Predicate = (!isF_e_x & !isyBx_e & or_ln267 & or_ln271 & !icmp_ln319)> <Delay = 2.06>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%retval_1_in = phi i64 %t, void %if.then, i64 %t_2, void %if.then70, i64 %t_3, void %if.then82, i64 %t_4, void %if.then175, i64 %t_5, void %if.end181_ifconv, i64 %ret_5, void %if.end"   --->   Operation 57 'phi' 'retval_1_in' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %retval_1_in" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:497->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:335]   --->   Operation 58 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln336 = ret i64 %bitcast_ln497" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:336]   --->   Operation 59 'ret' 'ret_ln336' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.06>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:477->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:322]   --->   Operation 60 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%t_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_3, i63 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:322]   --->   Operation 61 'bitconcatenate' 't_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (2.06ns)   --->   "%br_ln322 = br void %cleanup214" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:322]   --->   Operation 62 'br' 'br_ln322' <Predicate = true> <Delay = 2.06>

State 9 <SV = 3> <Delay = 2.06>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_5, i32 63" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:477->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:261]   --->   Operation 63 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp, i63 9223372036854775807" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:479->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:496->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510->/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:261]   --->   Operation 64 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (2.06ns)   --->   "%br_ln261 = br void %cleanup214" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:261]   --->   Operation 65 'br' 'br_ln261' <Predicate = true> <Delay = 2.06>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read          (read          ) [ 0000000000]
r_sh_1_loc      (alloca        ) [ 0100110000]
ret_5           (bitcast       ) [ 0111111111]
fz_exp          (partselect    ) [ 0000000000]
fz_sig          (trunc         ) [ 0010000000]
isF_e_x         (icmp          ) [ 0111111111]
isyBx_e         (icmp          ) [ 0111111111]
br_ln256        (br            ) [ 0000000000]
br_ln263        (br            ) [ 0111111111]
icmp_ln267      (icmp          ) [ 0000000000]
icmp_ln267_1    (icmp          ) [ 0000000000]
or_ln267        (or            ) [ 0111111111]
br_ln267        (br            ) [ 0000000000]
icmp_ln271      (icmp          ) [ 0000000000]
or_ln271        (or            ) [ 0111111111]
br_ln271        (br            ) [ 0000000000]
fz_exp_cast     (partselect    ) [ 0000000000]
ap_mx           (bitconcatenate) [ 0000100000]
n               (add           ) [ 0000100000]
tmp_1           (bitselect     ) [ 0000000000]
t_2             (bitconcatenate) [ 0111000111]
br_ln270        (br            ) [ 0111000111]
tmp_2           (bitselect     ) [ 0000000000]
t_3             (bitconcatenate) [ 0111000111]
br_ln274        (br            ) [ 0111000111]
call_ln296      (call          ) [ 0000000000]
r_sh_1_loc_load (load          ) [ 0000001000]
icmp_ln319      (icmp          ) [ 0000011110]
br_ln319        (br            ) [ 0000000000]
tmp_5           (ctlz          ) [ 0000000000]
trunc_ln324     (trunc         ) [ 0000001110]
trunc_ln324_1   (trunc         ) [ 0000000000]
add_ln325       (add           ) [ 0000001000]
icmp_ln325      (icmp          ) [ 0000000000]
trunc_ln325_1   (partselect    ) [ 0000000000]
sext_ln325      (sext          ) [ 0000000000]
zext_ln325      (zext          ) [ 0000000000]
shl_ln325       (shl           ) [ 0000000000]
empty           (trunc         ) [ 0000000000]
ap_mx_2         (select        ) [ 0000000100]
sub_ln327       (sub           ) [ 0000000000]
sext_ln327      (sext          ) [ 0000000000]
fz_exp_1        (add           ) [ 0000000000]
tmp_4           (bitselect     ) [ 0000000000]
t_5             (bitconcatenate) [ 0000000000]
br_ln335        (br            ) [ 0000000000]
retval_1_in     (phi           ) [ 0000000100]
bitcast_ln497   (bitcast       ) [ 0000000000]
ret_ln336       (ret           ) [ 0000000000]
tmp_3           (bitselect     ) [ 0000000000]
t_4             (bitconcatenate) [ 0111000111]
br_ln322        (br            ) [ 0111000111]
tmp             (bitselect     ) [ 0000000000]
t               (bitconcatenate) [ 0111000111]
br_ln261        (br            ) [ 0111000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_fmod<double>_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i54"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="r_sh_1_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_sh_1_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="retval_1_in_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="72" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="retval_1_in (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="retval_1_in_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="64" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="4" bw="64" slack="1"/>
<pin id="79" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="64" slack="1"/>
<pin id="81" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="8" bw="64" slack="0"/>
<pin id="83" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="10" bw="64" slack="4"/>
<pin id="85" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_1_in/7 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_generic_fmod_double_Pipeline_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="10" slack="0"/>
<pin id="90" dir="0" index="2" bw="53" slack="0"/>
<pin id="91" dir="0" index="3" bw="54" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln296/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="3"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 tmp_2/3 tmp_4/7 tmp_3/8 tmp/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="ret_5_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_5/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="fz_exp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="fz_exp/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="fz_sig_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="fz_sig/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="isF_e_x_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isF_e_x/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="isyBx_e_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isyBx_e/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln267_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="11" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln267_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="52" slack="0"/>
<pin id="137" dir="0" index="1" bw="52" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="or_ln267_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln267/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln271_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="52" slack="0"/>
<pin id="149" dir="0" index="1" bw="23" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="or_ln271_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln271/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="fz_exp_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="7" slack="0"/>
<pin id="164" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="fz_exp_cast/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="ap_mx_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="53" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="52" slack="0"/>
<pin id="173" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ap_mx/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="n_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="t_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="0" index="3" bw="52" slack="3"/>
<pin id="190" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="t_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_3/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="r_sh_1_loc_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="54" slack="2"/>
<pin id="204" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_sh_1_loc_load/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln319_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="54" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln319/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_5_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="54" slack="0"/>
<pin id="213" dir="0" index="1" bw="54" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln324_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="54" slack="0"/>
<pin id="221" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln324_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="54" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_1/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln325_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln325/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln325_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="1"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln325/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln325_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="52" slack="0"/>
<pin id="240" dir="0" index="1" bw="54" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln325_1/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln325_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln325/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln325_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln325/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="shl_ln325_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="54" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln325/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="empty_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="54" slack="0"/>
<pin id="261" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="ap_mx_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="52" slack="0"/>
<pin id="266" dir="0" index="2" bw="52" slack="0"/>
<pin id="267" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ap_mx_2/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln327_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="2"/>
<pin id="274" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln327/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln327_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln327/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="fz_exp_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="11" slack="0"/>
<pin id="283" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fz_exp_1/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="t_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="11" slack="0"/>
<pin id="290" dir="0" index="3" bw="52" slack="1"/>
<pin id="291" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_5/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="bitcast_ln497_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="t_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_4/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="t_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/9 "/>
</bind>
</comp>

<comp id="316" class="1005" name="r_sh_1_loc_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="54" slack="0"/>
<pin id="318" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opset="r_sh_1_loc "/>
</bind>
</comp>

<comp id="322" class="1005" name="ret_5_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="3"/>
<pin id="324" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="ret_5 "/>
</bind>
</comp>

<comp id="328" class="1005" name="fz_sig_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="52" slack="3"/>
<pin id="330" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="fz_sig "/>
</bind>
</comp>

<comp id="333" class="1005" name="isF_e_x_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="4"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isF_e_x "/>
</bind>
</comp>

<comp id="337" class="1005" name="isyBx_e_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="4"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isyBx_e "/>
</bind>
</comp>

<comp id="341" class="1005" name="or_ln267_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="4"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln267 "/>
</bind>
</comp>

<comp id="345" class="1005" name="or_ln271_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="4"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln271 "/>
</bind>
</comp>

<comp id="349" class="1005" name="ap_mx_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="53" slack="1"/>
<pin id="351" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="ap_mx "/>
</bind>
</comp>

<comp id="354" class="1005" name="n_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="1"/>
<pin id="356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="359" class="1005" name="t_2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="t_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_3 "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln319_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="2"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln319 "/>
</bind>
</comp>

<comp id="376" class="1005" name="trunc_ln324_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="1"/>
<pin id="378" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln324 "/>
</bind>
</comp>

<comp id="382" class="1005" name="add_ln325_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="1"/>
<pin id="384" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln325 "/>
</bind>
</comp>

<comp id="387" class="1005" name="ap_mx_2_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="52" slack="1"/>
<pin id="389" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="ap_mx_2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="t_4_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_4 "/>
</bind>
</comp>

<comp id="397" class="1005" name="t_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="64" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="101" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="105" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="105" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="105" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="113" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="129" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="135" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="113" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="129" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="147" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="101" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="113" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="182"><net_src comp="159" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="94" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="94" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="202" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="211" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="233" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="238" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="94" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="280" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="286" pin="4"/><net_sink comp="73" pin=8"/></net>

<net id="299"><net_src comp="73" pin="12"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="94" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="94" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="60" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="87" pin=3"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="325"><net_src comp="101" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="73" pin=10"/></net>

<net id="331"><net_src comp="113" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="336"><net_src comp="117" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="123" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="141" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="153" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="169" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="357"><net_src comp="178" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="362"><net_src comp="185" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="367"><net_src comp="194" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="375"><net_src comp="205" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="219" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="385"><net_src comp="227" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="390"><net_src comp="263" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="395"><net_src comp="300" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="73" pin=6"/></net>

<net id="400"><net_src comp="308" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: generic_fmod<double> : x | {1 }
  - Chain level:
	State 1
		fz_exp : 1
		fz_sig : 1
		isF_e_x : 2
		isyBx_e : 2
		br_ln256 : 3
		br_ln263 : 3
		icmp_ln267 : 2
		icmp_ln267_1 : 2
		or_ln267 : 3
		br_ln267 : 3
		icmp_ln271 : 2
		or_ln271 : 3
		br_ln271 : 3
		fz_exp_cast : 1
		ap_mx : 2
		n : 2
		call_ln296 : 3
	State 2
		t_2 : 1
	State 3
		t_3 : 1
	State 4
	State 5
		icmp_ln319 : 1
		br_ln319 : 2
		tmp_5 : 1
		trunc_ln324 : 2
		trunc_ln324_1 : 2
		add_ln325 : 3
	State 6
		zext_ln325 : 1
		shl_ln325 : 2
		empty : 3
		ap_mx_2 : 4
	State 7
		sext_ln327 : 1
		fz_exp_1 : 2
		t_5 : 3
		retval_1_in : 4
		bitcast_ln497 : 5
		ret_ln336 : 6
	State 8
		t_4 : 1
	State 9
		t : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|   call   | grp_generic_fmod_double_Pipeline_1_fu_87 |    79   |   295   |
|----------|------------------------------------------|---------|---------|
|          |              isF_e_x_fu_117              |    0    |    12   |
|          |              isyBx_e_fu_123              |    0    |    12   |
|          |             icmp_ln267_fu_129            |    0    |    12   |
|   icmp   |            icmp_ln267_1_fu_135           |    0    |    59   |
|          |             icmp_ln271_fu_147            |    0    |    59   |
|          |             icmp_ln319_fu_205            |    0    |    61   |
|          |             icmp_ln325_fu_233            |    0    |    14   |
|----------|------------------------------------------|---------|---------|
|    shl   |             shl_ln325_fu_254             |    0    |   161   |
|----------|------------------------------------------|---------|---------|
|   ctlz   |               tmp_5_fu_211               |    0    |    77   |
|----------|------------------------------------------|---------|---------|
|  select  |              ap_mx_2_fu_263              |    0    |    52   |
|----------|------------------------------------------|---------|---------|
|          |                 n_fu_178                 |    0    |    13   |
|    add   |             add_ln325_fu_227             |    0    |    14   |
|          |              fz_exp_1_fu_280             |    0    |    12   |
|----------|------------------------------------------|---------|---------|
|    sub   |             sub_ln327_fu_271             |    0    |    14   |
|----------|------------------------------------------|---------|---------|
|    or    |              or_ln267_fu_141             |    0    |    2    |
|          |              or_ln271_fu_153             |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|   read   |             x_read_read_fu_64            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
| bitselect|                 grp_fu_94                |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               fz_exp_fu_105              |    0    |    0    |
|partselect|            fz_exp_cast_fu_159            |    0    |    0    |
|          |           trunc_ln325_1_fu_238           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               fz_sig_fu_113              |    0    |    0    |
|   trunc  |            trunc_ln324_fu_219            |    0    |    0    |
|          |           trunc_ln324_1_fu_223           |    0    |    0    |
|          |               empty_fu_259               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               ap_mx_fu_169               |    0    |    0    |
|          |                t_2_fu_185                |    0    |    0    |
|bitconcatenate|                t_3_fu_194                |    0    |    0    |
|          |                t_5_fu_286                |    0    |    0    |
|          |                t_4_fu_300                |    0    |    0    |
|          |                 t_fu_308                 |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |             sext_ln325_fu_247            |    0    |    0    |
|          |             sext_ln327_fu_276            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln325_fu_250            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    79   |   871   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln325_reg_382 |    7   |
|  ap_mx_2_reg_387  |   52   |
|   ap_mx_reg_349   |   53   |
|   fz_sig_reg_328  |   52   |
| icmp_ln319_reg_372|    1   |
|  isF_e_x_reg_333  |    1   |
|  isyBx_e_reg_337  |    1   |
|     n_reg_354     |   10   |
|  or_ln267_reg_341 |    1   |
|  or_ln271_reg_345 |    1   |
| r_sh_1_loc_reg_316|   54   |
|   ret_5_reg_322   |   64   |
| retval_1_in_reg_70|   64   |
|    t_2_reg_359    |   64   |
|    t_3_reg_364    |   64   |
|    t_4_reg_392    |   64   |
|     t_reg_397     |   64   |
|trunc_ln324_reg_376|    6   |
+-------------------+--------+
|       Total       |   623  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_generic_fmod_double_Pipeline_1_fu_87 |  p1  |   2  |  10  |   20   ||    0    ||    9    |
| grp_generic_fmod_double_Pipeline_1_fu_87 |  p2  |   2  |  53  |   106  ||    0    ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   Total                  |      |      |      |   126  ||  3.176  ||    0    ||    18   |
|------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   79   |   871  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   623  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   702  |   889  |
+-----------+--------+--------+--------+
