#ifndef __MSMHWIOBASE_H__
#define __MSMHWIOBASE_H__
/*
===========================================================================
*/
/**
  @file msmhwiobase.h
  @brief Auto-generated HWIO base include file.
*/
/*
  ===========================================================================

  Copyright (c) 2019 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/core.mpss/3.10/api/systemdrivers/hwio/mdm9205/msmhwiobase.h#6 $
  $DateTime: 2019/01/30 02:50:00 $
  $Author: pwbldsvc $

  ===========================================================================
*/

/*----------------------------------------------------------------------------
 * BASE: XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB
 *--------------------------------------------------------------------------*/

#define XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE                 0xe002e000
#define XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE_SIZE            0x00000400
#define XPU_CFG_PCNOC_CFG_MPU1132_4_M19L12_AHB_BASE_PHYS            0x0002e000

/*----------------------------------------------------------------------------
 * BASE: BIMC_MPU_MPU1132_32_M31L10_AHB
 *--------------------------------------------------------------------------*/

#define BIMC_MPU_MPU1132_32_M31L10_AHB_BASE                         0xe0131000
#define BIMC_MPU_MPU1132_32_M31L10_AHB_BASE_SIZE                    0x00001200
#define BIMC_MPU_MPU1132_32_M31L10_AHB_BASE_PHYS                    0x00031000

/*----------------------------------------------------------------------------
 * BASE: XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB
 *--------------------------------------------------------------------------*/

#define XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE                   0xe0233000
#define XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE_SIZE              0x00000300
#define XPU_CFG_RPM_CFG_MPU1132_2_M21L12_AHB_BASE_PHYS              0x00033000

/*----------------------------------------------------------------------------
 * BASE: OCIMEM_WRAPPER_CSR
 *--------------------------------------------------------------------------*/

#define OCIMEM_WRAPPER_CSR_BASE                                     0xe0350000
#define OCIMEM_WRAPPER_CSR_BASE_SIZE                                0x00004000
#define OCIMEM_WRAPPER_CSR_BASE_PHYS                                0x00050000

/*----------------------------------------------------------------------------
 * BASE: RPM_SS_MSG_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define RPM_SS_MSG_RAM_START_ADDRESS_BASE                           0xe0460000
#define RPM_SS_MSG_RAM_START_ADDRESS_BASE_SIZE                      0x00003000
#define RPM_SS_MSG_RAM_START_ADDRESS_BASE_PHYS                      0x00060000

/*----------------------------------------------------------------------------
 * BASE: MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB
 *--------------------------------------------------------------------------*/

#define MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB_BASE                0xe0588000
#define MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB_BASE_SIZE           0x00000400
#define MPU_BOOT_IMEM_CFG_MPU1132A_4_M31L12_AHB_BASE_PHYS           0x00088000

/*----------------------------------------------------------------------------
 * BASE: MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI
 *--------------------------------------------------------------------------*/

#define MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI_BASE                  0xe068e000
#define MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI_BASE_SIZE             0x00000c00
#define MPU_MSS_Q6_CFG_MPU1132A_20_M31L12_AXI_BASE_PHYS             0x0008e000

/*----------------------------------------------------------------------------
 * BASE: PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB
 *--------------------------------------------------------------------------*/

#define PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB_BASE                   0xe0792000
#define PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB_BASE_SIZE              0x00001200
#define PCNOC_SNOC_MPU_MPU1132_32_M31L10_AHB_BASE_PHYS              0x00092000

/*----------------------------------------------------------------------------
 * BASE: VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128
 *--------------------------------------------------------------------------*/

#define VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE 0xe0896000
#define VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE_SIZE 0x00001000
#define VMIDMT_PCNOC_SNOC_2_CFG_VMIDMT_SMR_128_SSD7_SID7_MA128_BASE_PHYS 0x00096000

/*----------------------------------------------------------------------------
 * BASE: SECURITY_CONTROL
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_BASE                                       0xe09a0000
#define SECURITY_CONTROL_BASE_SIZE                                  0x00010000
#define SECURITY_CONTROL_BASE_PHYS                                  0x000a0000

/*----------------------------------------------------------------------------
 * BASE: QC_DCC_TWIZY_2KB2LL
 *--------------------------------------------------------------------------*/

#define QC_DCC_TWIZY_2KB2LL_BASE                                    0xe0ab0000
#define QC_DCC_TWIZY_2KB2LL_BASE_SIZE                               0x00010000
#define QC_DCC_TWIZY_2KB2LL_BASE_PHYS                               0x000b0000

/*----------------------------------------------------------------------------
 * BASE: PDM_PERPH_WEB
 *--------------------------------------------------------------------------*/

#define PDM_PERPH_WEB_BASE                                          0xe0bc0000
#define PDM_PERPH_WEB_BASE_SIZE                                     0x00014000
#define PDM_PERPH_WEB_BASE_PHYS                                     0x000c0000

/*----------------------------------------------------------------------------
 * BASE: PRNG_PRNG_TOP
 *--------------------------------------------------------------------------*/

#define PRNG_PRNG_TOP_BASE                                          0xe0ce0000
#define PRNG_PRNG_TOP_BASE_SIZE                                     0x00010000
#define PRNG_PRNG_TOP_BASE_PHYS                                     0x000e0000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_START_ADDRESS_BASE_PHYS                            0x00100000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_BASE                                               0xe0d00000
#define BOOT_ROM_BASE_SIZE                                          0x00100000
#define BOOT_ROM_BASE_PHYS                                          0x00100000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_END_ADDRESS_BASE_PHYS                              0x0012bfff

/*----------------------------------------------------------------------------
 * BASE: RPM
 *--------------------------------------------------------------------------*/

#define RPM_BASE                                                    0xe0e00000
#define RPM_BASE_SIZE                                               0x00100000
#define RPM_BASE_PHYS                                               0x00200000

/*----------------------------------------------------------------------------
 * BASE: BIMC
 *--------------------------------------------------------------------------*/

#define BIMC_BASE                                                   0xe0f00000
#define BIMC_BASE_SIZE                                              0x00080000
#define BIMC_BASE_PHYS                                              0x00400000

/*----------------------------------------------------------------------------
 * BASE: MPM2_MPM
 *--------------------------------------------------------------------------*/

#define MPM2_MPM_BASE                                               0xe10a0000
#define MPM2_MPM_BASE_SIZE                                          0x00010000
#define MPM2_MPM_BASE_PHYS                                          0x004a0000

/*----------------------------------------------------------------------------
 * BASE: DEHR_WRAPPER_8K_R01
 *--------------------------------------------------------------------------*/

#define DEHR_WRAPPER_8K_R01_BASE                                    0xe11b0000
#define DEHR_WRAPPER_8K_R01_BASE_SIZE                               0x00008000
#define DEHR_WRAPPER_8K_R01_BASE_PHYS                               0x004b0000

/*----------------------------------------------------------------------------
 * BASE: PC_NOC
 *--------------------------------------------------------------------------*/

#define PC_NOC_BASE                                                 0xe1200000
#define PC_NOC_BASE_SIZE                                            0x00017080
#define PC_NOC_BASE_PHYS                                            0x00500000

/*----------------------------------------------------------------------------
 * BASE: CRYPTO0_CRYPTO_TOP
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_TOP_BASE                                     0xe1300000
#define CRYPTO0_CRYPTO_TOP_BASE_SIZE                                0x00040000
#define CRYPTO0_CRYPTO_TOP_BASE_PHYS                                0x00700000

/*----------------------------------------------------------------------------
 * BASE: TLMM
 *--------------------------------------------------------------------------*/

#define TLMM_BASE                                                   0xe1400000
#define TLMM_BASE_SIZE                                              0x00400000
#define TLMM_BASE_PHYS                                              0x01000000

/*----------------------------------------------------------------------------
 * BASE: CLK_CTL
 *--------------------------------------------------------------------------*/

#define CLK_CTL_BASE                                                0xe1800000
#define CLK_CTL_BASE_SIZE                                           0x00100000
#define CLK_CTL_BASE_PHYS                                           0x01800000

/*----------------------------------------------------------------------------
 * BASE: CORE_TOP_CSR
 *--------------------------------------------------------------------------*/

#define CORE_TOP_CSR_BASE                                           0xe1900000
#define CORE_TOP_CSR_BASE_SIZE                                      0x00100000
#define CORE_TOP_CSR_BASE_PHYS                                      0x01900000

/*----------------------------------------------------------------------------
 * BASE: PMIC_ARB
 *--------------------------------------------------------------------------*/

#define PMIC_ARB_BASE                                               0xe1a00000
#define PMIC_ARB_BASE_SIZE                                          0x01c00000
#define PMIC_ARB_BASE_PHYS                                          0x02000000

/*----------------------------------------------------------------------------
 * BASE: MSS_TOP
 *--------------------------------------------------------------------------*/

#define MSS_TOP_BASE                                                0xec000000
#define MSS_TOP_BASE_SIZE                                           0x00800000
#define MSS_TOP_BASE_PHYS                                           0x04000000

/*----------------------------------------------------------------------------
 * BASE: QDSS_SOC_DBG
 *--------------------------------------------------------------------------*/

#define QDSS_SOC_DBG_BASE                                           0xe3a00000
#define QDSS_SOC_DBG_BASE_SIZE                                      0x01000000
#define QDSS_SOC_DBG_BASE_PHYS                                      0x06000000

/*----------------------------------------------------------------------------
 * BASE: ULTAUDIO_CORE
 *--------------------------------------------------------------------------*/

#define ULTAUDIO_CORE_BASE                                          0xe4a00000
#define ULTAUDIO_CORE_BASE_SIZE                                     0x00020000
#define ULTAUDIO_CORE_BASE_PHYS                                     0x07700000

/*----------------------------------------------------------------------------
 * BASE: BLSP1_BLSP
 *--------------------------------------------------------------------------*/

#define BLSP1_BLSP_BASE                                             0xe4b80000
#define BLSP1_BLSP_BASE_SIZE                                        0x00040000
#define BLSP1_BLSP_BASE_PHYS                                        0x07880000

/*----------------------------------------------------------------------------
 * BASE: PKA_WRAPPER
 *--------------------------------------------------------------------------*/

#define PKA_WRAPPER_BASE                                            0xe4c00000
#define PKA_WRAPPER_BASE_SIZE                                       0x00071100
#define PKA_WRAPPER_BASE_PHYS                                       0x07900000

/*----------------------------------------------------------------------------
 * BASE: QPIC_QPIC_XPU2
 *--------------------------------------------------------------------------*/

#define QPIC_QPIC_XPU2_BASE                                         0xe4d80000
#define QPIC_QPIC_XPU2_BASE_SIZE                                    0x00040000
#define QPIC_QPIC_XPU2_BASE_PHYS                                    0x07980000


#endif /* __MSMHWIOBASE_H__ */
