
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F8)
	S11= FU.OutID1=>A_EX.In                                     Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= LIMMEXT.Out=>B_EX.In                                   Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S16= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F15)
	S18= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F16)
	S19= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S20= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F20)
	S23= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S24= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F23)
	S26= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F27)
	S30= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F30)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F31)
	S34= IR_EX.Out=>FU.IR_EX                                    Premise(F32)
	S35= IR_ID.Out=>FU.IR_ID                                    Premise(F33)
	S36= IR_MEM.Out=>FU.IR_MEM                                  Premise(F34)
	S37= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F35)
	S38= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F36)
	S39= ALU.Out=>FU.InEX                                       Premise(F37)
	S40= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F38)
	S41= GPR.Rdata1=>FU.InID1                                   Premise(F39)
	S42= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F40)
	S43= ALUOut_MEM.Out=>FU.InMEM                               Premise(F41)
	S44= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F42)
	S45= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F43)
	S46= IR_ID.Out25_21=>GPR.RReg1                              Premise(F44)
	S47= IR_WB.Out20_16=>GPR.WReg                               Premise(F45)
	S48= IMMU.Addr=>IAddrReg.In                                 Premise(F46)
	S49= PC.Out=>ICache.IEA                                     Premise(F47)
	S50= ICache.IEA=addr                                        Path(S5,S49)
	S51= ICache.Hit=ICacheHit(addr)                             ICache-Search(S50)
	S52= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S50,S3)
	S53= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S51,S25)
	S54= FU.ICacheHit=ICacheHit(addr)                           Path(S51,S33)
	S55= ICache.Out=>ICacheReg.In                               Premise(F48)
	S56= ICacheReg.In={12,rS,rD,UIMM}                           Path(S52,S55)
	S57= PC.Out=>IMMU.IEA                                       Premise(F49)
	S58= IMMU.IEA=addr                                          Path(S5,S57)
	S59= CP0.ASID=>IMMU.PID                                     Premise(F50)
	S60= IMMU.PID=pid                                           Path(S4,S59)
	S61= IMMU.Addr={pid,addr}                                   IMMU-Search(S60,S58)
	S62= IAddrReg.In={pid,addr}                                 Path(S61,S48)
	S63= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S60,S58)
	S64= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S63,S26)
	S65= IR_MEM.Out=>IR_DMMU1.In                                Premise(F51)
	S66= IR_ID.Out=>IR_EX.In                                    Premise(F52)
	S67= ICache.Out=>IR_ID.In                                   Premise(F53)
	S68= IR_ID.In={12,rS,rD,UIMM}                               Path(S52,S67)
	S69= ICache.Out=>IR_IMMU.In                                 Premise(F54)
	S70= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S52,S69)
	S71= IR_EX.Out=>IR_MEM.In                                   Premise(F55)
	S72= IR_MEM.Out=>IR_WB.In                                   Premise(F56)
	S73= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F57)
	S74= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F58)
	S75= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F59)
	S76= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F60)
	S77= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F61)
	S78= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F62)
	S79= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F63)
	S80= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F64)
	S81= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F65)
	S82= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F66)
	S83= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F67)
	S84= IR_EX.Out31_26=>CU_EX.Op                               Premise(F68)
	S85= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F69)
	S86= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F70)
	S87= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F71)
	S88= IR_ID.Out31_26=>CU_ID.Op                               Premise(F72)
	S89= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F73)
	S90= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F74)
	S91= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F75)
	S92= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F76)
	S93= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F77)
	S94= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F78)
	S95= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F79)
	S96= IR_WB.Out31_26=>CU_WB.Op                               Premise(F80)
	S97= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F81)
	S98= CtrlA_EX=0                                             Premise(F82)
	S99= CtrlB_EX=0                                             Premise(F83)
	S100= CtrlALUOut_MEM=0                                      Premise(F84)
	S101= CtrlALUOut_DMMU1=0                                    Premise(F85)
	S102= CtrlALUOut_DMMU2=0                                    Premise(F86)
	S103= CtrlALUOut_WB=0                                       Premise(F87)
	S104= CtrlA_MEM=0                                           Premise(F88)
	S105= CtrlA_WB=0                                            Premise(F89)
	S106= CtrlB_MEM=0                                           Premise(F90)
	S107= CtrlB_WB=0                                            Premise(F91)
	S108= CtrlICache=0                                          Premise(F92)
	S109= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S108)
	S110= CtrlIMMU=0                                            Premise(F93)
	S111= CtrlIR_DMMU1=0                                        Premise(F94)
	S112= CtrlIR_DMMU2=0                                        Premise(F95)
	S113= CtrlIR_EX=0                                           Premise(F96)
	S114= CtrlIR_ID=1                                           Premise(F97)
	S115= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S68,S114)
	S116= CtrlIR_IMMU=0                                         Premise(F98)
	S117= CtrlIR_MEM=0                                          Premise(F99)
	S118= CtrlIR_WB=0                                           Premise(F100)
	S119= CtrlGPR=0                                             Premise(F101)
	S120= CtrlIAddrReg=0                                        Premise(F102)
	S121= CtrlPC=0                                              Premise(F103)
	S122= CtrlPCInc=1                                           Premise(F104)
	S123= PC[Out]=addr+4                                        PC-Inc(S1,S121,S122)
	S124= PC[CIA]=addr                                          PC-Inc(S1,S121,S122)
	S125= CtrlIMem=0                                            Premise(F105)
	S126= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S125)
	S127= CtrlICacheReg=0                                       Premise(F106)
	S128= CtrlASIDIn=0                                          Premise(F107)
	S129= CtrlCP0=0                                             Premise(F108)
	S130= CP0[ASID]=pid                                         CP0-Hold(S0,S129)
	S131= CtrlEPCIn=0                                           Premise(F109)
	S132= CtrlExCodeIn=0                                        Premise(F110)
	S133= CtrlIRMux=0                                           Premise(F111)
	S134= GPR[rS]=a                                             Premise(F112)

ID	S135= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S115)
	S136= IR_ID.Out31_26=12                                     IR-Out(S115)
	S137= IR_ID.Out25_21=rS                                     IR-Out(S115)
	S138= IR_ID.Out20_16=rD                                     IR-Out(S115)
	S139= IR_ID.Out15_0=UIMM                                    IR-Out(S115)
	S140= PC.Out=addr+4                                         PC-Out(S123)
	S141= PC.CIA=addr                                           PC-Out(S124)
	S142= PC.CIA31_28=addr[31:28]                               PC-Out(S124)
	S143= CP0.ASID=pid                                          CP0-Read-ASID(S130)
	S144= A_EX.Out=>ALU.A                                       Premise(F221)
	S145= B_EX.Out=>ALU.B                                       Premise(F222)
	S146= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F223)
	S147= ALU.Out=>ALUOut_MEM.In                                Premise(F224)
	S148= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F225)
	S149= FU.OutID1=>A_EX.In                                    Premise(F226)
	S150= A_MEM.Out=>A_WB.In                                    Premise(F227)
	S151= LIMMEXT.Out=>B_EX.In                                  Premise(F228)
	S152= B_MEM.Out=>B_WB.In                                    Premise(F229)
	S153= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F230)
	S154= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F231)
	S155= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F232)
	S156= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F233)
	S157= FU.Bub_ID=>CU_ID.Bub                                  Premise(F234)
	S158= FU.Halt_ID=>CU_ID.Halt                                Premise(F235)
	S159= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F236)
	S160= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F237)
	S161= FU.Bub_IF=>CU_IF.Bub                                  Premise(F238)
	S162= FU.Halt_IF=>CU_IF.Halt                                Premise(F239)
	S163= ICache.Hit=>CU_IF.ICacheHit                           Premise(F240)
	S164= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F241)
	S165= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F242)
	S166= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F243)
	S167= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F244)
	S168= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F245)
	S169= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F246)
	S170= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F247)
	S171= ICache.Hit=>FU.ICacheHit                              Premise(F248)
	S172= IR_EX.Out=>FU.IR_EX                                   Premise(F249)
	S173= IR_ID.Out=>FU.IR_ID                                   Premise(F250)
	S174= FU.IR_ID={12,rS,rD,UIMM}                              Path(S135,S173)
	S175= IR_MEM.Out=>FU.IR_MEM                                 Premise(F251)
	S176= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F252)
	S177= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F253)
	S178= ALU.Out=>FU.InEX                                      Premise(F254)
	S179= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F255)
	S180= GPR.Rdata1=>FU.InID1                                  Premise(F256)
	S181= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F257)
	S182= FU.InID1_RReg=rS                                      Path(S137,S181)
	S183= FU.InID2_RReg=5'b00000                                Premise(F258)
	S184= ALUOut_MEM.Out=>FU.InMEM                              Premise(F259)
	S185= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F260)
	S186= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F261)
	S187= IR_ID.Out25_21=>GPR.RReg1                             Premise(F262)
	S188= GPR.RReg1=rS                                          Path(S137,S187)
	S189= GPR.Rdata1=a                                          GPR-Read(S188,S134)
	S190= FU.InID1=a                                            Path(S189,S180)
	S191= FU.OutID1=FU(a)                                       FU-Forward(S190)
	S192= A_EX.In=FU(a)                                         Path(S191,S149)
	S193= IR_WB.Out20_16=>GPR.WReg                              Premise(F263)
	S194= IMMU.Addr=>IAddrReg.In                                Premise(F264)
	S195= PC.Out=>ICache.IEA                                    Premise(F265)
	S196= ICache.IEA=addr+4                                     Path(S140,S195)
	S197= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S196)
	S198= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S197,S163)
	S199= FU.ICacheHit=ICacheHit(addr+4)                        Path(S197,S171)
	S200= ICache.Out=>ICacheReg.In                              Premise(F266)
	S201= PC.Out=>IMMU.IEA                                      Premise(F267)
	S202= IMMU.IEA=addr+4                                       Path(S140,S201)
	S203= CP0.ASID=>IMMU.PID                                    Premise(F268)
	S204= IMMU.PID=pid                                          Path(S143,S203)
	S205= IMMU.Addr={pid,addr+4}                                IMMU-Search(S204,S202)
	S206= IAddrReg.In={pid,addr+4}                              Path(S205,S194)
	S207= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S204,S202)
	S208= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S207,S164)
	S209= IR_MEM.Out=>IR_DMMU1.In                               Premise(F269)
	S210= IR_ID.Out=>IR_EX.In                                   Premise(F270)
	S211= IR_EX.In={12,rS,rD,UIMM}                              Path(S135,S210)
	S212= ICache.Out=>IR_ID.In                                  Premise(F271)
	S213= ICache.Out=>IR_IMMU.In                                Premise(F272)
	S214= IR_EX.Out=>IR_MEM.In                                  Premise(F273)
	S215= IR_MEM.Out=>IR_WB.In                                  Premise(F274)
	S216= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F275)
	S217= LIMMEXT.In=UIMM                                       Path(S139,S216)
	S218= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S217)
	S219= B_EX.In={16{0},UIMM}                                  Path(S218,S151)
	S220= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F276)
	S221= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F277)
	S222= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F278)
	S223= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F279)
	S224= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F280)
	S225= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F281)
	S226= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F282)
	S227= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F283)
	S228= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F284)
	S229= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F285)
	S230= IR_EX.Out31_26=>CU_EX.Op                              Premise(F286)
	S231= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F287)
	S232= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F288)
	S233= CU_ID.IRFunc1=rD                                      Path(S138,S232)
	S234= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F289)
	S235= CU_ID.IRFunc2=rS                                      Path(S137,S234)
	S236= IR_ID.Out31_26=>CU_ID.Op                              Premise(F290)
	S237= CU_ID.Op=12                                           Path(S136,S236)
	S238= CU_ID.Func=alu_add                                    CU_ID(S237)
	S239= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F291)
	S240= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F292)
	S241= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F293)
	S242= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F294)
	S243= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F295)
	S244= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F296)
	S245= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F297)
	S246= IR_WB.Out31_26=>CU_WB.Op                              Premise(F298)
	S247= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F299)
	S248= CtrlA_EX=1                                            Premise(F300)
	S249= [A_EX]=FU(a)                                          A_EX-Write(S192,S248)
	S250= CtrlB_EX=1                                            Premise(F301)
	S251= [B_EX]={16{0},UIMM}                                   B_EX-Write(S219,S250)
	S252= CtrlALUOut_MEM=0                                      Premise(F302)
	S253= CtrlALUOut_DMMU1=0                                    Premise(F303)
	S254= CtrlALUOut_DMMU2=0                                    Premise(F304)
	S255= CtrlALUOut_WB=0                                       Premise(F305)
	S256= CtrlA_MEM=0                                           Premise(F306)
	S257= CtrlA_WB=0                                            Premise(F307)
	S258= CtrlB_MEM=0                                           Premise(F308)
	S259= CtrlB_WB=0                                            Premise(F309)
	S260= CtrlICache=0                                          Premise(F310)
	S261= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S109,S260)
	S262= CtrlIMMU=0                                            Premise(F311)
	S263= CtrlIR_DMMU1=0                                        Premise(F312)
	S264= CtrlIR_DMMU2=0                                        Premise(F313)
	S265= CtrlIR_EX=1                                           Premise(F314)
	S266= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S211,S265)
	S267= CtrlIR_ID=0                                           Premise(F315)
	S268= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S115,S267)
	S269= CtrlIR_IMMU=0                                         Premise(F316)
	S270= CtrlIR_MEM=0                                          Premise(F317)
	S271= CtrlIR_WB=0                                           Premise(F318)
	S272= CtrlGPR=0                                             Premise(F319)
	S273= GPR[rS]=a                                             GPR-Hold(S134,S272)
	S274= CtrlIAddrReg=0                                        Premise(F320)
	S275= CtrlPC=0                                              Premise(F321)
	S276= CtrlPCInc=0                                           Premise(F322)
	S277= PC[CIA]=addr                                          PC-Hold(S124,S276)
	S278= PC[Out]=addr+4                                        PC-Hold(S123,S275,S276)
	S279= CtrlIMem=0                                            Premise(F323)
	S280= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S126,S279)
	S281= CtrlICacheReg=0                                       Premise(F324)
	S282= CtrlASIDIn=0                                          Premise(F325)
	S283= CtrlCP0=0                                             Premise(F326)
	S284= CP0[ASID]=pid                                         CP0-Hold(S130,S283)
	S285= CtrlEPCIn=0                                           Premise(F327)
	S286= CtrlExCodeIn=0                                        Premise(F328)
	S287= CtrlIRMux=0                                           Premise(F329)

EX	S288= A_EX.Out=FU(a)                                        A_EX-Out(S249)
	S289= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S249)
	S290= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S249)
	S291= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S251)
	S292= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S251)
	S293= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S251)
	S294= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S266)
	S295= IR_EX.Out31_26=12                                     IR_EX-Out(S266)
	S296= IR_EX.Out25_21=rS                                     IR_EX-Out(S266)
	S297= IR_EX.Out20_16=rD                                     IR_EX-Out(S266)
	S298= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S266)
	S299= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S268)
	S300= IR_ID.Out31_26=12                                     IR-Out(S268)
	S301= IR_ID.Out25_21=rS                                     IR-Out(S268)
	S302= IR_ID.Out20_16=rD                                     IR-Out(S268)
	S303= IR_ID.Out15_0=UIMM                                    IR-Out(S268)
	S304= PC.CIA=addr                                           PC-Out(S277)
	S305= PC.CIA31_28=addr[31:28]                               PC-Out(S277)
	S306= PC.Out=addr+4                                         PC-Out(S278)
	S307= CP0.ASID=pid                                          CP0-Read-ASID(S284)
	S308= A_EX.Out=>ALU.A                                       Premise(F330)
	S309= ALU.A=FU(a)                                           Path(S288,S308)
	S310= B_EX.Out=>ALU.B                                       Premise(F331)
	S311= ALU.B={16{0},UIMM}                                    Path(S291,S310)
	S312= ALU.Func=6'b000000                                    Premise(F332)
	S313= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S309,S311)
	S314= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S309,S311)
	S315= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S309,S311)
	S316= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S309,S311)
	S317= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S309,S311)
	S318= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F333)
	S319= ALU.Out=>ALUOut_MEM.In                                Premise(F334)
	S320= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S313,S319)
	S321= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F335)
	S322= FU.OutID1=>A_EX.In                                    Premise(F336)
	S323= A_MEM.Out=>A_WB.In                                    Premise(F337)
	S324= LIMMEXT.Out=>B_EX.In                                  Premise(F338)
	S325= B_MEM.Out=>B_WB.In                                    Premise(F339)
	S326= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F340)
	S327= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F341)
	S328= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F342)
	S329= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F343)
	S330= FU.Bub_ID=>CU_ID.Bub                                  Premise(F344)
	S331= FU.Halt_ID=>CU_ID.Halt                                Premise(F345)
	S332= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F346)
	S333= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F347)
	S334= FU.Bub_IF=>CU_IF.Bub                                  Premise(F348)
	S335= FU.Halt_IF=>CU_IF.Halt                                Premise(F349)
	S336= ICache.Hit=>CU_IF.ICacheHit                           Premise(F350)
	S337= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F351)
	S338= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F352)
	S339= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F353)
	S340= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F354)
	S341= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F355)
	S342= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F356)
	S343= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F357)
	S344= ICache.Hit=>FU.ICacheHit                              Premise(F358)
	S345= IR_EX.Out=>FU.IR_EX                                   Premise(F359)
	S346= FU.IR_EX={12,rS,rD,UIMM}                              Path(S294,S345)
	S347= IR_ID.Out=>FU.IR_ID                                   Premise(F360)
	S348= FU.IR_ID={12,rS,rD,UIMM}                              Path(S299,S347)
	S349= IR_MEM.Out=>FU.IR_MEM                                 Premise(F361)
	S350= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F362)
	S351= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F363)
	S352= ALU.Out=>FU.InEX                                      Premise(F364)
	S353= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S313,S352)
	S354= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F365)
	S355= FU.InEX_WReg=rD                                       Path(S297,S354)
	S356= GPR.Rdata1=>FU.InID1                                  Premise(F366)
	S357= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F367)
	S358= FU.InID1_RReg=rS                                      Path(S301,S357)
	S359= ALUOut_MEM.Out=>FU.InMEM                              Premise(F368)
	S360= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F369)
	S361= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F370)
	S362= IR_ID.Out25_21=>GPR.RReg1                             Premise(F371)
	S363= GPR.RReg1=rS                                          Path(S301,S362)
	S364= GPR.Rdata1=a                                          GPR-Read(S363,S273)
	S365= FU.InID1=a                                            Path(S364,S356)
	S366= FU.OutID1=FU(a)                                       FU-Forward(S365)
	S367= A_EX.In=FU(a)                                         Path(S366,S322)
	S368= IR_WB.Out20_16=>GPR.WReg                              Premise(F372)
	S369= IMMU.Addr=>IAddrReg.In                                Premise(F373)
	S370= PC.Out=>ICache.IEA                                    Premise(F374)
	S371= ICache.IEA=addr+4                                     Path(S306,S370)
	S372= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S371)
	S373= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S372,S336)
	S374= FU.ICacheHit=ICacheHit(addr+4)                        Path(S372,S344)
	S375= ICache.Out=>ICacheReg.In                              Premise(F375)
	S376= PC.Out=>IMMU.IEA                                      Premise(F376)
	S377= IMMU.IEA=addr+4                                       Path(S306,S376)
	S378= CP0.ASID=>IMMU.PID                                    Premise(F377)
	S379= IMMU.PID=pid                                          Path(S307,S378)
	S380= IMMU.Addr={pid,addr+4}                                IMMU-Search(S379,S377)
	S381= IAddrReg.In={pid,addr+4}                              Path(S380,S369)
	S382= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S379,S377)
	S383= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S382,S337)
	S384= IR_MEM.Out=>IR_DMMU1.In                               Premise(F378)
	S385= IR_ID.Out=>IR_EX.In                                   Premise(F379)
	S386= IR_EX.In={12,rS,rD,UIMM}                              Path(S299,S385)
	S387= ICache.Out=>IR_ID.In                                  Premise(F380)
	S388= ICache.Out=>IR_IMMU.In                                Premise(F381)
	S389= IR_EX.Out=>IR_MEM.In                                  Premise(F382)
	S390= IR_MEM.In={12,rS,rD,UIMM}                             Path(S294,S389)
	S391= IR_MEM.Out=>IR_WB.In                                  Premise(F383)
	S392= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F384)
	S393= LIMMEXT.In=UIMM                                       Path(S303,S392)
	S394= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S393)
	S395= B_EX.In={16{0},UIMM}                                  Path(S394,S324)
	S396= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F385)
	S397= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F386)
	S398= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F387)
	S399= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F388)
	S400= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F389)
	S401= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F390)
	S402= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F391)
	S403= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F392)
	S404= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F393)
	S405= CU_EX.IRFunc1=rD                                      Path(S297,S404)
	S406= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F394)
	S407= CU_EX.IRFunc2=rS                                      Path(S296,S406)
	S408= IR_EX.Out31_26=>CU_EX.Op                              Premise(F395)
	S409= CU_EX.Op=12                                           Path(S295,S408)
	S410= CU_EX.Func=alu_add                                    CU_EX(S409)
	S411= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F396)
	S412= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F397)
	S413= CU_ID.IRFunc1=rD                                      Path(S302,S412)
	S414= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F398)
	S415= CU_ID.IRFunc2=rS                                      Path(S301,S414)
	S416= IR_ID.Out31_26=>CU_ID.Op                              Premise(F399)
	S417= CU_ID.Op=12                                           Path(S300,S416)
	S418= CU_ID.Func=alu_add                                    CU_ID(S417)
	S419= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F400)
	S420= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F401)
	S421= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F402)
	S422= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F403)
	S423= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F404)
	S424= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F405)
	S425= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F406)
	S426= IR_WB.Out31_26=>CU_WB.Op                              Premise(F407)
	S427= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F408)
	S428= CtrlA_EX=0                                            Premise(F409)
	S429= [A_EX]=FU(a)                                          A_EX-Hold(S249,S428)
	S430= CtrlB_EX=0                                            Premise(F410)
	S431= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S251,S430)
	S432= CtrlALUOut_MEM=1                                      Premise(F411)
	S433= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S320,S432)
	S434= CtrlALUOut_DMMU1=0                                    Premise(F412)
	S435= CtrlALUOut_DMMU2=0                                    Premise(F413)
	S436= CtrlALUOut_WB=0                                       Premise(F414)
	S437= CtrlA_MEM=0                                           Premise(F415)
	S438= CtrlA_WB=0                                            Premise(F416)
	S439= CtrlB_MEM=0                                           Premise(F417)
	S440= CtrlB_WB=0                                            Premise(F418)
	S441= CtrlICache=0                                          Premise(F419)
	S442= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S261,S441)
	S443= CtrlIMMU=0                                            Premise(F420)
	S444= CtrlIR_DMMU1=0                                        Premise(F421)
	S445= CtrlIR_DMMU2=0                                        Premise(F422)
	S446= CtrlIR_EX=0                                           Premise(F423)
	S447= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S266,S446)
	S448= CtrlIR_ID=0                                           Premise(F424)
	S449= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S268,S448)
	S450= CtrlIR_IMMU=0                                         Premise(F425)
	S451= CtrlIR_MEM=1                                          Premise(F426)
	S452= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S390,S451)
	S453= CtrlIR_WB=0                                           Premise(F427)
	S454= CtrlGPR=0                                             Premise(F428)
	S455= GPR[rS]=a                                             GPR-Hold(S273,S454)
	S456= CtrlIAddrReg=0                                        Premise(F429)
	S457= CtrlPC=0                                              Premise(F430)
	S458= CtrlPCInc=0                                           Premise(F431)
	S459= PC[CIA]=addr                                          PC-Hold(S277,S458)
	S460= PC[Out]=addr+4                                        PC-Hold(S278,S457,S458)
	S461= CtrlIMem=0                                            Premise(F432)
	S462= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S280,S461)
	S463= CtrlICacheReg=0                                       Premise(F433)
	S464= CtrlASIDIn=0                                          Premise(F434)
	S465= CtrlCP0=0                                             Premise(F435)
	S466= CP0[ASID]=pid                                         CP0-Hold(S284,S465)
	S467= CtrlEPCIn=0                                           Premise(F436)
	S468= CtrlExCodeIn=0                                        Premise(F437)
	S469= CtrlIRMux=0                                           Premise(F438)

MEM	S470= A_EX.Out=FU(a)                                        A_EX-Out(S429)
	S471= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S429)
	S472= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S429)
	S473= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S431)
	S474= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S431)
	S475= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S431)
	S476= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S433)
	S477= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S433)
	S478= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S433)
	S479= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S447)
	S480= IR_EX.Out31_26=12                                     IR_EX-Out(S447)
	S481= IR_EX.Out25_21=rS                                     IR_EX-Out(S447)
	S482= IR_EX.Out20_16=rD                                     IR_EX-Out(S447)
	S483= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S447)
	S484= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S449)
	S485= IR_ID.Out31_26=12                                     IR-Out(S449)
	S486= IR_ID.Out25_21=rS                                     IR-Out(S449)
	S487= IR_ID.Out20_16=rD                                     IR-Out(S449)
	S488= IR_ID.Out15_0=UIMM                                    IR-Out(S449)
	S489= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S452)
	S490= IR_MEM.Out31_26=12                                    IR_MEM-Out(S452)
	S491= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S452)
	S492= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S452)
	S493= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S452)
	S494= PC.CIA=addr                                           PC-Out(S459)
	S495= PC.CIA31_28=addr[31:28]                               PC-Out(S459)
	S496= PC.Out=addr+4                                         PC-Out(S460)
	S497= CP0.ASID=pid                                          CP0-Read-ASID(S466)
	S498= A_EX.Out=>ALU.A                                       Premise(F439)
	S499= ALU.A=FU(a)                                           Path(S470,S498)
	S500= B_EX.Out=>ALU.B                                       Premise(F440)
	S501= ALU.B={16{0},UIMM}                                    Path(S473,S500)
	S502= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F441)
	S503= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S476,S502)
	S504= ALU.Out=>ALUOut_MEM.In                                Premise(F442)
	S505= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F443)
	S506= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S476,S505)
	S507= FU.OutID1=>A_EX.In                                    Premise(F444)
	S508= A_MEM.Out=>A_WB.In                                    Premise(F445)
	S509= LIMMEXT.Out=>B_EX.In                                  Premise(F446)
	S510= B_MEM.Out=>B_WB.In                                    Premise(F447)
	S511= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F448)
	S512= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F449)
	S513= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F450)
	S514= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F451)
	S515= FU.Bub_ID=>CU_ID.Bub                                  Premise(F452)
	S516= FU.Halt_ID=>CU_ID.Halt                                Premise(F453)
	S517= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F454)
	S518= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F455)
	S519= FU.Bub_IF=>CU_IF.Bub                                  Premise(F456)
	S520= FU.Halt_IF=>CU_IF.Halt                                Premise(F457)
	S521= ICache.Hit=>CU_IF.ICacheHit                           Premise(F458)
	S522= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F459)
	S523= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F460)
	S524= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F461)
	S525= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F462)
	S526= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F463)
	S527= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F464)
	S528= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F465)
	S529= ICache.Hit=>FU.ICacheHit                              Premise(F466)
	S530= IR_EX.Out=>FU.IR_EX                                   Premise(F467)
	S531= FU.IR_EX={12,rS,rD,UIMM}                              Path(S479,S530)
	S532= IR_ID.Out=>FU.IR_ID                                   Premise(F468)
	S533= FU.IR_ID={12,rS,rD,UIMM}                              Path(S484,S532)
	S534= IR_MEM.Out=>FU.IR_MEM                                 Premise(F469)
	S535= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S489,S534)
	S536= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F470)
	S537= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F471)
	S538= ALU.Out=>FU.InEX                                      Premise(F472)
	S539= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F473)
	S540= FU.InEX_WReg=rD                                       Path(S482,S539)
	S541= GPR.Rdata1=>FU.InID1                                  Premise(F474)
	S542= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F475)
	S543= FU.InID1_RReg=rS                                      Path(S486,S542)
	S544= ALUOut_MEM.Out=>FU.InMEM                              Premise(F476)
	S545= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S476,S544)
	S546= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F477)
	S547= FU.InMEM_WReg=rD                                      Path(S492,S546)
	S548= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F478)
	S549= IR_ID.Out25_21=>GPR.RReg1                             Premise(F479)
	S550= GPR.RReg1=rS                                          Path(S486,S549)
	S551= GPR.Rdata1=a                                          GPR-Read(S550,S455)
	S552= FU.InID1=a                                            Path(S551,S541)
	S553= FU.OutID1=FU(a)                                       FU-Forward(S552)
	S554= A_EX.In=FU(a)                                         Path(S553,S507)
	S555= IR_WB.Out20_16=>GPR.WReg                              Premise(F480)
	S556= IMMU.Addr=>IAddrReg.In                                Premise(F481)
	S557= PC.Out=>ICache.IEA                                    Premise(F482)
	S558= ICache.IEA=addr+4                                     Path(S496,S557)
	S559= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S558)
	S560= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S559,S521)
	S561= FU.ICacheHit=ICacheHit(addr+4)                        Path(S559,S529)
	S562= ICache.Out=>ICacheReg.In                              Premise(F483)
	S563= PC.Out=>IMMU.IEA                                      Premise(F484)
	S564= IMMU.IEA=addr+4                                       Path(S496,S563)
	S565= CP0.ASID=>IMMU.PID                                    Premise(F485)
	S566= IMMU.PID=pid                                          Path(S497,S565)
	S567= IMMU.Addr={pid,addr+4}                                IMMU-Search(S566,S564)
	S568= IAddrReg.In={pid,addr+4}                              Path(S567,S556)
	S569= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S566,S564)
	S570= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S569,S522)
	S571= IR_MEM.Out=>IR_DMMU1.In                               Premise(F486)
	S572= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S489,S571)
	S573= IR_ID.Out=>IR_EX.In                                   Premise(F487)
	S574= IR_EX.In={12,rS,rD,UIMM}                              Path(S484,S573)
	S575= ICache.Out=>IR_ID.In                                  Premise(F488)
	S576= ICache.Out=>IR_IMMU.In                                Premise(F489)
	S577= IR_EX.Out=>IR_MEM.In                                  Premise(F490)
	S578= IR_MEM.In={12,rS,rD,UIMM}                             Path(S479,S577)
	S579= IR_MEM.Out=>IR_WB.In                                  Premise(F491)
	S580= IR_WB.In={12,rS,rD,UIMM}                              Path(S489,S579)
	S581= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F492)
	S582= LIMMEXT.In=UIMM                                       Path(S488,S581)
	S583= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S582)
	S584= B_EX.In={16{0},UIMM}                                  Path(S583,S509)
	S585= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F493)
	S586= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F494)
	S587= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F495)
	S588= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F496)
	S589= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F497)
	S590= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F498)
	S591= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F499)
	S592= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F500)
	S593= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F501)
	S594= CU_EX.IRFunc1=rD                                      Path(S482,S593)
	S595= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F502)
	S596= CU_EX.IRFunc2=rS                                      Path(S481,S595)
	S597= IR_EX.Out31_26=>CU_EX.Op                              Premise(F503)
	S598= CU_EX.Op=12                                           Path(S480,S597)
	S599= CU_EX.Func=alu_add                                    CU_EX(S598)
	S600= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F504)
	S601= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F505)
	S602= CU_ID.IRFunc1=rD                                      Path(S487,S601)
	S603= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F506)
	S604= CU_ID.IRFunc2=rS                                      Path(S486,S603)
	S605= IR_ID.Out31_26=>CU_ID.Op                              Premise(F507)
	S606= CU_ID.Op=12                                           Path(S485,S605)
	S607= CU_ID.Func=alu_add                                    CU_ID(S606)
	S608= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F508)
	S609= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F509)
	S610= CU_MEM.IRFunc1=rD                                     Path(S492,S609)
	S611= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F510)
	S612= CU_MEM.IRFunc2=rS                                     Path(S491,S611)
	S613= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F511)
	S614= CU_MEM.Op=12                                          Path(S490,S613)
	S615= CU_MEM.Func=alu_add                                   CU_MEM(S614)
	S616= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F512)
	S617= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F513)
	S618= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F514)
	S619= IR_WB.Out31_26=>CU_WB.Op                              Premise(F515)
	S620= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F516)
	S621= CtrlA_EX=0                                            Premise(F517)
	S622= [A_EX]=FU(a)                                          A_EX-Hold(S429,S621)
	S623= CtrlB_EX=0                                            Premise(F518)
	S624= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S431,S623)
	S625= CtrlALUOut_MEM=0                                      Premise(F519)
	S626= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S433,S625)
	S627= CtrlALUOut_DMMU1=1                                    Premise(F520)
	S628= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Write(S503,S627)
	S629= CtrlALUOut_DMMU2=0                                    Premise(F521)
	S630= CtrlALUOut_WB=1                                       Premise(F522)
	S631= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S506,S630)
	S632= CtrlA_MEM=0                                           Premise(F523)
	S633= CtrlA_WB=1                                            Premise(F524)
	S634= CtrlB_MEM=0                                           Premise(F525)
	S635= CtrlB_WB=1                                            Premise(F526)
	S636= CtrlICache=0                                          Premise(F527)
	S637= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S442,S636)
	S638= CtrlIMMU=0                                            Premise(F528)
	S639= CtrlIR_DMMU1=1                                        Premise(F529)
	S640= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Write(S572,S639)
	S641= CtrlIR_DMMU2=0                                        Premise(F530)
	S642= CtrlIR_EX=0                                           Premise(F531)
	S643= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S447,S642)
	S644= CtrlIR_ID=0                                           Premise(F532)
	S645= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S449,S644)
	S646= CtrlIR_IMMU=0                                         Premise(F533)
	S647= CtrlIR_MEM=0                                          Premise(F534)
	S648= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S452,S647)
	S649= CtrlIR_WB=1                                           Premise(F535)
	S650= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S580,S649)
	S651= CtrlGPR=0                                             Premise(F536)
	S652= GPR[rS]=a                                             GPR-Hold(S455,S651)
	S653= CtrlIAddrReg=0                                        Premise(F537)
	S654= CtrlPC=0                                              Premise(F538)
	S655= CtrlPCInc=0                                           Premise(F539)
	S656= PC[CIA]=addr                                          PC-Hold(S459,S655)
	S657= PC[Out]=addr+4                                        PC-Hold(S460,S654,S655)
	S658= CtrlIMem=0                                            Premise(F540)
	S659= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S462,S658)
	S660= CtrlICacheReg=0                                       Premise(F541)
	S661= CtrlASIDIn=0                                          Premise(F542)
	S662= CtrlCP0=0                                             Premise(F543)
	S663= CP0[ASID]=pid                                         CP0-Hold(S466,S662)
	S664= CtrlEPCIn=0                                           Premise(F544)
	S665= CtrlExCodeIn=0                                        Premise(F545)
	S666= CtrlIRMux=0                                           Premise(F546)

WB	S667= A_EX.Out=FU(a)                                        A_EX-Out(S622)
	S668= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S622)
	S669= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S622)
	S670= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S624)
	S671= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S624)
	S672= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S624)
	S673= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S626)
	S674= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S626)
	S675= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S626)
	S676= ALUOut_DMMU1.Out=FU(a)&{16{0},UIMM}                   ALUOut_DMMU1-Out(S628)
	S677= ALUOut_DMMU1.Out1_0={FU(a)&{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S628)
	S678= ALUOut_DMMU1.Out4_0={FU(a)&{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S628)
	S679= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                      ALUOut_WB-Out(S631)
	S680= ALUOut_WB.Out1_0={FU(a)&{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S631)
	S681= ALUOut_WB.Out4_0={FU(a)&{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S631)
	S682= IR_DMMU1.Out={12,rS,rD,UIMM}                          IR_DMMU1-Out(S640)
	S683= IR_DMMU1.Out31_26=12                                  IR_DMMU1-Out(S640)
	S684= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S640)
	S685= IR_DMMU1.Out20_16=rD                                  IR_DMMU1-Out(S640)
	S686= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S640)
	S687= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S643)
	S688= IR_EX.Out31_26=12                                     IR_EX-Out(S643)
	S689= IR_EX.Out25_21=rS                                     IR_EX-Out(S643)
	S690= IR_EX.Out20_16=rD                                     IR_EX-Out(S643)
	S691= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S643)
	S692= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S645)
	S693= IR_ID.Out31_26=12                                     IR-Out(S645)
	S694= IR_ID.Out25_21=rS                                     IR-Out(S645)
	S695= IR_ID.Out20_16=rD                                     IR-Out(S645)
	S696= IR_ID.Out15_0=UIMM                                    IR-Out(S645)
	S697= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S648)
	S698= IR_MEM.Out31_26=12                                    IR_MEM-Out(S648)
	S699= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S648)
	S700= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S648)
	S701= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S648)
	S702= IR_WB.Out={12,rS,rD,UIMM}                             IR-Out(S650)
	S703= IR_WB.Out31_26=12                                     IR-Out(S650)
	S704= IR_WB.Out25_21=rS                                     IR-Out(S650)
	S705= IR_WB.Out20_16=rD                                     IR-Out(S650)
	S706= IR_WB.Out15_0=UIMM                                    IR-Out(S650)
	S707= PC.CIA=addr                                           PC-Out(S656)
	S708= PC.CIA31_28=addr[31:28]                               PC-Out(S656)
	S709= PC.Out=addr+4                                         PC-Out(S657)
	S710= CP0.ASID=pid                                          CP0-Read-ASID(S663)
	S711= A_EX.Out=>ALU.A                                       Premise(F763)
	S712= ALU.A=FU(a)                                           Path(S667,S711)
	S713= B_EX.Out=>ALU.B                                       Premise(F764)
	S714= ALU.B={16{0},UIMM}                                    Path(S670,S713)
	S715= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F765)
	S716= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S673,S715)
	S717= ALU.Out=>ALUOut_MEM.In                                Premise(F766)
	S718= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F767)
	S719= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S673,S718)
	S720= FU.OutID1=>A_EX.In                                    Premise(F768)
	S721= A_MEM.Out=>A_WB.In                                    Premise(F769)
	S722= LIMMEXT.Out=>B_EX.In                                  Premise(F770)
	S723= B_MEM.Out=>B_WB.In                                    Premise(F771)
	S724= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F772)
	S725= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F773)
	S726= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F774)
	S727= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F775)
	S728= FU.Bub_ID=>CU_ID.Bub                                  Premise(F776)
	S729= FU.Halt_ID=>CU_ID.Halt                                Premise(F777)
	S730= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F778)
	S731= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F779)
	S732= FU.Bub_IF=>CU_IF.Bub                                  Premise(F780)
	S733= FU.Halt_IF=>CU_IF.Halt                                Premise(F781)
	S734= ICache.Hit=>CU_IF.ICacheHit                           Premise(F782)
	S735= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F783)
	S736= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F784)
	S737= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F785)
	S738= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F786)
	S739= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F787)
	S740= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F788)
	S741= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F789)
	S742= ICache.Hit=>FU.ICacheHit                              Premise(F790)
	S743= IR_EX.Out=>FU.IR_EX                                   Premise(F791)
	S744= FU.IR_EX={12,rS,rD,UIMM}                              Path(S687,S743)
	S745= IR_ID.Out=>FU.IR_ID                                   Premise(F792)
	S746= FU.IR_ID={12,rS,rD,UIMM}                              Path(S692,S745)
	S747= IR_MEM.Out=>FU.IR_MEM                                 Premise(F793)
	S748= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S697,S747)
	S749= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F794)
	S750= FU.InDMMU1_WReg=rD                                    Path(S685,S749)
	S751= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F795)
	S752= ALU.Out=>FU.InEX                                      Premise(F796)
	S753= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F797)
	S754= FU.InEX_WReg=rD                                       Path(S690,S753)
	S755= GPR.Rdata1=>FU.InID1                                  Premise(F798)
	S756= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F799)
	S757= FU.InID1_RReg=rS                                      Path(S694,S756)
	S758= ALUOut_MEM.Out=>FU.InMEM                              Premise(F800)
	S759= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S673,S758)
	S760= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F801)
	S761= FU.InMEM_WReg=rD                                      Path(S700,S760)
	S762= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F802)
	S763= FU.InWB_WReg=rD                                       Path(S705,S762)
	S764= IR_ID.Out25_21=>GPR.RReg1                             Premise(F803)
	S765= GPR.RReg1=rS                                          Path(S694,S764)
	S766= GPR.Rdata1=a                                          GPR-Read(S765,S652)
	S767= FU.InID1=a                                            Path(S766,S755)
	S768= FU.OutID1=FU(a)                                       FU-Forward(S767)
	S769= A_EX.In=FU(a)                                         Path(S768,S720)
	S770= IR_WB.Out20_16=>GPR.WReg                              Premise(F804)
	S771= GPR.WReg=rD                                           Path(S705,S770)
	S772= IMMU.Addr=>IAddrReg.In                                Premise(F805)
	S773= PC.Out=>ICache.IEA                                    Premise(F806)
	S774= ICache.IEA=addr+4                                     Path(S709,S773)
	S775= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S774)
	S776= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S775,S734)
	S777= FU.ICacheHit=ICacheHit(addr+4)                        Path(S775,S742)
	S778= ICache.Out=>ICacheReg.In                              Premise(F807)
	S779= PC.Out=>IMMU.IEA                                      Premise(F808)
	S780= IMMU.IEA=addr+4                                       Path(S709,S779)
	S781= CP0.ASID=>IMMU.PID                                    Premise(F809)
	S782= IMMU.PID=pid                                          Path(S710,S781)
	S783= IMMU.Addr={pid,addr+4}                                IMMU-Search(S782,S780)
	S784= IAddrReg.In={pid,addr+4}                              Path(S783,S772)
	S785= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S782,S780)
	S786= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S785,S735)
	S787= IR_MEM.Out=>IR_DMMU1.In                               Premise(F810)
	S788= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S697,S787)
	S789= IR_ID.Out=>IR_EX.In                                   Premise(F811)
	S790= IR_EX.In={12,rS,rD,UIMM}                              Path(S692,S789)
	S791= ICache.Out=>IR_ID.In                                  Premise(F812)
	S792= ICache.Out=>IR_IMMU.In                                Premise(F813)
	S793= IR_EX.Out=>IR_MEM.In                                  Premise(F814)
	S794= IR_MEM.In={12,rS,rD,UIMM}                             Path(S687,S793)
	S795= IR_MEM.Out=>IR_WB.In                                  Premise(F815)
	S796= IR_WB.In={12,rS,rD,UIMM}                              Path(S697,S795)
	S797= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F816)
	S798= LIMMEXT.In=UIMM                                       Path(S696,S797)
	S799= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S798)
	S800= B_EX.In={16{0},UIMM}                                  Path(S799,S722)
	S801= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F817)
	S802= CU_DMMU1.IRFunc1=rD                                   Path(S685,S801)
	S803= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F818)
	S804= CU_DMMU1.IRFunc2=rS                                   Path(S684,S803)
	S805= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F819)
	S806= CU_DMMU1.Op=12                                        Path(S683,S805)
	S807= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S806)
	S808= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F820)
	S809= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F821)
	S810= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F822)
	S811= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F823)
	S812= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F824)
	S813= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F825)
	S814= CU_EX.IRFunc1=rD                                      Path(S690,S813)
	S815= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F826)
	S816= CU_EX.IRFunc2=rS                                      Path(S689,S815)
	S817= IR_EX.Out31_26=>CU_EX.Op                              Premise(F827)
	S818= CU_EX.Op=12                                           Path(S688,S817)
	S819= CU_EX.Func=alu_add                                    CU_EX(S818)
	S820= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F828)
	S821= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F829)
	S822= CU_ID.IRFunc1=rD                                      Path(S695,S821)
	S823= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F830)
	S824= CU_ID.IRFunc2=rS                                      Path(S694,S823)
	S825= IR_ID.Out31_26=>CU_ID.Op                              Premise(F831)
	S826= CU_ID.Op=12                                           Path(S693,S825)
	S827= CU_ID.Func=alu_add                                    CU_ID(S826)
	S828= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F832)
	S829= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F833)
	S830= CU_MEM.IRFunc1=rD                                     Path(S700,S829)
	S831= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F834)
	S832= CU_MEM.IRFunc2=rS                                     Path(S699,S831)
	S833= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F835)
	S834= CU_MEM.Op=12                                          Path(S698,S833)
	S835= CU_MEM.Func=alu_add                                   CU_MEM(S834)
	S836= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F836)
	S837= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F837)
	S838= CU_WB.IRFunc1=rD                                      Path(S705,S837)
	S839= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F838)
	S840= CU_WB.IRFunc2=rS                                      Path(S704,S839)
	S841= IR_WB.Out31_26=>CU_WB.Op                              Premise(F839)
	S842= CU_WB.Op=12                                           Path(S703,S841)
	S843= CU_WB.Func=alu_add                                    CU_WB(S842)
	S844= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F840)
	S845= CtrlA_EX=0                                            Premise(F841)
	S846= [A_EX]=FU(a)                                          A_EX-Hold(S622,S845)
	S847= CtrlB_EX=0                                            Premise(F842)
	S848= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S624,S847)
	S849= CtrlALUOut_MEM=0                                      Premise(F843)
	S850= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S626,S849)
	S851= CtrlALUOut_DMMU1=0                                    Premise(F844)
	S852= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S628,S851)
	S853= CtrlALUOut_DMMU2=0                                    Premise(F845)
	S854= CtrlALUOut_WB=0                                       Premise(F846)
	S855= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S631,S854)
	S856= CtrlA_MEM=0                                           Premise(F847)
	S857= CtrlA_WB=0                                            Premise(F848)
	S858= CtrlB_MEM=0                                           Premise(F849)
	S859= CtrlB_WB=0                                            Premise(F850)
	S860= CtrlICache=0                                          Premise(F851)
	S861= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S637,S860)
	S862= CtrlIMMU=0                                            Premise(F852)
	S863= CtrlIR_DMMU1=0                                        Premise(F853)
	S864= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S640,S863)
	S865= CtrlIR_DMMU2=0                                        Premise(F854)
	S866= CtrlIR_EX=0                                           Premise(F855)
	S867= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S643,S866)
	S868= CtrlIR_ID=0                                           Premise(F856)
	S869= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S645,S868)
	S870= CtrlIR_IMMU=0                                         Premise(F857)
	S871= CtrlIR_MEM=0                                          Premise(F858)
	S872= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S648,S871)
	S873= CtrlIR_WB=0                                           Premise(F859)
	S874= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S650,S873)
	S875= CtrlGPR=1                                             Premise(F860)
	S876= CtrlIAddrReg=0                                        Premise(F861)
	S877= CtrlPC=0                                              Premise(F862)
	S878= CtrlPCInc=0                                           Premise(F863)
	S879= PC[CIA]=addr                                          PC-Hold(S656,S878)
	S880= PC[Out]=addr+4                                        PC-Hold(S657,S877,S878)
	S881= CtrlIMem=0                                            Premise(F864)
	S882= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S659,S881)
	S883= CtrlICacheReg=0                                       Premise(F865)
	S884= CtrlASIDIn=0                                          Premise(F866)
	S885= CtrlCP0=0                                             Premise(F867)
	S886= CP0[ASID]=pid                                         CP0-Hold(S663,S885)
	S887= CtrlEPCIn=0                                           Premise(F868)
	S888= CtrlExCodeIn=0                                        Premise(F869)
	S889= CtrlIRMux=0                                           Premise(F870)

POST	S846= [A_EX]=FU(a)                                          A_EX-Hold(S622,S845)
	S848= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S624,S847)
	S850= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S626,S849)
	S852= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S628,S851)
	S855= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S631,S854)
	S861= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S637,S860)
	S864= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S640,S863)
	S867= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S643,S866)
	S869= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S645,S868)
	S872= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S648,S871)
	S874= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S650,S873)
	S879= PC[CIA]=addr                                          PC-Hold(S656,S878)
	S880= PC[Out]=addr+4                                        PC-Hold(S657,S877,S878)
	S882= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S659,S881)
	S886= CP0[ASID]=pid                                         CP0-Hold(S663,S885)

