# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../delay_line/delay_line.srcs/sources_1/new/delay_line.v" \
"../../../../Lab6-lsriw.srcs/sources_1/imports/new/regist.v" \
"../../../../Lab6-lsriw.srcs/sources_1/new/rgb2ycbcr.v" \
"../../../../Lab6-lsriw.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
