{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1448831088625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1448831088640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 13:04:48 2015 " "Processing started: Sun Nov 29 13:04:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1448831088640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831088640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5G -c C5G " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831088640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1448831089859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102468 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/cicu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/cicu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CICU-rtl " "Found design unit 1: CICU-rtl" {  } { { "CICU/synthesis/CICU.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102468 ""} { "Info" "ISGN_ENTITY_NAME" "1 CICU " "Found entity 1: CICU" {  } { { "CICU/synthesis/CICU.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cicu) " "Found design unit 1: auk_dspip_math_pkg (cicu)" {  } { { "CICU/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102468 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "CICU/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cicu) " "Found design unit 1: auk_dspip_text_pkg (cicu)" {  } { { "CICU/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102468 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "CICU/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cicu) " "Found design unit 1: auk_dspip_lib_pkg (cicu)" {  } { { "CICU/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102500 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102531 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102562 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102593 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "CICU/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "CICU/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "CICU/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "CICU/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "CICU/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "CICU/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cicu/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (CICU) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CICU)" {  } { { "CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cicu/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cicu) " "Found design unit 1: auk_dspip_cic_lib_pkg (cicu)" {  } { { "CICU/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "CICU/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102703 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "CICU/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "CICU/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "CICU/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102765 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "CICU/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "CICU/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102781 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "CICU/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102812 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "CICU/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "CICU/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "CICU/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831102937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831102937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "CICU/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "CICU/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "CICU/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicu/synthesis/submodules/cicu_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cicu/synthesis/submodules/cicu_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CICU_cic_ii_0 " "Found entity 1: CICU_cic_ii_0" {  } { { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/nco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco/synthesis/nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NCO-rtl " "Found design unit 1: NCO-rtl" {  } { { "NCO/synthesis/NCO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/NCO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103171 ""} { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO/synthesis/NCO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/NCO.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/sid_2c_1p.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/sid_2c_1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_2c_1p " "Found entity 1: sid_2c_1p" {  } { { "NCO/synthesis/submodules/sid_2c_1p.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/sid_2c_1p.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_gar.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_gar.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gar " "Found entity 1: asj_gar" {  } { { "NCO/synthesis/submodules/asj_gar.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_gar.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "NCO/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/segment_arr_tdl.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/segment_arr_tdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_arr_tdl " "Found entity 1: segment_arr_tdl" {  } { { "NCO/synthesis/submodules/segment_arr_tdl.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_arr_tdl.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/segment_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/segment_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_sel " "Found entity 1: segment_sel" {  } { { "NCO/synthesis/submodules/segment_sel.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/segment_sel.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO/synthesis/submodules/asj_dxx_g.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO/synthesis/submodules/asj_dxx.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_xnqg.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_xnqg.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_xnqg " "Found entity 1: asj_xnqg" {  } { { "NCO/synthesis/submodules/asj_xnqg.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_xnqg.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/rs232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232/synthesis/rs232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232-rtl " "Found design unit 1: RS232-rtl" {  } { { "RS232/synthesis/RS232.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/RS232.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103484 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232 " "Found entity 1: RS232" {  } { { "RS232/synthesis/RS232.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/RS232.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "RS232/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "RS232/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103500 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1448831103500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232/synthesis/submodules/rs232_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232/synthesis/submodules/rs232_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_rs232_0 " "Found entity 1: RS232_rs232_0" {  } { { "RS232/synthesis/submodules/RS232_rs232_0.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_reset-rtl " "Found design unit 1: tx_reset-rtl" {  } { { "tx_reset.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103500 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_reset " "Found entity 1: tx_reset" {  } { { "tx_reset.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_reconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_reconfig-rtl " "Found design unit 1: tx_reconfig-rtl" {  } { { "tx_reconfig.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103500 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_reconfig " "Found entity 1: tx_reconfig" {  } { { "tx_reconfig.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_native.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_native-rtl " "Found design unit 1: tx_native-rtl" {  } { { "tx_native.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103500 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_native " "Found entity 1: tx_native" {  } { { "tx_native.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-structure " "Found design unit 1: tx-structure" {  } { { "tx.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "tx.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODULATOR-structure " "Found design unit 1: MODULATOR-structure" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODULATOR " "Found entity 1: MODULATOR" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSHIFT-structure " "Found design unit 1: FSHIFT-structure" {  } { { "FSHIFT.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FSHIFT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSHIFT " "Found entity 1: FSHIFT" {  } { { "FSHIFT.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FSHIFT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSM-beh1 " "Found design unit 1: DSM-beh1" {  } { { "DSM.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/DSM.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSM " "Found entity 1: DSM" {  } { { "DSM.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/DSM.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tx_native) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_native)" {  } { { "tx_native/altera_xcvr_functions.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103515 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 tx_native/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "tx_native/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1448831103515 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 tx_native/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "tx_native/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1448831103515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "tx_native/sv_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "tx_native/sv_reconfig_bundle_to_ip.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "tx_native/sv_reconfig_bundle_merger.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (tx_native) " "Found design unit 1: av_xcvr_h (SystemVerilog) (tx_native)" {  } { { "tx_native/av_xcvr_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "tx_native/av_xcvr_avmm_csr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "tx_native/av_tx_pma_ch.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "tx_native/av_tx_pma.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "tx_native/av_rx_pma.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "tx_native/av_pma.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "tx_native/av_pcs_ch.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "tx_native/av_pcs.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "tx_native/av_xcvr_avmm.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "tx_native/av_xcvr_native.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "tx_native/av_xcvr_plls.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "tx_native/av_xcvr_data_adapter.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "tx_native/av_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103578 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 tx_native/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "tx_native/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1448831103578 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 tx_native/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_native/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "tx_native/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1448831103578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "tx_native/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "tx_native/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "tx_native/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "tx_native/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "tx_native/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "tx_native/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "tx_native/alt_reset_ctrl_lego.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "tx_native/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "tx_native/alt_xcvr_resync.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (tx_native) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (tx_native)" {  } { { "tx_native/alt_xcvr_csr_common_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "tx_native/alt_xcvr_csr_common.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (tx_native) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (tx_native)" {  } { { "tx_native/alt_xcvr_csr_pcs8g_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "tx_native/alt_xcvr_csr_pcs8g.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file tx_native/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "tx_native/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103640 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "tx_native/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103640 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "tx_native/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "tx_native/alt_xcvr_mgmt2dec.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "tx_native/altera_wait_generate.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_native_av_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_native/altera_xcvr_native_av_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_av_functions_h (SystemVerilog) (tx_native) " "Found design unit 1: altera_xcvr_native_av_functions_h (SystemVerilog) (tx_native)" {  } { { "tx_native/altera_xcvr_native_av_functions_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av_functions_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_native_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_native_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_av " "Found entity 1: altera_xcvr_native_av" {  } { { "tx_native/altera_xcvr_native_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_native/altera_xcvr_data_adapter_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_native/altera_xcvr_data_adapter_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_data_adapter_av " "Found entity 1: altera_xcvr_data_adapter_av" {  } { { "tx_native/altera_xcvr_data_adapter_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_data_adapter_av.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reset/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tx_reset) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reset)" {  } { { "tx_reset/altera_xcvr_functions.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "tx_reset/alt_xcvr_resync.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reset/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reset/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reset/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "tx_reset/alt_xcvr_reset_counter.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reconfig/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tx_reconfig) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tx_reconfig)" {  } { { "tx_reconfig/altera_xcvr_functions.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reconfig/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (tx_reconfig) " "Found design unit 1: av_xcvr_h (SystemVerilog) (tx_reconfig)" {  } { { "tx_reconfig/av_xcvr_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "tx_reconfig/alt_xcvr_resync.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file tx_reconfig/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (tx_reconfig) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (tx_reconfig)" {  } { { "tx_reconfig/alt_xcvr_reconfig_h.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "tx_reconfig/alt_xcvr_reconfig_cal_seq.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "tx_reconfig/alt_xreconf_cif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "tx_reconfig/alt_xreconf_uif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "tx_reconfig/alt_xreconf_basic_acq.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "tx_reconfig/alt_xreconf_analog_datactrl_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "tx_reconfig/alt_xreconf_analog_rmw_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "tx_reconfig/alt_xreconf_analog_ctrlsm.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "tx_reconfig/alt_xcvr_reconfig_eyemon.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "tx_reconfig/alt_xcvr_reconfig_dfe.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "tx_reconfig/alt_xcvr_reconfig_adce.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "tx_reconfig/alt_xcvr_reconfig_mif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "tx_reconfig/av_xcvr_reconfig_mif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "tx_reconfig/av_xcvr_reconfig_mif_avmm.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "tx_reconfig/alt_xcvr_reconfig_pll.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "tx_reconfig/av_xcvr_reconfig_pll.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "tx_reconfig/alt_xcvr_reconfig_soc.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "tx_reconfig/alt_xcvr_reconfig_direct.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "tx_reconfig/alt_arbiter_acq.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "tx_reconfig/alt_xcvr_reconfig_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "tx_reconfig/av_xrbasic_l2p_addr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "tx_reconfig/av_xrbasic_l2p_ch.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "tx_reconfig/av_xrbasic_lif_csr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "tx_reconfig/av_xrbasic_lif.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "tx_reconfig/alt_xcvr_arbiter.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "tx_reconfig/alt_xcvr_m2s.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "tx_reconfig/altera_wait_generate.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103781 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103781 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "tx_reconfig/sv_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "tx_reconfig/av_reconfig_bundle_to_basic.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103781 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "tx_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1448831103781 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at tx_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "tx_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1448831103781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "tx_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103796 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103796 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "tx_reconfig/altera_reset_controller.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "tx_reconfig/altera_reset_synchronizer.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "tx_reconfig/altera_merlin_master_translator.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "tx_reconfig/altera_merlin_slave_translator.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "tx_reconfig/altera_merlin_master_agent.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "tx_reconfig/altera_merlin_slave_agent.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "tx_reconfig/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tx_reconfig/altera_avalon_sc_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103843 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103843 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103843 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103843 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tx_reconfig/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "tx_reconfig/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103859 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "tx_reconfig/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c5g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C5G-structure " "Found design unit 1: C5G-structure" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103875 ""} { "Info" "ISGN_ENTITY_NAME" "1 C5G " "Found entity 1: C5G" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831103875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831103875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G " "Elaborating entity \"C5G\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1448831104355 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "phi_inc_i C5G.vhd(121) " "VHDL Signal Declaration warning at C5G.vhd(121): used explicit default value for signal \"phi_inc_i\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 121 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1448831104355 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "from_uart_error C5G.vhd(127) " "Verilog HDL or VHDL warning at C5G.vhd(127): object \"from_uart_error\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831104355 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "to_uart_error C5G.vhd(131) " "VHDL Signal Declaration warning at C5G.vhd(131): used implicit default value for signal \"to_uart_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1448831104355 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "in_error C5G.vhd(134) " "VHDL Signal Declaration warning at C5G.vhd(134): used explicit default value for signal \"in_error\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1448831104355 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error C5G.vhd(139) " "Verilog HDL or VHDL warning at C5G.vhd(139): object \"out_error\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831104355 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rdreq_sig C5G.vhd(145) " "VHDL Signal Declaration warning at C5G.vhd(145): used implicit default value for signal \"rdreq_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1448831104355 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_sig C5G.vhd(148) " "Verilog HDL or VHDL warning at C5G.vhd(148): object \"q_sig\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831104355 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdempty_sig C5G.vhd(149) " "Verilog HDL or VHDL warning at C5G.vhd(149): object \"rdempty_sig\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831104355 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrfull_sig C5G.vhd(150) " "Verilog HDL or VHDL warning at C5G.vhd(150): object \"wrfull_sig\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831104355 "|C5G"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "from_uart_data C5G.vhd(263) " "VHDL Process Statement warning at C5G.vhd(263): signal \"from_uart_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "from_uart_data C5G.vhd(264) " "VHDL Process Statement warning at C5G.vhd(264): signal \"from_uart_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "to_uart_ready C5G.vhd(265) " "VHDL Process Statement warning at C5G.vhd(265): signal \"to_uart_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_uart_data C5G.vhd(260) " "VHDL Process Statement warning at C5G.vhd(260): inferring latch(es) for signal or variable \"to_uart_data\", which holds its previous value in one or more paths through the process" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "uart C5G.vhd(260) " "VHDL Process Statement warning at C5G.vhd(260): inferring latch(es) for signal or variable \"uart\", which holds its previous value in one or more paths through the process" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart\[0\] C5G.vhd(260) " "Inferred latch for \"uart\[0\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart\[1\] C5G.vhd(260) " "Inferred latch for \"uart\[1\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart\[2\] C5G.vhd(260) " "Inferred latch for \"uart\[2\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart\[3\] C5G.vhd(260) " "Inferred latch for \"uart\[3\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart\[4\] C5G.vhd(260) " "Inferred latch for \"uart\[4\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart\[5\] C5G.vhd(260) " "Inferred latch for \"uart\[5\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart\[6\] C5G.vhd(260) " "Inferred latch for \"uart\[6\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart\[7\] C5G.vhd(260) " "Inferred latch for \"uart\[7\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_uart_data\[0\] C5G.vhd(260) " "Inferred latch for \"to_uart_data\[0\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_uart_data\[1\] C5G.vhd(260) " "Inferred latch for \"to_uart_data\[1\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_uart_data\[2\] C5G.vhd(260) " "Inferred latch for \"to_uart_data\[2\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_uart_data\[3\] C5G.vhd(260) " "Inferred latch for \"to_uart_data\[3\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_uart_data\[4\] C5G.vhd(260) " "Inferred latch for \"to_uart_data\[4\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_uart_data\[5\] C5G.vhd(260) " "Inferred latch for \"to_uart_data\[5\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_uart_data\[6\] C5G.vhd(260) " "Inferred latch for \"to_uart_data\[6\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_uart_data\[7\] C5G.vhd(260) " "Inferred latch for \"to_uart_data\[7\]\" at C5G.vhd(260)" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104371 "|C5G"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232 RS232:r0 " "Elaborating entity \"RS232\" for hierarchy \"RS232:r0\"" {  } { { "C5G.vhd" "r0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_rs232_0 RS232:r0\|RS232_rs232_0:rs232_0 " "Elaborating entity \"RS232_rs232_0\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\"" {  } { { "RS232/synthesis/RS232.vhd" "rs232_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/RS232.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity RS232_rs232_0.v(103) " "Verilog HDL or VHDL warning at RS232_rs232_0.v(103): object \"write_data_parity\" assigned a value but never read" {  } { { "RS232/synthesis/submodules/RS232_rs232_0.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831104386 "|C5G|RS232:r0|RS232_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "RS232/synthesis/submodules/RS232_rs232_0.v" "RS232_In_Deserializer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (11)" {  } { { "RS232/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1448831104417 "|C5G|RS232:r0|RS232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831104652 ""}  } { { "RS232/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1448831104652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q9a1 " "Found entity 1: scfifo_q9a1" {  } { { "db/scfifo_q9a1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_q9a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831104699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q9a1 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated " "Elaborating entity \"scfifo_q9a1\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d1a1 " "Found entity 1: a_dpfifo_d1a1" {  } { { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831104714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d1a1 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo " "Elaborating entity \"a_dpfifo_d1a1\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\"" {  } { { "db/scfifo_q9a1.tdf" "dpfifo" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_q9a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0i1 " "Found entity 1: altsyncram_t0i1" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_t0i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831104777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0i1 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram " "Elaborating entity \"altsyncram_t0i1\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\"" {  } { { "db/a_dpfifo_d1a1.tdf" "FIFOram" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831104839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d1a1.tdf" "almost_full_comparer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_d1a1.tdf" "three_comparison" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831104917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d1a1.tdf" "rd_ptr_msb" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831104964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831104964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_d1a1.tdf" "usedw_counter" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831104964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831105027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831105027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_d1a1.tdf" "wr_ptr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_d1a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"RS232:r0\|RS232_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "RS232/synthesis/submodules/RS232_rs232_0.v" "RS232_Out_Serializer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/RS232/synthesis/submodules/RS232_rs232_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO NCO:u0 " "Elaborating entity \"NCO\" for hierarchy \"NCO:u0\"" {  } { { "C5G.vhd" "u0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_nco_ii_0 NCO:u0\|NCO_nco_ii_0:nco_ii_0 " "Elaborating entity \"NCO_nco_ii_0\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\"" {  } { { "NCO/synthesis/NCO.vhd" "nco_ii_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/NCO.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_xnqg NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011 " "Elaborating entity \"asj_xnqg\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "u011" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_arr_tdl NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl " "Elaborating entity \"segment_arr_tdl\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "tdl" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux000" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "NCO/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/add_sub_hth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831105480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831105480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux001" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux002" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0219" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gar NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007 " "Elaborating entity \"asj_gar\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux007" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_2c_1p NCO:u0\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c " "Elaborating entity \"sid_2c_1p\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "sid2c" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0120" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_sin.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105730 ""}  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1448831105730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vf1 " "Found entity 1: altsyncram_7vf1" {  } { { "db/altsyncram_7vf1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_7vf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831105777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831105777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vf1 NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_7vf1:auto_generated " "Elaborating entity \"altsyncram_7vf1\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_7vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0121" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831105996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_cos.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831105996 ""}  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1448831105996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vf1 " "Found entity 1: altsyncram_2vf1" {  } { { "db/altsyncram_2vf1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_2vf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831106058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831106058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2vf1 NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_2vf1:auto_generated " "Elaborating entity \"altsyncram_2vf1\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_2vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_sel NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot " "Elaborating entity \"segment_sel\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "rot" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux122" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux710isdr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/NCO_nco_ii_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831106386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831106386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831106386 ""}  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/NCO/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1448831106386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ski.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ski.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ski " "Found entity 1: cntr_ski" {  } { { "db/cntr_ski.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_ski.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831106433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831106433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ski NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_ski:auto_generated " "Elaborating entity \"cntr_ski\" for hierarchy \"NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_ski:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CICU CICU:cic_0 " "Elaborating entity \"CICU\" for hierarchy \"CICU:cic_0\"" {  } { { "C5G.vhd" "cic_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CICU_cic_ii_0 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0 " "Elaborating entity \"CICU_cic_ii_0\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\"" {  } { { "CICU/synthesis/CICU.vhd" "cic_ii_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "core" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "input_sink" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_old1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_old1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_old1 " "Found entity 1: scfifo_old1" {  } { { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831106792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831106792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_old1 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated " "Elaborating entity \"scfifo_old1\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9r51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9r51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9r51 " "Found entity 1: a_dpfifo_9r51" {  } { { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831106808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831106808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9r51 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo " "Elaborating entity \"a_dpfifo_9r51\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\"" {  } { { "db/scfifo_old1.tdf" "dpfifo" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldn1 " "Found entity 1: altsyncram_ldn1" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831106886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831106886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldn1 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram " "Elaborating entity \"altsyncram_ldn1\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\"" {  } { { "db/a_dpfifo_9r51.tdf" "FIFOram" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831106949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831106949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9r51.tdf" "almost_full_comparer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_9r51.tdf" "two_comparison" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831106949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2b " "Found entity 1: cntr_d2b" {  } { { "db/cntr_d2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_d2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831107011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831107011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d2b CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_d2b:rd_ptr_msb " "Elaborating entity \"cntr_d2b\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_d2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9r51.tdf" "rd_ptr_msb" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q27 " "Found entity 1: cntr_q27" {  } { { "db/cntr_q27.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_q27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831107074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831107074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q27 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_q27:usedw_counter " "Elaborating entity \"cntr_q27\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_q27:usedw_counter\"" {  } { { "db/a_dpfifo_9r51.tdf" "usedw_counter" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e2b " "Found entity 1: cntr_e2b" {  } { { "db/cntr_e2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_e2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831107121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831107121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e2b CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_e2b:wr_ptr " "Elaborating entity \"cntr_e2b\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|cntr_e2b:wr_ptr\"" {  } { { "db/a_dpfifo_9r51.tdf" "wr_ptr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "output_source_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fnd1 " "Found entity 1: scfifo_fnd1" {  } { { "db/scfifo_fnd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_fnd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831107417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831107417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fnd1 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated " "Elaborating entity \"scfifo_fnd1\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r061 " "Found entity 1: a_dpfifo_r061" {  } { { "db/a_dpfifo_r061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831107433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831107433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r061 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo " "Elaborating entity \"a_dpfifo_r061\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\"" {  } { { "db/scfifo_fnd1.tdf" "dpfifo" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_fnd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_7hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831107496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831107496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|altsyncram_7hn1:FIFOram " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|altsyncram_7hn1:FIFOram\"" {  } { { "db/a_dpfifo_r061.tdf" "FIFOram" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831107558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831107558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r061.tdf" "almost_full_comparer" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|cmpr_3l8:two_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|cmpr_3l8:two_comparison\"" {  } { { "db/a_dpfifo_r061.tdf" "two_comparison" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r27 " "Found entity 1: cntr_r27" {  } { { "db/cntr_r27.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_r27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831107621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831107621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r27 CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|cntr_r27:usedw_counter " "Elaborating entity \"cntr_r27\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|cntr_r27:usedw_counter\"" {  } { { "db/a_dpfifo_r061.tdf" "usedw_counter" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2b " "Found entity 1: cntr_f2b" {  } { { "db/cntr_f2b.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cntr_f2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831107683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831107683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2b CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|cntr_f2b:wr_ptr " "Elaborating entity \"cntr_f2b\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|cntr_f2b:wr_ptr\"" {  } { { "db/a_dpfifo_r061.tdf" "wr_ptr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "avalon_controller" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_int_siso CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one " "Elaborating entity \"alt_cic_int_siso\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\"" {  } { { "CICU/synthesis/submodules/alt_cic_core.sv" "int_one" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:latency_cnt_inst\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_fs_inst\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|counter_module:counter_ch_inst\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "COMB_LOOP\[0\].auk_dsp_diff" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_differentiator:COMB_LOOP\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "CICU/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831107980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_upsample CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_upsample:first_upsample " "Elaborating entity \"auk_dspip_upsample\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_upsample:first_upsample\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "first_upsample" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_integrator:integrator_loop\[0\].auK_integrator " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_int_siso:int_one\|auk_dspip_integrator:integrator_loop\[0\].auK_integrator\"" {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "integrator_loop\[0\].auK_integrator" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:FIFO_inst " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:FIFO_inst\"" {  } { { "C5G.vhd" "FIFO_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:FIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "FIFO.vhd" "dcfifo_component" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:FIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:FIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831108667 ""}  } { { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1448831108667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_khl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_khl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_khl1 " "Found entity 1: dcfifo_khl1" {  } { { "db/dcfifo_khl1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831108730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831108730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_khl1 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated " "Elaborating entity \"dcfifo_khl1\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dg6 " "Found entity 1: a_graycounter_dg6" {  } { { "db/a_graycounter_dg6.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_graycounter_dg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831108792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831108792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dg6 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_dg6:rdptr_g1p " "Elaborating entity \"a_graycounter_dg6\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_dg6:rdptr_g1p\"" {  } { { "db/dcfifo_khl1.tdf" "rdptr_g1p" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9ub " "Found entity 1: a_graycounter_9ub" {  } { { "db/a_graycounter_9ub.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_graycounter_9ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831108839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831108839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9ub FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_9ub:wrptr_g1p " "Elaborating entity \"a_graycounter_9ub\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|a_graycounter_9ub:wrptr_g1p\"" {  } { { "db/dcfifo_khl1.tdf" "wrptr_g1p" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfa1 " "Found entity 1: altsyncram_kfa1" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831108902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831108902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kfa1 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram " "Elaborating entity \"altsyncram_kfa1\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\"" {  } { { "db/dcfifo_khl1.tdf" "fifo_ram" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831108933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831108933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_khl1.tdf" "rs_dgwp" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831108949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831108949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe12" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831108964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831108964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_khl1.tdf" "ws_dgrp" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831108996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831108996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe15" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831108996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831109058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831109058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_khl1.tdf" "rdempty_eq_comp" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831109058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODULATOR MODULATOR:m_0 " "Elaborating entity \"MODULATOR\" for hierarchy \"MODULATOR:m_0\"" {  } { { "C5G.vhd" "m_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831109074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_std_clkout MODULATOR.vhd(55) " "Verilog HDL or VHDL warning at MODULATOR.vhd(55): object \"tx_std_clkout\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831109074 "|C5G|MODULATOR:m_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_ready MODULATOR.vhd(56) " "Verilog HDL or VHDL warning at MODULATOR.vhd(56): object \"tx_ready\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831109074 "|C5G|MODULATOR:m_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_mgmt_readdata MODULATOR.vhd(57) " "Verilog HDL or VHDL warning at MODULATOR.vhd(57): object \"reconfig_mgmt_readdata\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831109074 "|C5G|MODULATOR:m_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_busy MODULATOR.vhd(58) " "Verilog HDL or VHDL warning at MODULATOR.vhd(58): object \"reconfig_busy\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831109074 "|C5G|MODULATOR:m_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_mgmt_waitrequest MODULATOR.vhd(59) " "Verilog HDL or VHDL warning at MODULATOR.vhd(59): object \"reconfig_mgmt_waitrequest\" assigned a value but never read" {  } { { "MODULATOR.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448831109074 "|C5G|MODULATOR:m_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSM MODULATOR:m_0\|DSM:dsm_0 " "Elaborating entity \"DSM\" for hierarchy \"MODULATOR:m_0\|DSM:dsm_0\"" {  } { { "MODULATOR.vhd" "dsm_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831109074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSHIFT MODULATOR:m_0\|FSHIFT:fshift_0 " "Elaborating entity \"FSHIFT\" for hierarchy \"MODULATOR:m_0\|FSHIFT:fshift_0\"" {  } { { "MODULATOR.vhd" "fshift_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831109089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx MODULATOR:m_0\|tx:tx_0 " "Elaborating entity \"tx\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\"" {  } { { "MODULATOR.vhd" "tx_0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/MODULATOR.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831109089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_native MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0 " "Elaborating entity \"tx_native\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\"" {  } { { "tx.vhd" "tx_native_inst0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831109121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_native_av MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst " "Elaborating entity \"altera_xcvr_native_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\"" {  } { { "tx_native.vhd" "tx_native_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831109136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_xcvr_functions.sv(220) " "Verilog HDL assignment warning at altera_xcvr_functions.sv(220): truncated value with size 32 to match size of target (4)" {  } { { "tx_native/altera_xcvr_functions.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_functions.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1448831109433 "|C5G|MODULATOR:m_0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\"" {  } { { "tx_native/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831110074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst\"" {  } { { "tx_native/av_xcvr_plls.sv" "pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831112339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\"" {  } { { "tx_native/av_xcvr_plls.sv" "pll\[0\].avmm.av_xcvr_avmm_csr_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_plls.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831112355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "tx_native/av_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm_csr.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831112371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\"" {  } { { "tx_native/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831112371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "tx_native/av_xcvr_native.sv" "inst_av_pma" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831112636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "tx_native/av_pma.sv" "av_tx_pma" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831112839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "tx_native/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831113621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "tx_native/av_xcvr_native.sv" "inst_av_pcs" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831113839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "tx_native/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831113902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "tx_native/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831113996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "tx_native/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831114183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "tx_native/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831115402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "tx_native/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831115667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "tx_native/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_native:tx_native_inst0\|altera_xcvr_native_av:tx_native_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "tx_native/altera_xcvr_native_av.sv" "av_reconfig_bundle_merger_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_native/altera_xcvr_native_av.sv" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_reconfig MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0 " "Elaborating entity \"tx_reconfig\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\"" {  } { { "tx.vhd" "tx_reconfig_inst0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\"" {  } { { "tx_reconfig.vhd" "tx_reconfig_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_arbiter:arbiter\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "arbiter" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "offset.sc_offset" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "offset_cancellation_av" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "wait_gen" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborating entity \"alt_cal_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "alt_cal_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(292) " "Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1448831116433 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(299) " "Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1448831116433 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(313) " "Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1448831116433 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Instantiated megafunction \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 2 " "Parameter \"number_of_channels\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831116480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 2 " "Parameter \"channel_address_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831116480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pma_base_address 0 " "Parameter \"pma_base_address\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831116480 ""}  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1448831116480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal_av.v" "pd0_det" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } } { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "mutex_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog " "Elaborating entity \"alt_xcvr_reconfig_analog\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "analog.sc_analog" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv " "Elaborating entity \"alt_xcvr_reconfig_analog_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog.sv" "reconfig_analog_cv" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_uif MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif " "Elaborating entity \"alt_xreconf_uif\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_uif" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_datactrl_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl " "Elaborating entity \"alt_xreconf_analog_datactrl_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_analog_datactrl" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_ctrlsm MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm " "Elaborating entity \"alt_xreconf_analog_ctrlsm\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm\"" {  } { { "tx_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_analog_ctrlsm" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_rmw_av MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm " "Elaborating entity \"alt_xreconf_analog_rmw_av\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm\"" {  } { { "tx_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_rmw_sm" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_analog_datactrl_av.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_cif" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_analog_av.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "tx_reconfig/alt_xreconf_cif.sv" "inst_basic_acq" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "cal_seq" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\"" {  } { { "tx_reconfig/alt_xcvr_reconfig.sv" "basic" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_reconfig_basic MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5 " "Elaborating entity \"av_xcvr_reconfig_basic\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\"" {  } { { "tx_reconfig/alt_xcvr_reconfig_basic.sv" "a5" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_reconfig_basic.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"av_xrbasic_lif\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif_csr MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr " "Elaborating entity \"av_xrbasic_lif_csr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\"" {  } { { "tx_reconfig/av_xrbasic_lif.sv" "lif_csr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_rom MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch " "Elaborating entity \"av_xrbasic_l2p_rom\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\"" {  } { { "tx_reconfig/av_xrbasic_lif_csr.sv" "l2pch" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116824 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1448831116839 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1448831116839 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "tx_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1448831116839 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_addr MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"av_xrbasic_l2p_addr\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr\"" {  } { { "tx_reconfig/av_xrbasic_lif_csr.sv" "l2paddr" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif_csr.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "tx_reconfig/av_xrbasic_lif.sv" "pif_tbus_mux" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xrbasic_lif.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_basic MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle " "Elaborating entity \"av_reconfig_bundle_to_basic\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle\"" {  } { { "tx_reconfig/av_xcvr_reconfig_basic.sv" "bundle" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/av_xcvr_reconfig_basic.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_reset MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0 " "Elaborating entity \"tx_reset\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\"" {  } { { "tx.vhd" "tx_reset_inst0" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\"" {  } { { "tx_reset.vhd" "tx_reset_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831116917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_reset_sync.alt_xcvr_resync_reset" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831117042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831117042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831117058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831117074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"MODULATOR:m_0\|tx:tx_0\|tx_reset:tx_reset_inst0\|altera_xcvr_reset_control:tx_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "tx_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reset/altera_xcvr_reset_control.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831117089 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "counter_ch_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 310 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1448831118136 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 11 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  The extra bits will be ignored." {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "counter_fs_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 295 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1448831118136 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 5 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "CICU/synthesis/submodules/alt_cic_int_siso.sv" "latency_cnt_inst" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_int_siso.sv" 267 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1448831118136 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1448831118589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.11.29.13:05:24 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl " "2015.11.29.13:05:24 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831124183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831126746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831126980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831128066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831128097 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831128144 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831128191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831128191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831128207 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1448831128878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd5822a23/alt_sld_fab.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831129113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831129113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831129144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831129144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831129144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831129144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831129175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831129175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831129207 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831129207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831129207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831129238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831129238 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[0\] " "Synthesized away node \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf" 41 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[1\] " "Synthesized away node \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf" 73 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[2\] " "Synthesized away node \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf" 105 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[3\] " "Synthesized away node \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf" 137 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[4\] " "Synthesized away node \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf" 169 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[5\] " "Synthesized away node \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf" 201 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[6\] " "Synthesized away node \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf" 233 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[7\] " "Synthesized away node \"FIFO:FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_khl1:auto_generated\|altsyncram_kfa1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_kfa1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_kfa1.tdf" 265 2 0 } } { "db/dcfifo_khl1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/dcfifo_khl1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/FIFO.vhd" 97 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 211 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|FIFO:FIFO_inst|dcfifo:dcfifo_component|dcfifo_khl1:auto_generated|altsyncram_kfa1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[18\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_fnd1:auto_generated\|a_dpfifo_r061:dpfifo\|altsyncram_7hn1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_7hn1.tdf" 616 2 0 } } { "db/a_dpfifo_r061.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_r061.tdf" 45 2 0 } } { "db/scfifo_fnd1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_fnd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd" 43 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_fnd1:auto_generated|a_dpfifo_r061:dpfifo|altsyncram_7hn1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[8\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 296 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd" 43 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[9\] " "Synthesized away node \"CICU:cic_0\|CICU_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_old1:auto_generated\|a_dpfifo_9r51:dpfifo\|altsyncram_ldn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ldn1.tdf" 328 2 0 } } { "db/a_dpfifo_9r51.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/a_dpfifo_9r51.tdf" 45 2 0 } } { "db/scfifo_old1.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/scfifo_old1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CICU/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "CICU/synthesis/submodules/CICU_cic_ii_0.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/submodules/CICU_cic_ii_0.sv" 213 0 0 } } { "CICU/synthesis/CICU.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/CICU/synthesis/CICU.vhd" 43 0 0 } } { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831130300 "|C5G|CICU:cic_0|CICU_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_old1:auto_generated|a_dpfifo_9r51:dpfifo|altsyncram_ldn1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1448831130300 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1448831130300 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~0 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~0" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1448831134347 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~1 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[0\]~1" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1448831134347 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~2 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~2" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1448831134347 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~3 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[1\]~3" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1448831134347 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~4 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~4" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1448831134347 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~5 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[2\]~5" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1448831134347 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~6 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~6" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1448831134347 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~7 " "Found clock multiplexer MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\|out_narrow\[3\]~7" {  } { { "tx_reconfig/alt_xcvr_csr_selector.sv" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/tx_reconfig/alt_xcvr_csr_selector.sv" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1448831134347 "|C5G|MODULATOR:m_0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~7"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1448831134347 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter INIT_FILE set to db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1448831135238 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1448831135238 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1448831135238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831135269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831135269 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1448831135269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee12 " "Found entity 1: altsyncram_ee12" {  } { { "db/altsyncram_ee12.tdf" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/db/altsyncram_ee12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448831135332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831135332 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "NCO Compiler " "\"NCO Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1448831136550 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "CIC Compiler " "\"CIC Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1448831136550 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1448831136550 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_cic_ii " "Messages from megafunction that supports OpenCore Plus feature altera_cic_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1448831136628 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1448831136628 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "NCO MegaCore " "Messages from megafunction that supports OpenCore Plus feature NCO MegaCore" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1448831136628 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1448831136628 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1448831136628 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1448831136628 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1448831136628 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart\[0\] to_uart_data\[0\] " "Duplicate LATCH primitive \"uart\[0\]\" merged with LATCH primitive \"to_uart_data\[0\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831137097 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart\[1\] to_uart_data\[1\] " "Duplicate LATCH primitive \"uart\[1\]\" merged with LATCH primitive \"to_uart_data\[1\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831137097 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart\[2\] to_uart_data\[2\] " "Duplicate LATCH primitive \"uart\[2\]\" merged with LATCH primitive \"to_uart_data\[2\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831137097 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart\[3\] to_uart_data\[3\] " "Duplicate LATCH primitive \"uart\[3\]\" merged with LATCH primitive \"to_uart_data\[3\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831137097 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart\[4\] to_uart_data\[4\] " "Duplicate LATCH primitive \"uart\[4\]\" merged with LATCH primitive \"to_uart_data\[4\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831137097 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart\[5\] to_uart_data\[5\] " "Duplicate LATCH primitive \"uart\[5\]\" merged with LATCH primitive \"to_uart_data\[5\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831137097 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart\[6\] to_uart_data\[6\] " "Duplicate LATCH primitive \"uart\[6\]\" merged with LATCH primitive \"to_uart_data\[6\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831137097 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart\[7\] to_uart_data\[7\] " "Duplicate LATCH primitive \"uart\[7\]\" merged with LATCH primitive \"to_uart_data\[7\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 260 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1448831137097 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1448831137097 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal_av.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 56 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1448831137144 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1448831137144 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448831138222 "|C5G|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448831138222 "|C5G|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1448831138222 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831138738 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "173 " "173 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1448831140519 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0 " "Logic cell \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831140582 ""} { "Info" "ISCL_SCL_CELL_NAME" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0 " "Logic cell \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831140582 ""} { "Info" "ISCL_SCL_CELL_NAME" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0 " "Logic cell \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831140582 ""} { "Info" "ISCL_SCL_CELL_NAME" "MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0 " "Logic cell \"MODULATOR:m_0\|tx:tx_0\|tx_reconfig:tx_reconfig_inst0\|alt_xcvr_reconfig:tx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831140582 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1448831140582 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831140957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.map.smsg " "Generated suppressed messages file C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831141628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "26 0 0 0 0 " "Adding 26 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1448831143207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448831143207 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831144097 "|C5G|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831144097 "|C5G|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831144097 "|C5G|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831144097 "|C5G|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831144097 "|C5G|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831144097 "|C5G|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "C5G.vhd" "" { Text "C:/Users/tomas/Downloads/CodeGenerated/C5G/C5G/C5G.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448831144097 "|C5G|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1448831144097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5964 " "Implemented 5964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1448831144113 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1448831144113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5808 " "Implemented 5808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1448831144113 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1448831144113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1448831144113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1198 " "Peak virtual memory: 1198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1448831144207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 13:05:44 2015 " "Processing ended: Sun Nov 29 13:05:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1448831144207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1448831144207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1448831144207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1448831144207 ""}
