# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/vsim_NoTMR
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 15:43:18 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v 
# -- Compiling module LDTU_DATA32_ATU_DTU
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(58): (vlog-2110) Illegal reference to net "wDATA32_0".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(59): (vlog-2110) Illegal reference to net "wDATA32_0".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(60): (vlog-2110) Illegal reference to net "wDATA32_1".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(61): (vlog-2110) Illegal reference to net "wDATA32_2".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(62): (vlog-2110) Illegal reference to net "wDATA32_3".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(65): (vlog-2110) Illegal reference to net "wDATA32_0".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(66): (vlog-2110) Illegal reference to net "wDATA32_0".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(67): (vlog-2110) Illegal reference to net "wDATA32_1".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(68): (vlog-2110) Illegal reference to net "wDATA32_2".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(69): (vlog-2110) Illegal reference to net "wDATA32_3".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(71): (vlog-2110) Illegal reference to net "wDATA32_0".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(72): (vlog-2110) Illegal reference to net "wDATA32_1".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(73): (vlog-2110) Illegal reference to net "wDATA32_2".
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v(74): (vlog-2110) Illegal reference to net "wDATA32_3".
# End time: 15:43:19 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 14, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 15:44:08 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/6_LDTU_DATA32mux.v 
# -- Compiling module LDTU_DATA32_ATU_DTU
# 
# Top level modules:
# 	LDTU_DATA32_ATU_DTU
# End time: 15:44:08 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
cd /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/vsim_AutoTMR
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/1_LDTU_Baseline_subtractionTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:07 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/1_LDTU_Baseline_subtractionTMR.v 
# -- Compiling module LDTU_BSTMR
# 
# Top level modules:
# 	LDTU_BSTMR
# End time: 16:09:07 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/2_LDTU_iFIFOTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:07 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/2_LDTU_iFIFOTMR.v 
# -- Compiling module LDTU_iFIFOTMR
# 
# Top level modules:
# 	LDTU_iFIFOTMR
# End time: 16:09:07 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/3_LDTU_EncoderTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:07 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/3_LDTU_EncoderTMR.v 
# -- Compiling module Delay_enc
# -- Compiling module LDTU_EncoderTMR
# 
# Top level modules:
# 	LDTU_EncoderTMR
# End time: 16:09:08 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/3_LDTU_FSMTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:08 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/3_LDTU_FSMTMR.v 
# -- Compiling module LDTU_FSMTMR
# 
# Top level modules:
# 	LDTU_FSMTMR
# End time: 16:09:08 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/4_LDTU_CUTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:08 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/4_LDTU_CUTMR.v 
# -- Compiling module LDTU_CUTMR
# -- Compiling module CRC_calc
# -- Compiling module SumValue
# 
# Top level modules:
# 	LDTU_CUTMR
# End time: 16:09:08 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_0_LDTU_Hamm_TRXTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:12 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_0_LDTU_Hamm_TRXTMR.v 
# -- Compiling module Hamm_TRX
# 
# Top level modules:
# 	Hamm_TRX
# End time: 16:09:12 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_1_LDTU_Hamm_oFIFOTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:12 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_1_LDTU_Hamm_oFIFOTMR.v 
# -- Compiling module LDTU_oFIFOTMR
# 
# Top level modules:
# 	LDTU_oFIFOTMR
# End time: 16:09:12 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_2_LDTU_Hamm_RXTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:12 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_2_LDTU_Hamm_RXTMR.v 
# -- Compiling module Hamm_RX
# 
# Top level modules:
# 	Hamm_RX
# End time: 16:09:12 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_3_LDTU_Hamm_topTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:14 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_3_LDTU_Hamm_topTMR.v 
# -- Compiling module LDTU_oFIFO_topTMR
# 
# Top level modules:
# 	LDTU_oFIFO_topTMR
# End time: 16:09:14 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/6_LDTU_DATA32muxTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:17 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/6_LDTU_DATA32muxTMR.v 
# -- Compiling module LDTU_DATA32_ATU_DTUTMR
# 
# Top level modules:
# 	LDTU_DATA32_ATU_DTUTMR
# End time: 16:09:17 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:09:19 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v 
# -- Compiling module LiTE_DTU_160MHz_v2_0TMR
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v(104): (vlog-2388) 'DATA32_DTUB' already declared in this scope (LiTE_DTU_160MHz_v2_0TMR) at /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v(89).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v(105): (vlog-2388) 'DATA32_DTUC' already declared in this scope (LiTE_DTU_160MHz_v2_0TMR) at /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v(88).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v(106): (vlog-2388) 'DATA32_DTUA' already declared in this scope (LiTE_DTU_160MHz_v2_0TMR) at /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v(90).
# -- Compiling module majorityVoter
# -- Compiling module fanout
# End time: 16:09:19 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:55:07 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v 
# -- Compiling module LiTE_DTU_160MHz_v2_0TMR
# -- Compiling module majorityVoter
# -- Compiling module fanout
# 
# Top level modules:
# 	LiTE_DTU_160MHz_v2_0TMR
# End time: 16:55:08 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/8_SER_shift_TMRG.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:55:31 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/8_SER_shift_TMRG.v 
# -- Compiling module Serializer_shiftTMR
# -- Compiling module majVoter
# -- Compiling module fan_out
# 
# Top level modules:
# 	Serializer_shiftTMR
# 	fan_out
# End time: 16:55:31 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/8_Serializers_LiTE_DTU_v1_2_TMRG.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:55:32 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/8_Serializers_LiTE_DTU_v1_2_TMRG.v 
# -- Compiling module Serializers_LiTE_DTU_v1_2_TMR
# 
# Top level modules:
# 	Serializers_LiTE_DTU_v1_2_TMR
# End time: 16:55:32 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/9_AdcTestUnitTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:55:32 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/9_AdcTestUnitTMR.v 
# -- Compiling module AdcTestUnitTMR
# 
# Top level modules:
# 	AdcTestUnitTMR
# End time: 16:55:32 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:55:32 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v 
# -- Compiling module top_ofthetop
# 
# Top level modules:
# 	top_ofthetop
# End time: 16:55:32 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_ser.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:55:38 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_ser.v 
# -- Compiling module LDTUv1b_ser
# 
# Top level modules:
# 	LDTUv1b_ser
# End time: 16:55:38 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_serTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:55:38 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_serTMR.v 
# -- Compiling module LDTUv1b_serTMR
# -- Compiling module majorityVoter
# -- Compiling module fanout
# 
# Top level modules:
# 	LDTUv1b_serTMR
# End time: 16:55:38 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_DataTest.vhd
# QuestaSim-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:55:39 on Mar 02,2021
# vcom -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_DataTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DataTest
# -- Compiling architecture Behavioral of DataTest
# End time: 16:55:39 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_SampleTest.vhd
# QuestaSim-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:55:40 on Mar 02,2021
# vcom -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_SampleTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity LDTUv1b_SampleTeste
# -- Compiling architecture rtl of LDTUv1b_SampleTeste
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_SampleTest.vhd(62): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Note: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_SampleTest.vhd(64): VHDL Compiler exiting
# End time: 16:55:42 on Mar 02,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/SyncUnit_v1bTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:56:00 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/SyncUnit_v1bTMR.v 
# -- Compiling module SyncUnit_v1bTMR
# -- Compiling module HammingDecoder4TMR
# -- Compiling module SU_mVoter
# -- Compiling module SU_fout
# 
# Top level modules:
# 	SyncUnit_v1bTMR
# End time: 16:56:00 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_new.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:56:01 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_new.v 
# -- Compiling module tb_LDTU_presynth
# 
# Top level modules:
# 	tb_LDTU_presynth
# End time: 16:56:01 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_new_SEU.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:56:01 on Mar 02,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_new_SEU.v 
# -- Compiling module tb_LDTU_presynth
# 
# Top level modules:
# 	tb_LDTU_presynth
# End time: 16:56:01 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_SeuTest.vhd
# QuestaSim-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:56:01 on Mar 02,2021
# vcom -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/LDTUv1b_SeuTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity LDTUv1b_SeuTeste
# -- Compiling architecture rtl of LDTUv1b_SeuTeste
# End time: 16:56:02 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_LDTU_presynth
# vsim -voptargs="+acc" work.tb_LDTU_presynth 
# Start time: 16:56:34 on Mar 02,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v(81): Module 'LiTE_DTU_160MHz_v2_0' is not defined.
# Optimization failed
# Error loading design
# End time: 16:56:37 on Mar 02,2021, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
vlog -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:57:22 on Mar 02,2021
# vlog -reportprogress 300 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v 
# -- Compiling module top_ofthetop
# 
# Top level modules:
# 	top_ofthetop
# End time: 16:57:23 on Mar 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_LDTU_presynth
# vsim -voptargs="+acc" work.tb_LDTU_presynth 
# Start time: 16:57:32 on Mar 02,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v(81): (vopt-2912) Port 'CLK_A' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (3rd connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v(81): (vopt-2912) Port 'CLK_B' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (4th connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v(81): (vopt-2912) Port 'CLK_C' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (5th connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v(81): (vopt-2912) Port 'RST_A' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (6th connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v(81): (vopt-2912) Port 'RST_B' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (7th connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v(81): (vopt-2912) Port 'RST_C' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (8th connection).
# Optimization failed
# Error loading design
# End time: 16:57:32 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vlog -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:58:52 on Mar 02,2021
# vlog -reportprogress 300 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath.v 
# -- Compiling module top_ofthetop
# 
# Top level modules:
# 	top_ofthetop
# End time: 16:58:52 on Mar 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_LDTU_presynth
# vsim -voptargs="+acc" work.tb_LDTU_presynth 
# Start time: 16:58:56 on Mar 02,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 3 FSMs in module "LDTU_FSMTMR(fast)".
# ** Note: (vopt-143) Recognized 3 FSMs in module "AdcTestUnitTMR(fast)".
# Loading work.tb_LDTU_presynth(fast)
# Loading work.top_ofthetop(fast)
# Loading work.LiTE_DTU_160MHz_v2_0TMR(fast)
# Loading work.LDTU_BSTMR(fast)
# Loading work.majorityVoter(fast)
# Loading work.fanout(fast)
# Loading work.fanout(fast__1)
# Loading work.fanout(fast__2)
# Loading work.LDTU_iFIFOTMR(fast)
# Loading work.majorityVoter(fast__1)
# Loading work.majorityVoter(fast__2)
# Loading work.fanout(fast__3)
# Loading work.LDTU_EncoderTMR(fast)
# Loading work.Delay_enc(fast)
# Loading work.LDTU_FSMTMR(fast)
# Loading work.majorityVoter(fast__3)
# Loading work.majorityVoter(fast__4)
# Loading work.fanout(fast__4)
# Loading work.fanout(fast__5)
# Loading work.fanout(fast__6)
# Loading work.LDTU_CUTMR(fast)
# Loading work.CRC_calc(fast)
# Loading work.SumValue(fast)
# Loading work.fanout(fast__7)
# Loading work.LDTU_oFIFO_topTMR(fast)
# Loading work.Hamm_TRX(fast)
# Loading work.LDTU_oFIFOTMR(fast)
# Loading work.majorityVoter(fast__5)
# Loading work.majorityVoter(fast__6)
# Loading work.Hamm_RX(fast)
# Loading work.fanout(fast__8)
# Loading work.LDTU_DATA32_ATU_DTUTMR(fast)
# Loading work.LDTUv1b_serTMR(fast)
# Loading work.AdcTestUnitTMR(fast)
# Loading work.majorityVoter(fast__7)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.ldtuv1b_seuteste(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.datatest(behavioral)#1
pwd
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/vsim_AutoTMR
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/DATA12_g10 \
sim:/tb_LDTU_presynth/toptoplevel/DATA12_g01
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/B_subtraction/DATA12_g01
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/B_subtraction/DATA12_g10
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/B_subtraction/DATA_gain_10 \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/B_subtraction/DATA_gain_01
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Selection/DATA_gain_10
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Selection/DATA_gain_01
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Selection/DATA_to_enc
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Encoder/Load_FB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Encoder/Load
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Encoder/baseline_flag
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Encoder/DATA_32
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Encoder/DATA_32_FB
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/DATA_from_CUC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/DATA_from_CUB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/DATA_from_CUA
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/Load_data_FB
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/Load_data
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/handshakeC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/handshakeB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/handshakeA \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/handshake
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/read_signalC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/read_signalB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/read_signalA
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/write_signalC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/write_signalB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/Control_Unit/write_signalA
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/start_writeC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/start_writeB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/start_writeA \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/start_write
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/read_signalC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/read_signalB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/read_signalA \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/read_signal
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/decode_signalC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/decode_signalB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/decode_signalA \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/decode_signal
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/data_out_32
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/DATA32_DTUC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/DATA32_DTUB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/StorageFIFO/DATA32_DTUA
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_mux/DATA32_DTUC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_mux/DATA32_DTUB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_mux/DATA32_DTUA
add wave -position insertpoint  \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_DTUC \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_DTUB \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_DTUA \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_DTU_2C \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_DTU_2B \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_DTU_2A \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_DTU_2 \
sim:/tb_LDTU_presynth/toptoplevel/top_level_LiTE_DTU/DATA32_DTU
run
# File 1 aperto!
# File 2 aperto!
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70980 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70980 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70980 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 270660 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 270660 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 270660 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 295620 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 295620 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 295620 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320580 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320580 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320580 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 345540 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 345540 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 345540 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 370500 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 370500 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 370500 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 395460 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 395460 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 395460 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 420420 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 420420 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 420420 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 445380 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 445380 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 445380 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 470340 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 470340 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 470340 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 495300 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 495300 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 495300 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 520260 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 520260 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 520260 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 545220 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 545220 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 545220 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 570180 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 570180 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 570180 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 595140 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 595140 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 595140 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 620100 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 620100 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 620100 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 645060 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 645060 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 645060 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 670020 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 670020 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 670020 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 694980 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 694980 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 694980 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 719940 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 719940 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 719940 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 744900 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 744900 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 744900 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 769860 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 769860 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 769860 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 794820 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 794820 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 794820 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 819780 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 819780 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 819780 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 844740 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 844740 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 844740 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 869700 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 869700 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 869700 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 894660 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 894660 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 894660 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 919620 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 919620 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 919620 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 944580 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 944580 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 944580 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 969540 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 969540 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 969540 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 994500 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 994500 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 994500 ns  Iteration: 1  Instance: /tb_LDTU_presynth/LDTUv1b_SeuTeste
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/vsim_AutoTMR/Mywave_AUTOTMR.do
