{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520202351246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520202351260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 04 14:25:51 2018 " "Processing started: Sun Mar 04 14:25:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520202351260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202351260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202351261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1520202351961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520202351961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367771 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputuser.sv 3 3 " "Found 3 design units, including 3 entities, in source file inputuser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputUser " "Found entity 1: inputUser" {  } { { "inputUser.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367773 ""} { "Info" "ISGN_ENTITY_NAME" "2 handleClick " "Found entity 2: handleClick" {  } { { "inputUser.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367773 ""} { "Info" "ISGN_ENTITY_NAME" "3 handleClick_testbench " "Found entity 3: handleClick_testbench" {  } { { "inputUser.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/lights.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frog.sv 1 1 " "Found 1 design units, including 1 entities, in source file frog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frog " "Found entity 1: frog" {  } { { "frog.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "center.sv 1 1 " "Found 1 design units, including 1 entities, in source file center.sv" { { "Info" "ISGN_ENTITY_NAME" "1 center " "Found entity 1: center" {  } { { "center.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/center.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bottomlight.sv 1 1 " "Found 1 design units, including 1 entities, in source file bottomlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bottomLight " "Found entity 1: bottomLight" {  } { { "bottomLight.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/bottomLight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix_driver " "Found entity 1: led_matrix_driver" {  } { { "led_matrix_driver.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/led_matrix_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cars.sv 1 1 " "Found 1 design units, including 1 entities, in source file cars.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cars " "Found entity 1: cars" {  } { { "cars.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/cars.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsfr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsfr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSFR " "Found entity 1: LSFR" {  } { { "LSFR.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/LSFR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520202367791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202367791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520202367855 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[11..0\] DE1_SoC.sv(3) " "Output port \"GPIO_0\[11..0\]\" at DE1_SoC.sv(3) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1520202367857 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdiv\"" {  } { { "DE1_SoC.sv" "clkdiv" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSFR LSFR:randomize " "Elaborating entity \"LSFR\" for hierarchy \"LSFR:randomize\"" {  } { { "DE1_SoC.sv" "randomize" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 LSFR.sv(8) " "Verilog HDL assignment warning at LSFR.sv(8): truncated value with size 9 to match size of target (1)" {  } { { "LSFR.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/LSFR.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1520202367862 "|DE1_SoC|LSFR:randomize"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add " "Elaborating entity \"adder\" for hierarchy \"adder:add\"" {  } { { "DE1_SoC.sv" "add" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum adder.sv(4) " "Verilog HDL or VHDL warning at adder.sv(4): object \"sum\" assigned a value but never read" {  } { { "adder.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/adder.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1520202367864 "|DE1_SoC|adder:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cars cars:getCar " "Elaborating entity \"cars\" for hierarchy \"cars:getCar\"" {  } { { "DE1_SoC.sv" "getCar" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputUser inputUser:inputpress " "Elaborating entity \"inputUser\" for hierarchy \"inputUser:inputpress\"" {  } { { "DE1_SoC.sv" "inputpress" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handleClick inputUser:inputpress\|handleClick:Left " "Elaborating entity \"handleClick\" for hierarchy \"inputUser:inputpress\|handleClick:Left\"" {  } { { "inputUser.sv" "Left" { Text "C:/Users/Son Tran/Desktop/lab8/inputUser.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frog frog:setFrog " "Elaborating entity \"frog\" for hierarchy \"frog:setFrog\"" {  } { { "DE1_SoC.sv" "setFrog" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights frog:setFrog\|lights:LED64 " "Elaborating entity \"lights\" for hierarchy \"frog:setFrog\|lights:LED64\"" {  } { { "frog.sv" "LED64" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bottomLight frog:setFrog\|bottomLight:LED8 " "Elaborating entity \"bottomLight\" for hierarchy \"frog:setFrog\|bottomLight:LED8\"" {  } { { "frog.sv" "LED8" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "center frog:setFrog\|center:LED3 " "Elaborating entity \"center\" for hierarchy \"frog:setFrog\|center:LED3\"" {  } { { "frog.sv" "LED3" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_matrix_driver led_matrix_driver:driver " "Elaborating entity \"led_matrix_driver\" for hierarchy \"led_matrix_driver:driver\"" {  } { { "DE1_SoC.sv" "driver" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202367941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frog:setFrog\|resetfield " "Net \"frog:setFrog\|resetfield\" is missing source, defaulting to GND" {  } { { "frog.sv" "resetfield" { Text "C:/Users/Son Tran/Desktop/lab8/frog.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1520202368048 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1520202368048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Son Tran/Desktop/lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1520202369359 "|DE1_SoC|GPIO_0[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1520202369359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1520202369464 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1520202369796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Son Tran/Desktop/lab8/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Son Tran/Desktop/lab8/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202369840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520202370094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520202370094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520202370229 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520202370229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Implemented 318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520202370229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520202370229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520202370292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 04 14:26:10 2018 " "Processing ended: Sun Mar 04 14:26:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520202370292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520202370292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520202370292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520202370292 ""}
