Let John know if the timing report is needed, otherwise this just contains the synthesized verilog file.
