{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604220436467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604220436482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 16:47:16 2020 " "Processing started: Sun Nov 01 16:47:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604220436482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604220436482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604220436483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604220437181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604220437181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(23) " "Verilog HDL information at main.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604220454627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604220454633 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk50mto1 " "Found entity 2: clk50mto1" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604220454633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604220454633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604220454686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk50mto1 clk50mto1:dc " "Elaborating entity \"clk50mto1\" for hierarchy \"clk50mto1:dc\"" {  } { { "main.v" "dc" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604220454755 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[4\] GND " "Pin \"out0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out0\[5\] GND " "Pin \"out0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[4\] GND " "Pin \"out2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[5\] GND " "Pin \"out2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[4\] GND " "Pin \"out3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[5\] GND " "Pin \"out3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[4\] GND " "Pin \"out4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[5\] GND " "Pin \"out4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604220455679 "|main|out4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604220455679 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604220455830 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604220456498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/lance/Desktop/eda/QuartusWorkSpace/sj4_t2/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604220456575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604220456840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604220456840 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604220457043 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604220457043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604220457043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604220457043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604220457096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 16:47:37 2020 " "Processing ended: Sun Nov 01 16:47:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604220457096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604220457096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604220457096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604220457096 ""}
