How well program's memoery access patterns align with how [[CPU cache]] work. how often [[cache hit]] and [[cache miss]]