# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/full_subtract.vhd" \
"../../../../project_1.srcs/sources_1/new/full_subtract_4.vhd" \
"../../../../project_1.srcs/sim_subtract/new/full_subtract_4_tb.vhd" \

# Do not sort compile order
nosort
