INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/Dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ICM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ICM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ScalarDCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScalarDCM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/ScalarRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScalarRF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/VPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/VectorDCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorDCM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sources_1/new/VectorRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VectorRF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Workplace/RISCV_vector_processor/RISCV_vector_processor.srcs/sim_1/new/tb_VPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_VPU
