warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
0: system.remote_gdb: listening for remote gdb on port 7000
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 12:23:16
gem5 executing on 32ddf5dee70b, pid 126
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 8 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=8,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/basicProblemExplore/build/SortKV -o 'scalar 0 simd 5'

Reset SpSpLatency!
{'v': 8, 'v2': 16, 'logV': 3, 'logV2': 4, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
warn: ignoring syscall mprotect(...)
Generated random vector length = 10000
Milestone 4
info: Increasing stack size by one page.
Milestone 6
Check: stl qs key v.s. stl ms	 Pass!
Check: stl qs val v.s. stl ms (fail expected)	 Fail! (9954/10000)
Check: b's key v.s. stl ms	 Pass!
Check: b's val v.s. stl ms (fail expected)	 Fail! (9946/10000)
Check: my key v.s. stl ms	 Pass!
Check: my val v.s. stl ms	 Pass!
[std::stable_sort (kv)]	mean =        nan(ns)	sd =       -nan(ns)	nsample =     0
[ std::sort (kv)]	mean =        nan(ns)	sd =       -nan(ns)	nsample =     0
[Proposed SIMD (kv)]	mean =   2.52e+05(ns)	sd =   1.26e+02(ns)	nsample =     5
[Bramas SIMD (kv)]	mean =   7.60e+05(ns)	sd =   2.24e+02(ns)	nsample =     5
Milestone 7
Exiting @ tick 8605605500 because exiting with last active thread context

real	2m16.182s
user	2m16.114s
sys	0m0.068s
