Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 14 15:36:13 2024
| Host         : YangZhengyu-Portable running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
LUTAR-1    Warning           LUT drives async reset alert    20          
TIMING-16  Warning           Large setup violation           353         
TIMING-20  Warning           Non-clocked latch               625         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6875)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1155)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6875)
---------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1155)
---------------------------------------------------
 There are 1155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.304    -1329.874                    401                 7428        0.070        0.000                      0                 7428        1.100        0.000                       0                  3148  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           5.445        0.000                      0                   14        0.232        0.000                      0                   14        4.232        0.000                       0                   283  
  clkout2          34.639        0.000                      0                  298        0.070        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          36.619        0.000                      0                 5133        0.122        0.000                      0                 5133       49.600        0.000                       0                  2699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -4.108     -596.058                    367                  614        0.252        0.000                      0                  614  
clkout3       clkout0            -6.304    -1121.161                    214                  214        1.239        0.000                      0                  214  
clkout0       clkout2             5.913        0.000                      0                   12        0.166        0.000                      0                   12  
clkout3       clkout2            16.854        0.000                      0                  135        0.166        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.854        0.000                      0                 1336        0.324        0.000                      0                 1336  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfbout                    
(none)        clkout0                     
(none)        clkout2                     
(none)                      clkout0       
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y9    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.414ns (31.361%)  route 3.095ns (68.639%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 8.165 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.208    -2.386    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y210        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.673 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.835    -0.838    vga/U12/number0[26]
    SLICE_X72Y212        LUT6 (Prop_lut6_I0_O)        0.138    -0.700 f  vga/U12/ascii_code[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.700    vga/U12/ascii_code[6]_i_59_n_0
    SLICE_X72Y212        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.592 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.783     0.191    vga/U12/number__0[2]
    SLICE_X72Y231        LUT3 (Prop_lut3_I1_O)        0.132     0.323 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.450     0.773    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X71Y231        LUT5 (Prop_lut5_I4_O)        0.144     0.917 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.387     1.304    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X70Y231        LUT5 (Prop_lut5_I2_O)        0.136     1.440 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.640     2.080    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X70Y240        LUT4 (Prop_lut4_I0_O)        0.043     2.123 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     2.123    vga/U12_n_158
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.071     8.165    vga/CLK_OUT1
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.596     7.570    
                         clock uncertainty           -0.066     7.504    
    SLICE_X70Y240        FDRE (Setup_fdre_C_D)        0.064     7.568    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.313ns (30.619%)  route 2.975ns (69.381%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 8.165 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.208    -2.386    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y210        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.673 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.835    -0.838    vga/U12/number0[26]
    SLICE_X72Y212        LUT6 (Prop_lut6_I0_O)        0.138    -0.700 f  vga/U12/ascii_code[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.700    vga/U12/ascii_code[6]_i_59_n_0
    SLICE_X72Y212        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.592 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.783     0.191    vga/U12/number__0[2]
    SLICE_X72Y231        LUT3 (Prop_lut3_I1_O)        0.132     0.323 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.450     0.773    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X71Y231        LUT4 (Prop_lut4_I3_O)        0.136     0.909 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.243     1.152    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X72Y232        LUT5 (Prop_lut5_I2_O)        0.043     1.195 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.664     1.859    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X71Y240        LUT4 (Prop_lut4_I0_O)        0.043     1.902 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    vga/U12_n_159
    SLICE_X71Y240        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.071     8.165    vga/CLK_OUT1
    SLICE_X71Y240        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.596     7.570    
                         clock uncertainty           -0.066     7.504    
    SLICE_X71Y240        FDRE (Setup_fdre_C_D)        0.034     7.538    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.209ns (28.603%)  route 3.018ns (71.397%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 8.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.207    -2.387    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y210        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y210        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.678 f  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           0.677    -1.002    vga/U12/number0[12]
    SLICE_X74Y213        LUT6 (Prop_lut6_I1_O)        0.134    -0.868 f  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.000    -0.868    vga/U12/ascii_code[0]_inv_i_13_n_0
    SLICE_X74Y213        MUXF7 (Prop_muxf7_I0_O)      0.115    -0.753 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.044     0.292    vga/U12/number__0[0]
    SLICE_X72Y231        LUT4 (Prop_lut4_I0_O)        0.122     0.414 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.366     0.780    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X72Y231        LUT2 (Prop_lut2_I1_O)        0.043     0.823 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.363     1.186    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X72Y231        LUT6 (Prop_lut6_I3_O)        0.043     1.229 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.568     1.797    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X70Y237        LUT4 (Prop_lut4_I0_O)        0.043     1.840 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga/U12_n_156
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.069     8.163    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.596     7.568    
                         clock uncertainty           -0.066     7.502    
    SLICE_X70Y237        FDRE (Setup_fdre_C_D)        0.064     7.566    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.566    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.209ns (29.870%)  route 2.839ns (70.130%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns = ( 8.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.207    -2.387    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y210        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y210        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.678 f  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           0.677    -1.002    vga/U12/number0[12]
    SLICE_X74Y213        LUT6 (Prop_lut6_I1_O)        0.134    -0.868 f  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.000    -0.868    vga/U12/ascii_code[0]_inv_i_13_n_0
    SLICE_X74Y213        MUXF7 (Prop_muxf7_I0_O)      0.115    -0.753 f  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.044     0.292    vga/U12/number__0[0]
    SLICE_X72Y231        LUT4 (Prop_lut4_I0_O)        0.122     0.414 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.366     0.780    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X72Y231        LUT2 (Prop_lut2_I1_O)        0.043     0.823 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.167     0.990    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X72Y231        LUT6 (Prop_lut6_I2_O)        0.043     1.033 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.585     1.617    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X70Y239        LUT4 (Prop_lut4_I0_O)        0.043     1.660 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.660    vga/U12_n_155
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.070     8.164    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.596     7.569    
                         clock uncertainty           -0.066     7.503    
    SLICE_X70Y239        FDRE (Setup_fdre_C_D)        0.065     7.568    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 1.313ns (33.145%)  route 2.648ns (66.855%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns = ( 8.164 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.208    -2.386    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y210        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.673 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.835    -0.838    vga/U12/number0[26]
    SLICE_X72Y212        LUT6 (Prop_lut6_I0_O)        0.138    -0.700 f  vga/U12/ascii_code[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.700    vga/U12/ascii_code[6]_i_59_n_0
    SLICE_X72Y212        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.592 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.783     0.191    vga/U12/number__0[2]
    SLICE_X72Y231        LUT3 (Prop_lut3_I1_O)        0.132     0.323 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.200     0.523    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X71Y231        LUT6 (Prop_lut6_I5_O)        0.136     0.659 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.244     0.903    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X70Y231        LUT5 (Prop_lut5_I2_O)        0.043     0.946 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.586     1.532    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X70Y239        LUT4 (Prop_lut4_I0_O)        0.043     1.575 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.575    vga/U12_n_157
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.070     8.164    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.596     7.569    
                         clock uncertainty           -0.066     7.503    
    SLICE_X70Y239        FDRE (Setup_fdre_C_D)        0.064     7.567    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.567    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.270ns (33.084%)  route 2.569ns (66.916%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 8.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.208    -2.386    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y210        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.673 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.835    -0.838    vga/U12/number0[26]
    SLICE_X72Y212        LUT6 (Prop_lut6_I0_O)        0.138    -0.700 f  vga/U12/ascii_code[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.700    vga/U12/ascii_code[6]_i_59_n_0
    SLICE_X72Y212        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.592 f  vga/U12/ascii_code_reg[6]_i_34/O
                         net (fo=4, routed)           0.783     0.191    vga/U12/number__0[2]
    SLICE_X72Y231        LUT3 (Prop_lut3_I1_O)        0.132     0.323 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.361     0.684    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X71Y231        LUT6 (Prop_lut6_I0_O)        0.136     0.820 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.590     1.409    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X70Y237        LUT5 (Prop_lut5_I0_O)        0.043     1.452 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.452    vga/U12_n_160
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.069     8.163    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.596     7.568    
                         clock uncertainty           -0.066     7.502    
    SLICE_X70Y237        FDRE (Setup_fdre_C_D)        0.065     7.567    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.567    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.166ns (31.253%)  route 2.565ns (68.747%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 8.163 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.207    -2.387    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y210        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y210        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.678 r  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           0.677    -1.002    vga/U12/number0[12]
    SLICE_X74Y213        LUT6 (Prop_lut6_I1_O)        0.134    -0.868 r  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.000    -0.868    vga/U12/ascii_code[0]_inv_i_13_n_0
    SLICE_X74Y213        MUXF7 (Prop_muxf7_I0_O)      0.115    -0.753 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.044     0.292    vga/U12/number__0[0]
    SLICE_X72Y231        LUT4 (Prop_lut4_I0_O)        0.122     0.414 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.361     0.775    vga/U12/ascii_code[6]_i_16_n_0
    SLICE_X71Y231        LUT6 (Prop_lut6_I0_O)        0.043     0.818 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.483     1.301    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X71Y237        LUT5 (Prop_lut5_I0_O)        0.043     1.344 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.344    vga/U12_n_154
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.069     8.163    vga/CLK_OUT1
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.596     7.568    
                         clock uncertainty           -0.066     7.502    
    SLICE_X71Y237        FDRE (Setup_fdre_C_D)        0.034     7.536    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.259ns (23.532%)  route 0.842ns (76.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 8.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.207    -2.387    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y237        FDRE (Prop_fdre_C_Q)         0.259    -2.128 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.842    -1.287    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.104     8.198    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.596     7.602    
                         clock uncertainty           -0.066     7.536    
    RAMB18_X2Y96         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.120    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.450ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.223ns (21.087%)  route 0.835ns (78.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 8.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.207    -2.387    vga/CLK_OUT1
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_fdre_C_Q)         0.223    -2.164 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.835    -1.330    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.104     8.198    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.596     7.602    
                         clock uncertainty           -0.066     7.536    
    RAMB18_X2Y96         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.120    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  8.450    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.259ns (25.649%)  route 0.751ns (74.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 8.198 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.209    -2.385    vga/CLK_OUT1
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y240        FDRE (Prop_fdre_C_Q)         0.259    -2.126 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.751    -1.375    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.104     8.198    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.596     7.602    
                         clock uncertainty           -0.066     7.536    
    RAMB18_X2Y96         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.120    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  8.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.100ns (20.794%)  route 0.381ns (79.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.525    -0.668    vga/CLK_OUT1
    SLICE_X71Y240        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y240        FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.381    -0.187    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.118ns (23.444%)  route 0.385ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.523    -0.670    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y237        FDRE (Prop_fdre_C_Q)         0.118    -0.552 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.385    -0.166    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.118ns (23.397%)  route 0.386ns (76.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y239        FDRE (Prop_fdre_C_Q)         0.118    -0.551 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.386    -0.164    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.118ns (23.381%)  route 0.387ns (76.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y239        FDRE (Prop_fdre_C_Q)         0.118    -0.551 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.387    -0.164    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.118ns (23.285%)  route 0.389ns (76.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.525    -0.668    vga/CLK_OUT1
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y240        FDRE (Prop_fdre_C_Q)         0.118    -0.550 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.389    -0.161    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.100ns (18.568%)  route 0.439ns (81.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.523    -0.670    vga/CLK_OUT1
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.570 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.439    -0.131    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.118ns (21.011%)  route 0.444ns (78.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.523    -0.670    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y237        FDRE (Prop_fdre_C_Q)         0.118    -0.552 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.444    -0.108    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.093    -0.602    
    RAMB18_X2Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.419    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 vga/strdata_reg[38]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.274ns (34.586%)  route 0.518ns (65.414%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.516    -0.677    vga/CLK_OUT1
    SLICE_X67Y227        FDSE                                         r  vga/strdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y227        FDSE (Prop_fdse_C_Q)         0.100    -0.577 r  vga/strdata_reg[38]/Q
                         net (fo=1, routed)           0.092    -0.485    vga/U12/strdata[34]
    SLICE_X69Y227        LUT6 (Prop_lut6_I3_O)        0.028    -0.457 r  vga/U12/ascii_code[6]_i_38/O
                         net (fo=1, routed)           0.000    -0.457    vga/U12/ascii_code[6]_i_38_n_0
    SLICE_X69Y227        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.407 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.185    -0.222    vga/U12/ascii_code0[6]
    SLICE_X71Y231        LUT6 (Prop_lut6_I4_O)        0.068    -0.154 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.242     0.088    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X71Y237        LUT5 (Prop_lut5_I0_O)        0.028     0.116 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.116    vga/U12_n_154
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.093    -0.639    
    SLICE_X71Y237        FDRE (Hold_fdre_C_D)         0.060    -0.579    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 vga/strdata_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.267ns (31.940%)  route 0.569ns (68.060%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.517    -0.676    vga/CLK_OUT1
    SLICE_X69Y228        FDSE                                         r  vga/strdata_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y228        FDSE (Prop_fdse_C_Q)         0.100    -0.576 r  vga/strdata_reg[34]/Q
                         net (fo=1, routed)           0.100    -0.475    vga/U12/strdata[30]
    SLICE_X70Y228        LUT6 (Prop_lut6_I3_O)        0.028    -0.447 r  vga/U12/ascii_code[2]_i_10/O
                         net (fo=1, routed)           0.000    -0.447    vga/U12/ascii_code[2]_i_10_n_0
    SLICE_X70Y228        MUXF7 (Prop_muxf7_I0_O)      0.043    -0.404 r  vga/U12/ascii_code_reg[2]_i_4/O
                         net (fo=1, routed)           0.144    -0.260    vga/U12/ascii_code0[2]
    SLICE_X70Y231        LUT5 (Prop_lut5_I1_O)        0.068    -0.192 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.325     0.132    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X70Y240        LUT4 (Prop_lut4_I0_O)        0.028     0.160 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.160    vga/U12_n_158
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.093    -0.636    
    SLICE_X70Y240        FDRE (Hold_fdre_C_D)         0.087    -0.549    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 vga/strdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.310ns (36.578%)  route 0.538ns (63.422%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.514    -0.679    vga/CLK_OUT1
    SLICE_X70Y226        FDRE                                         r  vga/strdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y226        FDRE (Prop_fdre_C_Q)         0.107    -0.572 f  vga/strdata_reg[48]/Q
                         net (fo=1, routed)           0.143    -0.429    vga/U12/strdata[42]
    SLICE_X70Y229        LUT6 (Prop_lut6_I0_O)        0.064    -0.365 f  vga/U12/ascii_code[0]_inv_i_15/O
                         net (fo=1, routed)           0.000    -0.365    vga/U12/ascii_code[0]_inv_i_15_n_0
    SLICE_X70Y229        MUXF7 (Prop_muxf7_I0_O)      0.043    -0.322 f  vga/U12/ascii_code_reg[0]_inv_i_6/O
                         net (fo=1, routed)           0.097    -0.225    vga/U12/ascii_code0[0]
    SLICE_X71Y231        LUT6 (Prop_lut6_I4_O)        0.068    -0.157 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.298     0.141    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X70Y237        LUT5 (Prop_lut5_I0_O)        0.028     0.169 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.169    vga/U12_n_160
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.075    -0.657    
    SLICE_X70Y237        FDRE (Hold_fdre_C_D)         0.087    -0.570    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.739    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y96     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X58Y192    vga/code_exe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X56Y198    vga/code_exe_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X51Y197    vga/code_exe_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X47Y203    vga/code_exe_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X65Y205    vga/code_exe_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X71Y205    vga/code_exe_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X71Y205    vga/code_exe_reg[24]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y212    vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.639ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.524ns (10.036%)  route 4.697ns (89.964%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -2.391    vga/U12/CLK_OUT3
    SLICE_X65Y233        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y233        FDRE (Prop_fdre_C_Q)         0.223    -2.168 r  vga/U12/v_count_reg[4]/Q
                         net (fo=9, routed)           1.091    -1.077    vga/U12/PRow[4]
    SLICE_X66Y233        LUT6 (Prop_lut6_I1_O)        0.043    -1.034 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.709    -0.325    vga/U12/G[3]_i_8_n_0
    SLICE_X67Y233        LUT4 (Prop_lut4_I1_O)        0.043    -0.282 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.547     0.265    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X68Y233        LUT6 (Prop_lut6_I2_O)        0.043     0.308 r  vga/U12/R[3]_i_24/O
                         net (fo=1, routed)           0.350     0.658    vga/U12/dout827_in
    SLICE_X68Y237        LUT6 (Prop_lut6_I0_O)        0.043     0.701 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.562     1.263    vga/U12/p_39_in
    SLICE_X68Y238        LUT6 (Prop_lut6_I0_O)        0.043     1.306 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.428     1.734    vga/U12/dout640_out
    SLICE_X69Y237        LUT6 (Prop_lut6_I2_O)        0.043     1.777 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.350     2.127    vga/U12/dout1
    SLICE_X61Y236        LUT5 (Prop_lut5_I4_O)        0.043     2.170 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.660     2.830    vga/U12/B[2]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.596    37.570    
                         clock uncertainty           -0.081    37.488    
    SLICE_X61Y236        FDRE (Setup_fdre_C_D)       -0.019    37.469    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.469    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                 34.639    

Slack (MET) :             34.649ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.535ns (10.415%)  route 4.602ns (89.585%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -2.391    vga/U12/CLK_OUT3
    SLICE_X65Y233        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y233        FDRE (Prop_fdre_C_Q)         0.223    -2.168 r  vga/U12/v_count_reg[4]/Q
                         net (fo=9, routed)           1.091    -1.077    vga/U12/PRow[4]
    SLICE_X66Y233        LUT6 (Prop_lut6_I1_O)        0.043    -1.034 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.709    -0.325    vga/U12/G[3]_i_8_n_0
    SLICE_X67Y233        LUT4 (Prop_lut4_I1_O)        0.043    -0.282 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.547     0.265    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X68Y233        LUT6 (Prop_lut6_I2_O)        0.043     0.308 r  vga/U12/R[3]_i_24/O
                         net (fo=1, routed)           0.350     0.658    vga/U12/dout827_in
    SLICE_X68Y237        LUT6 (Prop_lut6_I0_O)        0.043     0.701 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.562     1.263    vga/U12/p_39_in
    SLICE_X68Y238        LUT6 (Prop_lut6_I0_O)        0.043     1.306 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.428     1.734    vga/U12/dout640_out
    SLICE_X69Y237        LUT6 (Prop_lut6_I2_O)        0.043     1.777 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.350     2.127    vga/U12/dout1
    SLICE_X61Y236        LUT5 (Prop_lut5_I4_O)        0.054     2.181 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.565     2.746    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.596    37.570    
                         clock uncertainty           -0.081    37.488    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.094    37.394    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.394    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 34.649    

Slack (MET) :             34.679ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.535ns (10.429%)  route 4.595ns (89.571%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -2.391    vga/U12/CLK_OUT3
    SLICE_X65Y233        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y233        FDRE (Prop_fdre_C_Q)         0.223    -2.168 r  vga/U12/v_count_reg[4]/Q
                         net (fo=9, routed)           1.091    -1.077    vga/U12/PRow[4]
    SLICE_X66Y233        LUT6 (Prop_lut6_I1_O)        0.043    -1.034 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.709    -0.325    vga/U12/G[3]_i_8_n_0
    SLICE_X67Y233        LUT4 (Prop_lut4_I1_O)        0.043    -0.282 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.547     0.265    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X68Y233        LUT6 (Prop_lut6_I2_O)        0.043     0.308 r  vga/U12/R[3]_i_24/O
                         net (fo=1, routed)           0.350     0.658    vga/U12/dout827_in
    SLICE_X68Y237        LUT6 (Prop_lut6_I0_O)        0.043     0.701 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.562     1.263    vga/U12/p_39_in
    SLICE_X68Y238        LUT6 (Prop_lut6_I0_O)        0.043     1.306 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.428     1.734    vga/U12/dout640_out
    SLICE_X69Y237        LUT6 (Prop_lut6_I2_O)        0.043     1.777 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.350     2.127    vga/U12/dout1
    SLICE_X61Y236        LUT5 (Prop_lut5_I4_O)        0.054     2.181 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.558     2.739    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.596    37.570    
                         clock uncertainty           -0.081    37.488    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.071    37.417    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.417    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 34.679    

Slack (MET) :             34.832ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 0.533ns (10.748%)  route 4.426ns (89.252%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -2.391    vga/U12/CLK_OUT3
    SLICE_X65Y233        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y233        FDRE (Prop_fdre_C_Q)         0.223    -2.168 r  vga/U12/v_count_reg[4]/Q
                         net (fo=9, routed)           1.091    -1.077    vga/U12/PRow[4]
    SLICE_X66Y233        LUT6 (Prop_lut6_I1_O)        0.043    -1.034 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.709    -0.325    vga/U12/G[3]_i_8_n_0
    SLICE_X67Y233        LUT4 (Prop_lut4_I1_O)        0.043    -0.282 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.547     0.265    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X68Y233        LUT6 (Prop_lut6_I2_O)        0.043     0.308 r  vga/U12/R[3]_i_24/O
                         net (fo=1, routed)           0.350     0.658    vga/U12/dout827_in
    SLICE_X68Y237        LUT6 (Prop_lut6_I0_O)        0.043     0.701 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.562     1.263    vga/U12/p_39_in
    SLICE_X68Y238        LUT6 (Prop_lut6_I0_O)        0.043     1.306 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.428     1.734    vga/U12/dout640_out
    SLICE_X69Y237        LUT6 (Prop_lut6_I2_O)        0.043     1.777 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.433     2.210    vga/U12/dout1
    SLICE_X61Y236        LUT2 (Prop_lut2_I0_O)        0.052     2.262 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.306     2.568    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.596    37.570    
                         clock uncertainty           -0.081    37.488    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.089    37.399    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                          -2.568    
  -------------------------------------------------------------------
                         slack                                 34.832    

Slack (MET) :             34.937ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 0.533ns (10.961%)  route 4.330ns (89.039%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.203    -2.391    vga/U12/CLK_OUT3
    SLICE_X65Y233        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y233        FDRE (Prop_fdre_C_Q)         0.223    -2.168 r  vga/U12/v_count_reg[4]/Q
                         net (fo=9, routed)           1.091    -1.077    vga/U12/PRow[4]
    SLICE_X66Y233        LUT6 (Prop_lut6_I1_O)        0.043    -1.034 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.709    -0.325    vga/U12/G[3]_i_8_n_0
    SLICE_X67Y233        LUT4 (Prop_lut4_I1_O)        0.043    -0.282 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.547     0.265    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X68Y233        LUT6 (Prop_lut6_I2_O)        0.043     0.308 r  vga/U12/R[3]_i_24/O
                         net (fo=1, routed)           0.350     0.658    vga/U12/dout827_in
    SLICE_X68Y237        LUT6 (Prop_lut6_I0_O)        0.043     0.701 r  vga/U12/R[3]_i_13/O
                         net (fo=2, routed)           0.562     1.263    vga/U12/p_39_in
    SLICE_X68Y238        LUT6 (Prop_lut6_I0_O)        0.043     1.306 r  vga/U12/R[3]_i_4/O
                         net (fo=1, routed)           0.428     1.734    vga/U12/dout640_out
    SLICE_X69Y237        LUT6 (Prop_lut6_I2_O)        0.043     1.777 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.433     2.210    vga/U12/dout1
    SLICE_X61Y236        LUT2 (Prop_lut2_I0_O)        0.052     2.262 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.210     2.471    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.596    37.570    
                         clock uncertainty           -0.081    37.488    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.080    37.408    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.408    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                 34.937    

Slack (MET) :             36.110ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.421ns (11.442%)  route 3.258ns (88.558%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.202    -2.392    vga/U12/CLK_OUT3
    SLICE_X65Y232        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y232        FDRE (Prop_fdre_C_Q)         0.204    -2.188 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.908    -1.280    vga/U12/PRow[3]
    SLICE_X67Y229        LUT5 (Prop_lut5_I0_O)        0.124    -1.156 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         1.148    -0.008    vga/U12/v_count_reg[3]_1
    SLICE_X67Y235        LUT4 (Prop_lut4_I2_O)        0.043     0.035 r  vga/U12/G[3]_i_2/O
                         net (fo=130, routed)         0.561     0.596    vga/U12/v_count_reg[6]_0
    SLICE_X61Y236        LUT4 (Prop_lut4_I3_O)        0.050     0.646 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.641     1.287    vga/U12/G[1]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.596    37.570    
                         clock uncertainty           -0.081    37.488    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.091    37.397    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.397    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                 36.110    

Slack (MET) :             36.248ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.421ns (11.809%)  route 3.144ns (88.191%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.202    -2.392    vga/U12/CLK_OUT3
    SLICE_X65Y232        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y232        FDRE (Prop_fdre_C_Q)         0.204    -2.188 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.908    -1.280    vga/U12/PRow[3]
    SLICE_X67Y229        LUT5 (Prop_lut5_I0_O)        0.124    -1.156 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         1.148    -0.008    vga/U12/v_count_reg[3]_1
    SLICE_X67Y235        LUT4 (Prop_lut4_I2_O)        0.043     0.035 r  vga/U12/G[3]_i_2/O
                         net (fo=130, routed)         0.561     0.596    vga/U12/v_count_reg[6]_0
    SLICE_X61Y236        LUT4 (Prop_lut4_I3_O)        0.050     0.646 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.527     1.173    vga/U12/G[1]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.596    37.570    
                         clock uncertainty           -0.081    37.488    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.067    37.421    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.421    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 36.248    

Slack (MET) :             36.277ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.414ns (11.548%)  route 3.171ns (88.452%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.202    -2.392    vga/U12/CLK_OUT3
    SLICE_X65Y232        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y232        FDRE (Prop_fdre_C_Q)         0.204    -2.188 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.908    -1.280    vga/U12/PRow[3]
    SLICE_X67Y229        LUT5 (Prop_lut5_I0_O)        0.124    -1.156 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         1.148    -0.008    vga/U12/v_count_reg[3]_1
    SLICE_X67Y235        LUT4 (Prop_lut4_I2_O)        0.043     0.035 r  vga/U12/G[3]_i_2/O
                         net (fo=130, routed)         0.561     0.596    vga/U12/v_count_reg[6]_0
    SLICE_X61Y236        LUT4 (Prop_lut4_I3_O)        0.043     0.639 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.554     1.193    vga/U12/B[3]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.596    37.570    
                         clock uncertainty           -0.081    37.488    
    SLICE_X61Y236        FDRE (Setup_fdre_C_D)       -0.019    37.469    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.469    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 36.277    

Slack (MET) :             36.383ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.414ns (11.944%)  route 3.052ns (88.056%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.202    -2.392    vga/U12/CLK_OUT3
    SLICE_X65Y232        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y232        FDRE (Prop_fdre_C_Q)         0.204    -2.188 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.908    -1.280    vga/U12/PRow[3]
    SLICE_X67Y229        LUT5 (Prop_lut5_I0_O)        0.124    -1.156 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.891    -0.265    vga/U12/v_count_reg[3]_1
    SLICE_X67Y233        LUT6 (Prop_lut6_I0_O)        0.043    -0.222 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.684     0.462    vga/U12/v_count_reg[8]_15
    SLICE_X61Y236        LUT4 (Prop_lut4_I3_O)        0.043     0.505 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.569     1.074    vga/U12/B[1]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.596    37.570    
                         clock uncertainty           -0.081    37.488    
    SLICE_X61Y236        FDRE (Setup_fdre_C_D)       -0.031    37.457    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.457    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 36.383    

Slack (MET) :             36.452ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.410ns (13.096%)  route 2.721ns (86.904%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 38.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -2.386    vga/U12/CLK_OUT3
    SLICE_X64Y238        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y238        FDRE (Prop_fdre_C_Q)         0.223    -2.163 r  vga/U12/h_count_reg[1]/Q
                         net (fo=28, routed)          1.172    -0.991    vga/U12/h_count_reg_n_0_[1]
    SLICE_X65Y232        LUT5 (Prop_lut5_I1_O)        0.051    -0.940 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.509    -0.430    vga/U12/h_count[9]_i_3_n_0
    SLICE_X66Y236        LUT6 (Prop_lut6_I0_O)        0.136    -0.294 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          1.039     0.745    vga/U12/h_count[9]_i_1_n_0
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.060    38.154    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
                         clock pessimism             -0.596    37.559    
                         clock uncertainty           -0.081    37.477    
    SLICE_X66Y227        FDRE (Setup_fdre_C_R)       -0.281    37.196    vga/U12/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 36.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.582    -0.611    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X71Y121        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y121        FDSE (Prop_fdse_C_Q)         0.091    -0.520 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.106    -0.413    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.059    -0.600    
    SLICE_X70Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116    -0.484    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.470%)  route 0.136ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.580    -0.613    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y123        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y123        FDSE (Prop_fdse_C_Q)         0.118    -0.495 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.136    -0.359    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.060    -0.599    
    SLICE_X70Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.497    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.581    -0.612    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y122        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_fdre_C_Q)         0.100    -0.512 r  DISPLAY/P2S_SEG/buff_reg_r_2/Q
                         net (fo=1, routed)           0.099    -0.413    DISPLAY/P2S_SEG/buff_reg_r_2_n_0
    SLICE_X72Y122        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.799    -0.659    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y122        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/C
                         clock pessimism              0.059    -0.601    
    SLICE_X72Y122        FDRE (Hold_fdre_C_D)         0.047    -0.554    DISPLAY/P2S_SEG/buff_reg_r_3
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.712%)  route 0.144ns (61.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.582    -0.611    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y121        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDSE (Prop_fdse_C_Q)         0.091    -0.520 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.144    -0.375    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X74Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.799    -0.659    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.078    -0.582    
    SLICE_X74Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.519    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.295%)  route 0.141ns (60.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.582    -0.611    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y121        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDSE (Prop_fdse_C_Q)         0.091    -0.520 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.141    -0.379    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X74Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.799    -0.659    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.078    -0.582    
    SLICE_X74Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.524    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.584    -0.609    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDRE (Prop_fdre_C_Q)         0.100    -0.509 r  DISPLAY/P2S_LED/buff_reg[9]/Q
                         net (fo=1, routed)           0.099    -0.410    DISPLAY/P2S_LED/buff[9]
    SLICE_X68Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.802    -0.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism              0.059    -0.598    
    SLICE_X68Y129        FDRE (Hold_fdre_C_D)         0.040    -0.558    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.423%)  route 0.152ns (62.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.582    -0.611    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X72Y121        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y121        FDSE (Prop_fdse_C_Q)         0.091    -0.520 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.152    -0.367    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X74Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.799    -0.659    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X74Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.078    -0.582    
    SLICE_X74Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.518    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.296%)  route 0.122ns (48.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.582    -0.611    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X71Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y128        FDRE (Prop_fdre_C_Q)         0.100    -0.511 r  DISPLAY/P2S_LED/buff_reg[2]/Q
                         net (fo=1, routed)           0.122    -0.389    DISPLAY/P2S_LED/buff[2]
    SLICE_X70Y128        LUT5 (Prop_lut5_I0_O)        0.028    -0.361 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
                         clock pessimism              0.059    -0.600    
    SLICE_X70Y128        FDRE (Hold_fdre_C_D)         0.087    -0.513    DISPLAY/P2S_LED/buff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.330%)  route 0.126ns (49.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.523    -0.670    vga/U12/CLK_OUT3
    SLICE_X67Y236        FDRE                                         r  vga/U12/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y236        FDRE (Prop_fdre_C_Q)         0.100    -0.570 r  vga/U12/h_count_reg[7]/Q
                         net (fo=11, routed)          0.126    -0.443    vga/U12/h_count_reg_n_0_[7]
    SLICE_X66Y236        LUT5 (Prop_lut5_I1_O)        0.028    -0.415 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000    -0.415    vga/U12/rdn_i_1_n_0
    SLICE_X66Y236        FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.731    vga/U12/CLK_OUT3
    SLICE_X66Y236        FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism              0.073    -0.659    
    SLICE_X66Y236        FDRE (Hold_fdre_C_D)         0.087    -0.572    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.966%)  route 0.108ns (52.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.584    -0.609    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X68Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y129        FDRE (Prop_fdre_C_Q)         0.100    -0.509 r  DISPLAY/P2S_LED/buff_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.400    DISPLAY/P2S_LED/buff[11]
    SLICE_X69Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.802    -0.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X69Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism              0.059    -0.598    
    SLICE_X69Y129        FDRE (Hold_fdre_C_D)         0.040    -0.558    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X64Y131    DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X72Y121    DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X74Y121    DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X72Y123    DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X72Y122    DISPLAY/P2S_SEG/buff_reg[29]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X72Y123    DISPLAY/P2S_SEG/buff_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y121    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y121    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y121    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X74Y121    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X70Y121    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       36.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.619ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[122][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.281ns  (logic 0.455ns (3.426%)  route 12.826ns (96.574%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.166ns = ( 50.166 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 f  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 f  core/data_ram/i___162/O
                         net (fo=141, routed)         6.666    11.680    core/data_ram/i___162_n_0
    SLICE_X74Y198        LUT6 (Prop_lut6_I0_O)        0.138    11.818 f  core/data_ram/data[122][7]_i_2/O
                         net (fo=2, routed)           1.312    13.129    core/data_ram/data[122][7]_i_2_n_0
    SLICE_X96Y212        LUT6 (Prop_lut6_I0_O)        0.043    13.172 r  core/data_ram/data[122][7]_i_1/O
                         net (fo=1, routed)           0.000    13.172    core/data_ram/data[122][7]_i_1_n_0
    SLICE_X96Y212        FDRE                                         r  core/data_ram/data_reg[122][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.085    50.166    core/data_ram/debug_clk
    SLICE_X96Y212        FDRE                                         r  core/data_ram/data_reg[122][7]/C  (IS_INVERTED)
                         clock pessimism             -0.318    49.848    
                         clock uncertainty           -0.095    49.754    
    SLICE_X96Y212        FDRE (Setup_fdre_C_D)        0.038    49.792    core/data_ram/data_reg[122][7]
  -------------------------------------------------------------------
                         required time                         49.792    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                 36.619    

Slack (MET) :             37.359ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[122][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.451ns  (logic 0.455ns (3.654%)  route 11.996ns (96.346%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 f  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 f  core/data_ram/i___162/O
                         net (fo=141, routed)         6.666    11.680    core/data_ram/i___162_n_0
    SLICE_X74Y198        LUT6 (Prop_lut6_I0_O)        0.138    11.818 f  core/data_ram/data[122][7]_i_2/O
                         net (fo=2, routed)           0.482    12.300    core/data_ram/data[122][7]_i_2_n_0
    SLICE_X77Y194        LUT6 (Prop_lut6_I0_O)        0.043    12.343 r  core/data_ram/data[122][6]_i_1/O
                         net (fo=1, routed)           0.000    12.343    core/data_ram/data[122][6]_i_1_n_0
    SLICE_X77Y194        FDRE                                         r  core/data_ram/data_reg[122][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.088    50.169    core/data_ram/debug_clk
    SLICE_X77Y194        FDRE                                         r  core/data_ram/data_reg[122][6]/C  (IS_INVERTED)
                         clock pessimism             -0.411    49.758    
                         clock uncertainty           -0.095    49.664    
    SLICE_X77Y194        FDRE (Setup_fdre_C_D)        0.038    49.702    core/data_ram/data_reg[122][6]
  -------------------------------------------------------------------
                         required time                         49.702    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                 37.359    

Slack (MET) :             37.778ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[58][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.031ns  (logic 0.412ns (3.425%)  route 11.619ns (96.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.167ns = ( 50.167 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 r  core/data_ram/i___162/O
                         net (fo=141, routed)         6.771    11.784    core/data_ram/i___162_n_0
    SLICE_X79Y199        LUT6 (Prop_lut6_I2_O)        0.138    11.922 r  core/data_ram/data[58][6]_i_1/O
                         net (fo=1, routed)           0.000    11.922    core/data_ram/data[58][6]_i_1_n_0
    SLICE_X79Y199        FDRE                                         r  core/data_ram/data_reg[58][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.086    50.167    core/data_ram/debug_clk
    SLICE_X79Y199        FDRE                                         r  core/data_ram/data_reg[58][6]/C  (IS_INVERTED)
                         clock pessimism             -0.411    49.756    
                         clock uncertainty           -0.095    49.662    
    SLICE_X79Y199        FDRE (Setup_fdre_C_D)        0.038    49.700    core/data_ram/data_reg[58][6]
  -------------------------------------------------------------------
                         required time                         49.700    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                 37.778    

Slack (MET) :             37.807ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[95][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.000ns  (logic 0.455ns (3.792%)  route 11.545ns (96.208%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 50.153 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 r  core/data_ram/i___162/O
                         net (fo=141, routed)         6.380    11.394    core/data_ram/i___162_n_0
    SLICE_X75Y202        LUT5 (Prop_lut5_I3_O)        0.138    11.532 f  core/data_ram/data[95][4]_i_2/O
                         net (fo=1, routed)           0.317    11.849    core/data_ram/data[95][4]_i_2_n_0
    SLICE_X76Y202        LUT6 (Prop_lut6_I5_O)        0.043    11.892 r  core/data_ram/data[95][4]_i_1/O
                         net (fo=1, routed)           0.000    11.892    core/data_ram/data[95][4]_i_1_n_0
    SLICE_X76Y202        FDRE                                         r  core/data_ram/data_reg[95][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.072    50.153    core/data_ram/debug_clk
    SLICE_X76Y202        FDRE                                         r  core/data_ram/data_reg[95][4]/C  (IS_INVERTED)
                         clock pessimism             -0.398    49.755    
                         clock uncertainty           -0.095    49.661    
    SLICE_X76Y202        FDRE (Setup_fdre_C_D)        0.038    49.699    core/data_ram/data_reg[95][4]
  -------------------------------------------------------------------
                         required time                         49.699    
                         arrival time                         -11.892    
  -------------------------------------------------------------------
                         slack                                 37.807    

Slack (MET) :             37.863ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[80][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.056ns  (logic 0.455ns (3.774%)  route 11.601ns (96.226%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.165ns = ( 50.165 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 r  core/data_ram/i___162/O
                         net (fo=141, routed)         6.191    11.205    core/data_ram/i___162_n_0
    SLICE_X78Y203        LUT6 (Prop_lut6_I4_O)        0.138    11.343 f  core/data_ram/data[80][3]_i_2/O
                         net (fo=1, routed)           0.562    11.904    core/data_ram/data[80][3]_i_2_n_0
    SLICE_X85Y205        LUT6 (Prop_lut6_I1_O)        0.043    11.947 r  core/data_ram/data[80][3]_i_1/O
                         net (fo=1, routed)           0.000    11.947    core/data_ram/data[80][3]_i_1_n_0
    SLICE_X85Y205        FDRE                                         r  core/data_ram/data_reg[80][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.084    50.165    core/data_ram/debug_clk
    SLICE_X85Y205        FDRE                                         r  core/data_ram/data_reg[80][3]/C  (IS_INVERTED)
                         clock pessimism             -0.298    49.867    
                         clock uncertainty           -0.095    49.773    
    SLICE_X85Y205        FDRE (Setup_fdre_C_D)        0.038    49.811    core/data_ram/data_reg[80][3]
  -------------------------------------------------------------------
                         required time                         49.811    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                 37.863    

Slack (MET) :             37.885ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[71][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.923ns  (logic 0.455ns (3.816%)  route 11.468ns (96.184%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.167ns = ( 50.167 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 r  core/data_ram/i___162/O
                         net (fo=141, routed)         5.948    10.961    core/data_ram/i___162_n_0
    SLICE_X75Y201        LUT6 (Prop_lut6_I3_O)        0.138    11.099 r  core/data_ram/i___20/O
                         net (fo=1, routed)           0.672    11.771    core/data_ram/i___20_n_0
    SLICE_X79Y199        LUT6 (Prop_lut6_I3_O)        0.043    11.814 r  core/data_ram/data[71][5]_i_1/O
                         net (fo=1, routed)           0.000    11.814    core/data_ram/data[71][5]_i_1_n_0
    SLICE_X79Y199        FDRE                                         r  core/data_ram/data_reg[71][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.086    50.167    core/data_ram/debug_clk
    SLICE_X79Y199        FDRE                                         r  core/data_ram/data_reg[71][5]/C  (IS_INVERTED)
                         clock pessimism             -0.411    49.756    
                         clock uncertainty           -0.095    49.662    
    SLICE_X79Y199        FDRE (Setup_fdre_C_D)        0.037    49.699    core/data_ram/data_reg[71][5]
  -------------------------------------------------------------------
                         required time                         49.699    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 37.885    

Slack (MET) :             37.994ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[122][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.813ns  (logic 0.455ns (3.852%)  route 11.358ns (96.148%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.153ns = ( 50.153 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 r  core/data_ram/i___162/O
                         net (fo=141, routed)         6.006    11.019    core/data_ram/i___162_n_0
    SLICE_X76Y207        LUT6 (Prop_lut6_I4_O)        0.138    11.157 f  core/data_ram/data[122][3]_i_2/O
                         net (fo=1, routed)           0.504    11.661    core/data_ram/data[122][3]_i_2_n_0
    SLICE_X77Y205        LUT6 (Prop_lut6_I0_O)        0.043    11.704 r  core/data_ram/data[122][3]_i_1/O
                         net (fo=1, routed)           0.000    11.704    core/data_ram/data[122][3]_i_1_n_0
    SLICE_X77Y205        FDRE                                         r  core/data_ram/data_reg[122][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.072    50.153    core/data_ram/debug_clk
    SLICE_X77Y205        FDRE                                         r  core/data_ram/data_reg[122][3]/C  (IS_INVERTED)
                         clock pessimism             -0.398    49.755    
                         clock uncertainty           -0.095    49.661    
    SLICE_X77Y205        FDRE (Setup_fdre_C_D)        0.038    49.699    core/data_ram/data_reg[122][3]
  -------------------------------------------------------------------
                         required time                         49.699    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                 37.994    

Slack (MET) :             38.014ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[119][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 0.455ns (3.828%)  route 11.431ns (96.172%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.167ns = ( 50.167 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 r  core/data_ram/i___162/O
                         net (fo=141, routed)         6.040    11.054    core/data_ram/i___162_n_0
    SLICE_X97Y211        LUT6 (Prop_lut6_I2_O)        0.138    11.192 r  core/data_ram/data[119][3]_i_2/O
                         net (fo=1, routed)           0.543    11.734    core/data_ram/data[119][3]_i_2_n_0
    SLICE_X97Y210        LUT6 (Prop_lut6_I2_O)        0.043    11.777 r  core/data_ram/data[119][3]_i_1/O
                         net (fo=1, routed)           0.000    11.777    core/data_ram/data[119][3]_i_1_n_0
    SLICE_X97Y210        FDRE                                         r  core/data_ram/data_reg[119][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.086    50.167    core/data_ram/debug_clk
    SLICE_X97Y210        FDRE                                         r  core/data_ram/data_reg[119][3]/C  (IS_INVERTED)
                         clock pessimism             -0.318    49.849    
                         clock uncertainty           -0.095    49.755    
    SLICE_X97Y210        FDRE (Setup_fdre_C_D)        0.037    49.792    core/data_ram/data_reg[119][3]
  -------------------------------------------------------------------
                         required time                         49.792    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                 38.014    

Slack (MET) :             38.119ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[71][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.815ns  (logic 0.455ns (3.851%)  route 11.360ns (96.149%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.169ns = ( 50.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 r  core/data_ram/i___162/O
                         net (fo=141, routed)         5.757    10.771    core/data_ram/i___162_n_0
    SLICE_X78Y215        LUT6 (Prop_lut6_I4_O)        0.138    10.909 r  core/data_ram/data[71][6]_i_2/O
                         net (fo=1, routed)           0.755    11.664    core/data_ram/data[71][6]_i_2_n_0
    SLICE_X94Y201        LUT6 (Prop_lut6_I2_O)        0.043    11.707 r  core/data_ram/data[71][6]_i_1/O
                         net (fo=1, routed)           0.000    11.707    core/data_ram/data[71][6]_i_1_n_0
    SLICE_X94Y201        FDRE                                         r  core/data_ram/data_reg[71][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.088    50.169    core/data_ram/debug_clk
    SLICE_X94Y201        FDRE                                         r  core/data_ram/data_reg[71][6]/C  (IS_INVERTED)
                         clock pessimism             -0.318    49.851    
                         clock uncertainty           -0.095    49.757    
    SLICE_X94Y201        FDRE (Setup_fdre_C_D)        0.069    49.826    core/data_ram/data_reg[71][6]
  -------------------------------------------------------------------
                         required time                         49.826    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                 38.119    

Slack (MET) :             38.121ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[87][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.794ns  (logic 0.455ns (3.858%)  route 11.339ns (96.142%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.160ns = ( 50.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.109ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.221    -0.109    core/reg_EXE_MEM/debug_clk
    SLICE_X84Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y207        FDRE (Prop_fdre_C_Q)         0.223     0.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__6/Q
                         net (fo=123, routed)         4.848     4.962    core/data_ram/data_reg[30][0]_0
    SLICE_X74Y189        LUT3 (Prop_lut3_I0_O)        0.051     5.013 r  core/data_ram/i___162/O
                         net (fo=141, routed)         5.662    10.675    core/data_ram/i___162_n_0
    SLICE_X77Y215        LUT6 (Prop_lut6_I2_O)        0.138    10.813 r  core/data_ram/data[87][6]_i_2/O
                         net (fo=1, routed)           0.829    11.642    core/data_ram/data[87][6]_i_2_n_0
    SLICE_X84Y214        LUT6 (Prop_lut6_I3_O)        0.043    11.685 r  core/data_ram/data[87][6]_i_1/O
                         net (fo=1, routed)           0.000    11.685    core/data_ram/data[87][6]_i_1_n_0
    SLICE_X84Y214        FDRE                                         r  core/data_ram/data_reg[87][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.079    50.160    core/data_ram/debug_clk
    SLICE_X84Y214        FDRE                                         r  core/data_ram/data_reg[87][6]/C  (IS_INVERTED)
                         clock pessimism             -0.298    49.862    
                         clock uncertainty           -0.095    49.768    
    SLICE_X84Y214        FDRE (Setup_fdre_C_D)        0.038    49.806    core/data_ram/data_reg[87][6]
  -------------------------------------------------------------------
                         required time                         49.806    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 38.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/rd_EX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rd_MEM_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.130ns (31.701%)  route 0.280ns (68.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.610ns
    Source Clock Delay      (SCD):    0.370ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.531     0.370    core/reg_ID_EX/debug_clk
    SLICE_X53Y201        FDCE                                         r  core/reg_ID_EX/rd_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y201        FDCE (Prop_fdce_C_Q)         0.100     0.470 r  core/reg_ID_EX/rd_EX_reg[0]/Q
                         net (fo=5, routed)           0.280     0.750    core/reg_ID_EX/rd_EXE[0]
    SLICE_X51Y199        LUT4 (Prop_lut4_I0_O)        0.030     0.780 r  core/reg_ID_EX/rd_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.780    core/reg_EXE_MEM/rd_MEM_reg[0]_1
    SLICE_X51Y199        FDCE                                         r  core/reg_EXE_MEM/rd_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.744     0.610    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y199        FDCE                                         r  core/reg_EXE_MEM/rd_MEM_reg[0]/C
                         clock pessimism             -0.027     0.583    
    SLICE_X51Y199        FDCE (Hold_fdce_C_D)         0.075     0.658    core/reg_EXE_MEM/rd_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.118ns (62.551%)  route 0.071ns (37.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.632ns
    Source Clock Delay      (SCD):    0.401ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.562     0.401    core/reg_EXE_MEM/debug_clk
    SLICE_X46Y203        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y203        FDCE (Prop_fdce_C_Q)         0.118     0.519 r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/Q
                         net (fo=3, routed)           0.071     0.590    core/reg_MEM_WB/PC_MEM[15]
    SLICE_X46Y203        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.766     0.632    core/reg_MEM_WB/debug_clk
    SLICE_X46Y203        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/C
                         clock pessimism             -0.231     0.401    
    SLICE_X46Y203        FDCE (Hold_fdce_C_D)         0.045     0.446    core/reg_MEM_WB/PCurrent_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.446    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.689%)  route 0.064ns (35.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.632ns
    Source Clock Delay      (SCD):    0.401ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.562     0.401    core/reg_EXE_MEM/debug_clk
    SLICE_X46Y203        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y203        FDCE (Prop_fdce_C_Q)         0.118     0.519 r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/Q
                         net (fo=3, routed)           0.064     0.583    core/reg_MEM_WB/PC_MEM[14]
    SLICE_X46Y203        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.766     0.632    core/reg_MEM_WB/debug_clk
    SLICE_X46Y203        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/C
                         clock pessimism             -0.231     0.401    
    SLICE_X46Y203        FDCE (Hold_fdce_C_D)         0.038     0.439    core/reg_MEM_WB/PCurrent_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/csr_w_imm_mux_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.635ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.565     0.404    core/reg_ID_EX/debug_clk
    SLICE_X45Y201        FDRE                                         r  core/reg_ID_EX/csr_w_imm_mux_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y201        FDRE (Prop_fdre_C_Q)         0.100     0.504 r  core/reg_ID_EX/csr_w_imm_mux_EX_reg/Q
                         net (fo=1, routed)           0.099     0.603    core/reg_EXE_MEM/csr_w_imm_mux_EX
    SLICE_X44Y202        FDRE                                         r  core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.769     0.635    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y202        FDRE                                         r  core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/C
                         clock pessimism             -0.217     0.418    
    SLICE_X44Y202        FDRE (Hold_fdre_C_D)         0.040     0.458    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rst_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y154        FDRE                                         r  rst_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y154        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_count_reg[10]/Q
                         net (fo=2, routed)           0.101    -0.447    rst_count[10]
    SLICE_X85Y153        FDRE                                         r  rst_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.744    -0.714    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_count_reg[11]/C
                         clock pessimism              0.081    -0.634    
    SLICE_X85Y153        FDRE (Hold_fdre_C_D)         0.038    -0.596    rst_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/exp_vector_EX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/exp_vector_MEM_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.149ns (33.915%)  route 0.290ns (66.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    0.402ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.563     0.402    core/reg_ID_EX/debug_clk
    SLICE_X46Y201        FDCE                                         r  core/reg_ID_EX/exp_vector_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y201        FDCE (Prop_fdce_C_Q)         0.118     0.520 r  core/reg_ID_EX/exp_vector_EX_reg[0]/Q
                         net (fo=1, routed)           0.290     0.810    core/reg_ID_EX/exp_vector_EXE[0]
    SLICE_X45Y197        LUT4 (Prop_lut4_I0_O)        0.031     0.841 r  core/reg_ID_EX/exp_vector_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.841    core/reg_EXE_MEM/exp_vector_MEM_reg[0]_1
    SLICE_X45Y197        FDCE                                         r  core/reg_EXE_MEM/exp_vector_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.778     0.644    core/reg_EXE_MEM/debug_clk
    SLICE_X45Y197        FDCE                                         r  core/reg_EXE_MEM/exp_vector_MEM_reg[0]/C
                         clock pessimism             -0.027     0.617    
    SLICE_X45Y197        FDCE (Hold_fdce_C_D)         0.075     0.692    core/reg_EXE_MEM/exp_vector_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 core/hazard_unit/hazard_optype_EXE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/hazard_unit/hazard_optype_MEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.077%)  route 0.100ns (49.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.528     0.367    core/hazard_unit/debug_clk
    SLICE_X68Y202        FDRE                                         r  core/hazard_unit/hazard_optype_EXE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y202        FDRE (Prop_fdre_C_Q)         0.100     0.467 r  core/hazard_unit/hazard_optype_EXE_reg[1]/Q
                         net (fo=12, routed)          0.100     0.567    core/hazard_unit/hazard_optype_EXE_reg[1]_0[1]
    SLICE_X68Y202        FDRE                                         r  core/hazard_unit/hazard_optype_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.733     0.599    core/hazard_unit/debug_clk
    SLICE_X68Y202        FDRE                                         r  core/hazard_unit/hazard_optype_MEM_reg[1]/C
                         clock pessimism             -0.232     0.367    
    SLICE_X68Y202        FDRE (Hold_fdre_C_D)         0.047     0.414    core/hazard_unit/hazard_optype_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/exp_vector_EX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/exp_vector_MEM_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.350%)  route 0.268ns (67.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.610ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.565     0.404    core/reg_ID_EX/debug_clk
    SLICE_X44Y201        FDCE                                         r  core/reg_ID_EX/exp_vector_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y201        FDCE (Prop_fdce_C_Q)         0.100     0.504 r  core/reg_ID_EX/exp_vector_EX_reg[1]/Q
                         net (fo=1, routed)           0.268     0.772    core/reg_ID_EX/exp_vector_EXE[1]
    SLICE_X51Y199        LUT4 (Prop_lut4_I0_O)        0.028     0.800 r  core/reg_ID_EX/exp_vector_MEM[1]_i_1/O
                         net (fo=1, routed)           0.000     0.800    core/reg_EXE_MEM/exp_vector_MEM_reg[1]_1
    SLICE_X51Y199        FDCE                                         r  core/reg_EXE_MEM/exp_vector_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.744     0.610    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y199        FDCE                                         r  core/reg_EXE_MEM/exp_vector_MEM_reg[1]/C
                         clock pessimism             -0.027     0.583    
    SLICE_X51Y199        FDCE (Hold_fdce_C_D)         0.060     0.643    core/reg_EXE_MEM/exp_vector_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.610%)  route 0.106ns (51.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X84Y154        FDRE                                         r  rst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y154        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_count_reg[8]/Q
                         net (fo=2, routed)           0.106    -0.442    rst_count[8]
    SLICE_X84Y154        FDRE                                         r  rst_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.744    -0.714    clk_cpu
    SLICE_X84Y154        FDRE                                         r  rst_count_reg[9]/C
                         clock pessimism              0.067    -0.648    
    SLICE_X84Y154        FDRE (Hold_fdre_C_D)         0.047    -0.601    rst_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.118ns (30.189%)  route 0.273ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.545     0.384    core/REG_PC/debug_clk
    SLICE_X50Y198        FDCE                                         r  core/REG_PC/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y198        FDCE (Prop_fdce_C_Q)         0.118     0.502 r  core/REG_PC/Q_reg[14]/Q
                         net (fo=5, routed)           0.273     0.775    core/reg_IF_ID/PCurrent_ID_reg[31]_2[14]
    SLICE_X61Y201        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.734     0.600    core/reg_IF_ID/debug_clk
    SLICE_X61Y201        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/C
                         clock pessimism             -0.027     0.573    
    SLICE_X61Y201        FDCE (Hold_fdce_C_D)         0.040     0.613    core/reg_IF_ID/PCurrent_ID_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y8    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X85Y153    rst_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X84Y154    rst_count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X93Y205    core/data_ram/data_reg[8][2]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X56Y214    core/exp_unit/csr_waddr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X56Y214    core/exp_unit/csr_waddr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X64Y211    core/exp_unit/csr/CSR_reg[0][23]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X67Y215    core/exp_unit/csr/CSR_reg[0][28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X85Y153    rst_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X85Y153    rst_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X84Y154    rst_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X84Y154    rst_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X93Y205    core/data_ram/data_reg[8][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X93Y205    core/data_ram/data_reg[8][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X56Y214    core/exp_unit/csr_waddr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X56Y214    core/exp_unit/csr_waddr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X56Y214    core/exp_unit/csr_waddr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X56Y214    core/exp_unit/csr_waddr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y153    rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y153    rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y152    rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y152    rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y154    rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y154    rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y153    rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y153    rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X84Y153    rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X84Y153    rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          367  Failing Endpoints,  Worst Slack       -4.108ns,  Total Violation     -596.058ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.108ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 0.589ns (6.836%)  route 8.027ns (93.164%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.267     3.128    core/register/debug_addr[0]
    SLICE_X72Y196        LUT6 (Prop_lut6_I4_O)        0.043     3.171 r  core/register/data_buf_reg_0_3_18_23_i_63/O
                         net (fo=1, routed)           0.000     3.171    core/register/data_buf_reg_0_3_18_23_i_63_n_0
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I1_O)      0.122     3.293 r  core/register/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           1.146     4.439    core/register/data_buf_reg_0_3_18_23_i_21_n_0
    SLICE_X72Y208        LUT4 (Prop_lut4_I2_O)        0.122     4.561 r  core/register/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=2, routed)           1.190     5.751    core/Debug_regs[19]
    SLICE_X52Y202        LUT3 (Prop_lut3_I1_O)        0.043     5.794 r  core/code_if[19]_i_1/O
                         net (fo=5, routed)           0.423     6.218    vga/D[19]
    SLICE_X51Y200        FDRE                                         r  vga/code_wb_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.075     3.169    vga/CLK_OUT1
    SLICE_X51Y200        FDRE                                         r  vga/code_wb_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.338    
                         clock uncertainty           -0.201     2.136    
    SLICE_X51Y200        FDRE (Setup_fdre_C_D)       -0.027     2.109    vga/code_wb_reg[19]
  -------------------------------------------------------------------
                         required time                          2.109    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 -4.108    

Slack (VIOLATED) :        -4.042ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 0.589ns (6.867%)  route 7.989ns (93.133%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 3.169 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.267     3.128    core/register/debug_addr[0]
    SLICE_X72Y196        LUT6 (Prop_lut6_I4_O)        0.043     3.171 r  core/register/data_buf_reg_0_3_18_23_i_63/O
                         net (fo=1, routed)           0.000     3.171    core/register/data_buf_reg_0_3_18_23_i_63_n_0
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I1_O)      0.122     3.293 r  core/register/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           1.146     4.439    core/register/data_buf_reg_0_3_18_23_i_21_n_0
    SLICE_X72Y208        LUT4 (Prop_lut4_I2_O)        0.122     4.561 r  core/register/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=2, routed)           1.190     5.751    core/Debug_regs[19]
    SLICE_X52Y202        LUT3 (Prop_lut3_I1_O)        0.043     5.794 r  core/code_if[19]_i_1/O
                         net (fo=5, routed)           0.385     6.180    vga/D[19]
    SLICE_X50Y203        FDRE                                         r  vga/code_if_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.075     3.169    vga/CLK_OUT1
    SLICE_X50Y203        FDRE                                         r  vga/code_if_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.338    
                         clock uncertainty           -0.201     2.136    
    SLICE_X50Y203        FDRE (Setup_fdre_C_D)        0.001     2.137    vga/code_if_reg[19]
  -------------------------------------------------------------------
                         required time                          2.137    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 -4.042    

Slack (VIOLATED) :        -4.008ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 0.589ns (6.900%)  route 7.947ns (93.100%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 3.170 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.267     3.128    core/register/debug_addr[0]
    SLICE_X72Y196        LUT6 (Prop_lut6_I4_O)        0.043     3.171 r  core/register/data_buf_reg_0_3_18_23_i_63/O
                         net (fo=1, routed)           0.000     3.171    core/register/data_buf_reg_0_3_18_23_i_63_n_0
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I1_O)      0.122     3.293 r  core/register/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           1.146     4.439    core/register/data_buf_reg_0_3_18_23_i_21_n_0
    SLICE_X72Y208        LUT4 (Prop_lut4_I2_O)        0.122     4.561 r  core/register/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=2, routed)           1.190     5.751    core/Debug_regs[19]
    SLICE_X52Y202        LUT3 (Prop_lut3_I1_O)        0.043     5.794 r  core/code_if[19]_i_1/O
                         net (fo=5, routed)           0.344     6.138    vga/D[19]
    SLICE_X52Y202        FDRE                                         r  vga/code_exe_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.076     3.170    vga/CLK_OUT1
    SLICE_X52Y202        FDRE                                         r  vga/code_exe_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.339    
                         clock uncertainty           -0.201     2.137    
    SLICE_X52Y202        FDRE (Setup_fdre_C_D)       -0.007     2.130    vga/code_exe_reg[19]
  -------------------------------------------------------------------
                         required time                          2.130    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                 -4.008    

Slack (VIOLATED) :        -3.964ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 0.589ns (6.886%)  route 7.964ns (93.114%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 3.228 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.267     3.128    core/register/debug_addr[0]
    SLICE_X72Y196        LUT6 (Prop_lut6_I4_O)        0.043     3.171 r  core/register/data_buf_reg_0_3_18_23_i_63/O
                         net (fo=1, routed)           0.000     3.171    core/register/data_buf_reg_0_3_18_23_i_63_n_0
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I1_O)      0.122     3.293 r  core/register/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           1.146     4.439    core/register/data_buf_reg_0_3_18_23_i_21_n_0
    SLICE_X72Y208        LUT4 (Prop_lut4_I2_O)        0.122     4.561 r  core/register/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=2, routed)           1.190     5.751    core/Debug_regs[19]
    SLICE_X52Y202        LUT3 (Prop_lut3_I1_O)        0.043     5.794 r  core/code_if[19]_i_1/O
                         net (fo=5, routed)           0.361     6.155    vga/D[19]
    SLICE_X48Y201        FDRE                                         r  vga/code_id_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.134     3.228    vga/CLK_OUT1
    SLICE_X48Y201        FDRE                                         r  vga/code_id_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.397    
                         clock uncertainty           -0.201     2.195    
    SLICE_X48Y201        FDRE (Setup_fdre_C_D)       -0.004     2.191    vga/code_id_reg[19]
  -------------------------------------------------------------------
                         required time                          2.191    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                 -3.964    

Slack (VIOLATED) :        -3.887ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 0.589ns (7.008%)  route 7.816ns (92.992%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 3.170 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.267     3.128    core/register/debug_addr[0]
    SLICE_X72Y196        LUT6 (Prop_lut6_I4_O)        0.043     3.171 r  core/register/data_buf_reg_0_3_18_23_i_63/O
                         net (fo=1, routed)           0.000     3.171    core/register/data_buf_reg_0_3_18_23_i_63_n_0
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I1_O)      0.122     3.293 r  core/register/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           1.146     4.439    core/register/data_buf_reg_0_3_18_23_i_21_n_0
    SLICE_X72Y208        LUT4 (Prop_lut4_I2_O)        0.122     4.561 r  core/register/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=2, routed)           1.190     5.751    core/Debug_regs[19]
    SLICE_X52Y202        LUT3 (Prop_lut3_I1_O)        0.043     5.794 r  core/code_if[19]_i_1/O
                         net (fo=5, routed)           0.213     6.007    vga/D[19]
    SLICE_X53Y202        FDRE                                         r  vga/code_mem_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.076     3.170    vga/CLK_OUT1
    SLICE_X53Y202        FDRE                                         r  vga/code_mem_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.339    
                         clock uncertainty           -0.201     2.137    
    SLICE_X53Y202        FDRE (Setup_fdre_C_D)       -0.018     2.119    vga/code_mem_reg[19]
  -------------------------------------------------------------------
                         required time                          2.119    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                 -3.887    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 0.571ns (7.387%)  route 7.159ns (92.613%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 3.228 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.086     2.946    core/register/debug_addr[0]
    SLICE_X70Y196        LUT6 (Prop_lut6_I4_O)        0.043     2.989 r  core/register/data_buf_reg_0_3_12_17_i_76/O
                         net (fo=1, routed)           0.000     2.989    core/register/data_buf_reg_0_3_12_17_i_76_n_0
    SLICE_X70Y196        MUXF7 (Prop_muxf7_I1_O)      0.103     3.092 r  core/register/data_buf_reg_0_3_12_17_i_27/O
                         net (fo=1, routed)           0.455     3.548    core/register/data_buf_reg_0_3_12_17_i_27_n_0
    SLICE_X70Y196        LUT4 (Prop_lut4_I0_O)        0.123     3.671 r  core/register/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=2, routed)           1.244     4.914    core/Debug_regs[12]
    SLICE_X49Y202        LUT6 (Prop_lut6_I2_O)        0.043     4.957 r  core/code_if[12]_i_1_comp/O
                         net (fo=5, routed)           0.374     5.332    vga/D[12]
    SLICE_X49Y205        FDRE                                         r  vga/code_wb_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.134     3.228    vga/CLK_OUT1
    SLICE_X49Y205        FDRE                                         r  vga/code_wb_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.397    
                         clock uncertainty           -0.201     2.195    
    SLICE_X49Y205        FDRE (Setup_fdre_C_D)       -0.015     2.180    vga/code_wb_reg[12]
  -------------------------------------------------------------------
                         required time                          2.180    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                 -3.151    

Slack (VIOLATED) :        -3.123ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 0.577ns (7.564%)  route 7.051ns (92.436%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 3.166 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.055     2.915    core/register/debug_addr[0]
    SLICE_X71Y198        LUT6 (Prop_lut6_I4_O)        0.043     2.958 r  core/register/data_buf_reg_0_3_18_23_i_78/O
                         net (fo=1, routed)           0.000     2.958    core/register/data_buf_reg_0_3_18_23_i_78_n_0
    SLICE_X71Y198        MUXF7 (Prop_muxf7_I1_O)      0.108     3.066 r  core/register/data_buf_reg_0_3_18_23_i_37/O
                         net (fo=1, routed)           0.764     3.831    core/register/data_buf_reg_0_3_18_23_i_37_n_0
    SLICE_X73Y206        LUT4 (Prop_lut4_I2_O)        0.124     3.955 r  core/register/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=2, routed)           0.848     4.803    core/Debug_regs[21]
    SLICE_X57Y209        LUT3 (Prop_lut3_I1_O)        0.043     4.846 r  core/code_if[21]_i_1/O
                         net (fo=5, routed)           0.384     5.230    vga/D[21]
    SLICE_X57Y210        FDRE                                         r  vga/code_wb_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.072     3.166    vga/CLK_OUT1
    SLICE_X57Y210        FDRE                                         r  vga/code_wb_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.335    
                         clock uncertainty           -0.201     2.133    
    SLICE_X57Y210        FDRE (Setup_fdre_C_D)       -0.027     2.106    vga/code_wb_reg[21]
  -------------------------------------------------------------------
                         required time                          2.106    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                 -3.123    

Slack (VIOLATED) :        -3.113ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.577ns (7.554%)  route 7.062ns (92.446%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 3.167 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.055     2.915    core/register/debug_addr[0]
    SLICE_X71Y198        LUT6 (Prop_lut6_I4_O)        0.043     2.958 r  core/register/data_buf_reg_0_3_18_23_i_78/O
                         net (fo=1, routed)           0.000     2.958    core/register/data_buf_reg_0_3_18_23_i_78_n_0
    SLICE_X71Y198        MUXF7 (Prop_muxf7_I1_O)      0.108     3.066 r  core/register/data_buf_reg_0_3_18_23_i_37/O
                         net (fo=1, routed)           0.764     3.831    core/register/data_buf_reg_0_3_18_23_i_37_n_0
    SLICE_X73Y206        LUT4 (Prop_lut4_I2_O)        0.124     3.955 r  core/register/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=2, routed)           0.848     4.803    core/Debug_regs[21]
    SLICE_X57Y209        LUT3 (Prop_lut3_I1_O)        0.043     4.846 r  core/code_if[21]_i_1/O
                         net (fo=5, routed)           0.395     5.240    vga/D[21]
    SLICE_X58Y208        FDRE                                         r  vga/code_mem_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     3.167    vga/CLK_OUT1
    SLICE_X58Y208        FDRE                                         r  vga/code_mem_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.336    
                         clock uncertainty           -0.201     2.134    
    SLICE_X58Y208        FDRE (Setup_fdre_C_D)       -0.007     2.127    vga/code_mem_reg[21]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                 -3.113    

Slack (VIOLATED) :        -3.111ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.577ns (7.563%)  route 7.053ns (92.437%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 3.168 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.055     2.915    core/register/debug_addr[0]
    SLICE_X71Y198        LUT6 (Prop_lut6_I4_O)        0.043     2.958 r  core/register/data_buf_reg_0_3_18_23_i_78/O
                         net (fo=1, routed)           0.000     2.958    core/register/data_buf_reg_0_3_18_23_i_78_n_0
    SLICE_X71Y198        MUXF7 (Prop_muxf7_I1_O)      0.108     3.066 r  core/register/data_buf_reg_0_3_18_23_i_37/O
                         net (fo=1, routed)           0.764     3.831    core/register/data_buf_reg_0_3_18_23_i_37_n_0
    SLICE_X73Y206        LUT4 (Prop_lut4_I2_O)        0.124     3.955 r  core/register/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=2, routed)           0.848     4.803    core/Debug_regs[21]
    SLICE_X57Y209        LUT3 (Prop_lut3_I1_O)        0.043     4.846 r  core/code_if[21]_i_1/O
                         net (fo=5, routed)           0.386     5.231    vga/D[21]
    SLICE_X57Y207        FDRE                                         r  vga/code_id_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.074     3.168    vga/CLK_OUT1
    SLICE_X57Y207        FDRE                                         r  vga/code_id_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.337    
                         clock uncertainty           -0.201     2.135    
    SLICE_X57Y207        FDRE (Setup_fdre_C_D)       -0.015     2.120    vga/code_id_reg[21]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                 -3.111    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 0.571ns (7.444%)  route 7.100ns (92.556%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.772ns = ( 3.228 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.196    -2.398    vga/U12/CLK_OUT3
    SLICE_X66Y227        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y227        FDRE (Prop_fdre_C_Q)         0.259    -2.139 r  vga/U12/h_count_reg[3]/Q
                         net (fo=486, routed)         5.086     2.946    core/register/debug_addr[0]
    SLICE_X70Y196        LUT6 (Prop_lut6_I4_O)        0.043     2.989 r  core/register/data_buf_reg_0_3_12_17_i_76/O
                         net (fo=1, routed)           0.000     2.989    core/register/data_buf_reg_0_3_12_17_i_76_n_0
    SLICE_X70Y196        MUXF7 (Prop_muxf7_I1_O)      0.103     3.092 r  core/register/data_buf_reg_0_3_12_17_i_27/O
                         net (fo=1, routed)           0.455     3.548    core/register/data_buf_reg_0_3_12_17_i_27_n_0
    SLICE_X70Y196        LUT4 (Prop_lut4_I0_O)        0.123     3.671 r  core/register/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=2, routed)           1.244     4.914    core/Debug_regs[12]
    SLICE_X49Y202        LUT6 (Prop_lut6_I2_O)        0.043     4.957 r  core/code_if[12]_i_1_comp/O
                         net (fo=5, routed)           0.315     5.273    vga/D[12]
    SLICE_X49Y203        FDRE                                         r  vga/code_mem_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.134     3.228    vga/CLK_OUT1
    SLICE_X49Y203        FDRE                                         r  vga/code_mem_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.397    
                         clock uncertainty           -0.201     2.195    
    SLICE_X49Y203        FDRE (Setup_fdre_C_D)       -0.018     2.177    vga/code_mem_reg[12]
  -------------------------------------------------------------------
                         required time                          2.177    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                 -3.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.100ns (10.563%)  route 0.847ns (89.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.526    -0.667    vga/U12/CLK_OUT3
    SLICE_X64Y238        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y238        FDRE (Prop_fdre_C_Q)         0.100    -0.567 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.847     0.280    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.764    -0.695    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.356    
                         clock uncertainty            0.201    -0.155    
    RAMB18_X2Y96         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.028    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.211ns (25.004%)  route 0.633ns (74.996%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.521    -0.672    vga/U12/CLK_OUT3
    SLICE_X67Y232        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y232        FDRE (Prop_fdre_C_Q)         0.091    -0.581 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.185    -0.395    vga/U12/PRow[6]
    SLICE_X67Y234        LUT3 (Prop_lut3_I0_O)        0.064    -0.331 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.212    -0.120    vga/U12/G[3]_i_6_n_0
    SLICE_X68Y233        LUT6 (Prop_lut6_I1_O)        0.028    -0.092 r  vga/U12/ascii_code[6]_i_4/O
                         net (fo=9, routed)           0.236     0.144    vga/U12/ascii_code[6]_i_4_n_0
    SLICE_X70Y237        LUT5 (Prop_lut5_I3_O)        0.028     0.172 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.172    vga/U12_n_160
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.393    
                         clock uncertainty            0.201    -0.191    
    SLICE_X70Y237        FDRE (Hold_fdre_C_D)         0.087    -0.104    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.182ns (21.130%)  route 0.679ns (78.870%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.521    -0.672    vga/U12/CLK_OUT3
    SLICE_X67Y232        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y232        FDRE (Prop_fdre_C_Q)         0.091    -0.581 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.263    -0.318    vga/U12/PRow[6]
    SLICE_X67Y233        LUT6 (Prop_lut6_I2_O)        0.064    -0.254 r  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.417     0.163    vga/U12/v_count_reg[8]_15
    SLICE_X70Y230        LUT3 (Prop_lut3_I1_O)        0.027     0.190 r  vga/U12/strdata[32]_i_1/O
                         net (fo=1, routed)           0.000     0.190    vga/U12_n_147
    SLICE_X70Y230        FDRE                                         r  vga/strdata_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.721    -0.737    vga/CLK_OUT1
    SLICE_X70Y230        FDRE                                         r  vga/strdata_reg[32]/C
                         clock pessimism              0.339    -0.399    
                         clock uncertainty            0.201    -0.197    
    SLICE_X70Y230        FDRE (Hold_fdre_C_D)         0.096    -0.101    vga/strdata_reg[32]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.183ns (21.222%)  route 0.679ns (78.778%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.521    -0.672    vga/U12/CLK_OUT3
    SLICE_X67Y232        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y232        FDRE (Prop_fdre_C_Q)         0.091    -0.581 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.263    -0.318    vga/U12/PRow[6]
    SLICE_X67Y233        LUT6 (Prop_lut6_I2_O)        0.064    -0.254 r  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.417     0.163    vga/U12/v_count_reg[8]_15
    SLICE_X70Y230        LUT3 (Prop_lut3_I1_O)        0.028     0.191 r  vga/U12/strdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.191    vga/U12_n_150
    SLICE_X70Y230        FDRE                                         r  vga/strdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.721    -0.737    vga/CLK_OUT1
    SLICE_X70Y230        FDRE                                         r  vga/strdata_reg[24]/C
                         clock pessimism              0.339    -0.399    
                         clock uncertainty            0.201    -0.197    
    SLICE_X70Y230        FDRE (Hold_fdre_C_D)         0.087    -0.110    vga/strdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.458%)  route 0.700ns (84.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.521    -0.672    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y231        FDRE (Prop_fdre_C_Q)         0.100    -0.572 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.468    -0.103    vga/U12/h_count_reg_n_0_[2]
    SLICE_X70Y237        LUT6 (Prop_lut6_I3_O)        0.028    -0.075 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.232     0.157    vga/ascii_code
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.339    -0.391    
                         clock uncertainty            0.201    -0.189    
    SLICE_X70Y239        FDRE (Hold_fdre_C_CE)        0.030    -0.159    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.458%)  route 0.700ns (84.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.521    -0.672    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y231        FDRE (Prop_fdre_C_Q)         0.100    -0.572 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.468    -0.103    vga/U12/h_count_reg_n_0_[2]
    SLICE_X70Y237        LUT6 (Prop_lut6_I3_O)        0.028    -0.075 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.232     0.157    vga/ascii_code
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.339    -0.391    
                         clock uncertainty            0.201    -0.189    
    SLICE_X70Y239        FDRE (Hold_fdre_C_CE)        0.030    -0.159    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.128ns (15.492%)  route 0.698ns (84.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.521    -0.672    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y231        FDRE (Prop_fdre_C_Q)         0.100    -0.572 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.468    -0.103    vga/U12/h_count_reg_n_0_[2]
    SLICE_X70Y237        LUT6 (Prop_lut6_I3_O)        0.028    -0.075 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.230     0.155    vga/ascii_code
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.393    
                         clock uncertainty            0.201    -0.191    
    SLICE_X70Y237        FDRE (Hold_fdre_C_CE)        0.030    -0.161    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.128ns (15.492%)  route 0.698ns (84.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.521    -0.672    vga/U12/CLK_OUT3
    SLICE_X65Y231        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y231        FDRE (Prop_fdre_C_Q)         0.100    -0.572 r  vga/U12/h_count_reg[2]/Q
                         net (fo=26, routed)          0.468    -0.103    vga/U12/h_count_reg_n_0_[2]
    SLICE_X70Y237        LUT6 (Prop_lut6_I3_O)        0.028    -0.075 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.230     0.155    vga/ascii_code
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.393    
                         clock uncertainty            0.201    -0.191    
    SLICE_X70Y237        FDRE (Hold_fdre_C_CE)        0.030    -0.161    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.183ns (20.884%)  route 0.693ns (79.116%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.521    -0.672    vga/U12/CLK_OUT3
    SLICE_X67Y232        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y232        FDRE (Prop_fdre_C_Q)         0.091    -0.581 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.263    -0.318    vga/U12/PRow[6]
    SLICE_X67Y233        LUT6 (Prop_lut6_I2_O)        0.064    -0.254 r  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.431     0.177    vga/U12/v_count_reg[8]_15
    SLICE_X70Y229        LUT6 (Prop_lut6_I5_O)        0.028     0.205 r  vga/U12/strdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.205    vga/U12_n_131
    SLICE_X70Y229        FDRE                                         r  vga/strdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.720    -0.738    vga/CLK_OUT1
    SLICE_X70Y229        FDRE                                         r  vga/strdata_reg[0]/C
                         clock pessimism              0.339    -0.400    
                         clock uncertainty            0.201    -0.198    
    SLICE_X70Y229        FDRE (Hold_fdre_C_D)         0.087    -0.111    vga/strdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.156ns (18.366%)  route 0.693ns (81.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.523    -0.670    vga/U12/CLK_OUT3
    SLICE_X65Y233        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y233        FDRE (Prop_fdre_C_Q)         0.100    -0.570 r  vga/U12/v_count_reg[4]/Q
                         net (fo=9, routed)           0.416    -0.154    vga/U12/PRow[4]
    SLICE_X67Y229        LUT5 (Prop_lut5_I4_O)        0.028    -0.126 f  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.278     0.152    vga/U12/v_count_reg[3]_1
    SLICE_X69Y227        LUT6 (Prop_lut6_I4_O)        0.028     0.180 r  vga/U12/strdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.180    vga/U12_n_161
    SLICE_X69Y227        FDRE                                         r  vga/strdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.719    -0.739    vga/CLK_OUT1
    SLICE_X69Y227        FDRE                                         r  vga/strdata_reg[6]/C
                         clock pessimism              0.339    -0.401    
                         clock uncertainty            0.201    -0.199    
    SLICE_X69Y227        FDRE (Hold_fdre_C_D)         0.061    -0.138    vga/strdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          214  Failing Endpoints,  Worst Slack       -6.304ns,  Total Violation    -1121.160ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.304ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.566ns (18.392%)  route 6.949ns (81.608%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 3.185 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.893     7.349    core/U1_3/Branch_ctrl
    SLICE_X58Y193        LUT6 (Prop_lut6_I1_O)        0.043     7.392 r  core/U1_3/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     7.392    core/U1_3/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X58Y193        MUXF7 (Prop_muxf7_I0_O)      0.115     7.507 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=2, routed)           0.000     7.507    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X58Y193        MUXF8 (Prop_muxf8_I0_O)      0.046     7.553 r  core/U1_3/code_if_reg[2]_i_3/O
                         net (fo=1, routed)           0.282     7.835    core/U1_3_n_28
    SLICE_X56Y194        LUT6 (Prop_lut6_I1_O)        0.125     7.960 r  core/code_if[2]_i_1/O
                         net (fo=15, routed)          0.457     8.416    vga/D[2]
    SLICE_X59Y195        FDRE                                         r  vga/code_wb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X59Y195        FDRE                                         r  vga/code_wb_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.354    
                         clock uncertainty           -0.215     2.139    
    SLICE_X59Y195        FDRE (Setup_fdre_C_D)       -0.027     2.112    vga/code_wb_reg[2]
  -------------------------------------------------------------------
                         required time                          2.112    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 -6.304    

Slack (VIOLATED) :        -6.268ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[2]_rep__0/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 1.566ns (18.404%)  route 6.943ns (81.596%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 3.185 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.893     7.349    core/U1_3/Branch_ctrl
    SLICE_X58Y193        LUT6 (Prop_lut6_I1_O)        0.043     7.392 r  core/U1_3/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     7.392    core/U1_3/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X58Y193        MUXF7 (Prop_muxf7_I0_O)      0.115     7.507 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=2, routed)           0.000     7.507    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X58Y193        MUXF8 (Prop_muxf8_I0_O)      0.046     7.553 r  core/U1_3/code_if_reg[2]_i_3/O
                         net (fo=1, routed)           0.282     7.835    core/U1_3_n_28
    SLICE_X56Y194        LUT6 (Prop_lut6_I1_O)        0.125     7.960 r  core/code_if[2]_i_1/O
                         net (fo=15, routed)          0.451     8.411    vga/D[2]
    SLICE_X58Y194        FDRE                                         r  vga/code_id_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X58Y194        FDRE                                         r  vga/code_id_reg[2]_rep__0/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.354    
                         clock uncertainty           -0.215     2.139    
    SLICE_X58Y194        FDRE (Setup_fdre_C_D)        0.003     2.142    vga/code_id_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          2.142    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 -6.268    

Slack (VIOLATED) :        -6.261ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 1.554ns (18.382%)  route 6.900ns (81.618%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 3.167 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.579     7.035    core/U1_3/Branch_ctrl
    SLICE_X64Y207        LUT6 (Prop_lut6_I1_O)        0.043     7.078 r  core/U1_3/data_buf_reg_0_3_18_23_i_113/O
                         net (fo=1, routed)           0.000     7.078    core/U1_3/data_buf_reg_0_3_18_23_i_113_n_0
    SLICE_X64Y207        MUXF7 (Prop_muxf7_I0_O)      0.107     7.185 r  core/U1_3/data_buf_reg_0_3_18_23_i_59/O
                         net (fo=1, routed)           0.287     7.473    core/U1_3/data_buf_reg_0_3_18_23_i_59_n_0
    SLICE_X69Y205        LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=2, routed)           0.303     7.899    core/Test_signal[17]
    SLICE_X68Y205        LUT3 (Prop_lut3_I0_O)        0.043     7.942 r  core/code_if[22]_i_1/O
                         net (fo=5, routed)           0.413     8.355    vga/D[22]
    SLICE_X65Y206        FDRE                                         r  vga/code_id_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     3.167    vga/CLK_OUT1
    SLICE_X65Y206        FDRE                                         r  vga/code_id_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.336    
                         clock uncertainty           -0.215     2.121    
    SLICE_X65Y206        FDRE (Setup_fdre_C_D)       -0.027     2.094    vga/code_id_reg[22]
  -------------------------------------------------------------------
                         required time                          2.094    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 -6.261    

Slack (VIOLATED) :        -6.233ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 1.554ns (18.415%)  route 6.885ns (81.585%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -2.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 3.168 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.579     7.035    core/U1_3/Branch_ctrl
    SLICE_X64Y207        LUT6 (Prop_lut6_I1_O)        0.043     7.078 r  core/U1_3/data_buf_reg_0_3_18_23_i_113/O
                         net (fo=1, routed)           0.000     7.078    core/U1_3/data_buf_reg_0_3_18_23_i_113_n_0
    SLICE_X64Y207        MUXF7 (Prop_muxf7_I0_O)      0.107     7.185 r  core/U1_3/data_buf_reg_0_3_18_23_i_59/O
                         net (fo=1, routed)           0.287     7.473    core/U1_3/data_buf_reg_0_3_18_23_i_59_n_0
    SLICE_X69Y205        LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=2, routed)           0.303     7.899    core/Test_signal[17]
    SLICE_X68Y205        LUT3 (Prop_lut3_I0_O)        0.043     7.942 r  core/code_if[22]_i_1/O
                         net (fo=5, routed)           0.398     8.340    vga/D[22]
    SLICE_X63Y205        FDRE                                         r  vga/code_if_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.074     3.168    vga/CLK_OUT1
    SLICE_X63Y205        FDRE                                         r  vga/code_if_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.337    
                         clock uncertainty           -0.215     2.122    
    SLICE_X63Y205        FDRE (Setup_fdre_C_D)       -0.015     2.107    vga/code_if_reg[22]
  -------------------------------------------------------------------
                         required time                          2.107    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                 -6.233    

Slack (VIOLATED) :        -6.179ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 1.566ns (18.665%)  route 6.824ns (81.335%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 3.185 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.893     7.349    core/U1_3/Branch_ctrl
    SLICE_X58Y193        LUT6 (Prop_lut6_I1_O)        0.043     7.392 r  core/U1_3/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     7.392    core/U1_3/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X58Y193        MUXF7 (Prop_muxf7_I0_O)      0.115     7.507 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=2, routed)           0.000     7.507    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X58Y193        MUXF8 (Prop_muxf8_I0_O)      0.046     7.553 r  core/U1_3/code_if_reg[2]_i_3/O
                         net (fo=1, routed)           0.282     7.835    core/U1_3_n_28
    SLICE_X56Y194        LUT6 (Prop_lut6_I1_O)        0.125     7.960 r  core/code_if[2]_i_1/O
                         net (fo=15, routed)          0.332     8.291    vga/D[2]
    SLICE_X59Y196        FDRE                                         r  vga/code_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X59Y196        FDRE                                         r  vga/code_mem_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.354    
                         clock uncertainty           -0.215     2.139    
    SLICE_X59Y196        FDRE (Setup_fdre_C_D)       -0.027     2.112    vga/code_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          2.112    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                 -6.179    

Slack (VIOLATED) :        -6.176ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[6]_rep__0/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 1.511ns (17.960%)  route 6.902ns (82.040%))
  Logic Levels:           17  (CARRY4=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -2.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 3.168 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.524     6.980    core/U1_3/Branch_ctrl
    SLICE_X60Y203        LUT6 (Prop_lut6_I1_O)        0.043     7.023 r  core/U1_3/data_buf_reg_0_3_6_11_i_76/O
                         net (fo=1, routed)           0.000     7.023    core/U1_3/data_buf_reg_0_3_6_11_i_76_n_0
    SLICE_X60Y203        MUXF7 (Prop_muxf7_I0_O)      0.107     7.130 r  core/U1_3/data_buf_reg_0_3_6_11_i_31/O
                         net (fo=2, routed)           0.429     7.558    core/data_buf_reg_0_3_6_11_i_31_n_0_alias
    SLICE_X57Y207        LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  core/code_if[6]_i_1_comp/O
                         net (fo=15, routed)          0.632     8.315    vga/D[6]
    SLICE_X62Y205        FDRE                                         r  vga/code_id_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.074     3.168    vga/CLK_OUT1
    SLICE_X62Y205        FDRE                                         r  vga/code_id_reg[6]_rep__0/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.337    
                         clock uncertainty           -0.215     2.122    
    SLICE_X62Y205        FDRE (Setup_fdre_C_D)        0.016     2.138    vga/code_id_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                          2.138    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 -6.176    

Slack (VIOLATED) :        -6.176ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.566ns (18.671%)  route 6.821ns (81.329%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 3.185 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.893     7.349    core/U1_3/Branch_ctrl
    SLICE_X58Y193        LUT6 (Prop_lut6_I1_O)        0.043     7.392 r  core/U1_3/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     7.392    core/U1_3/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X58Y193        MUXF7 (Prop_muxf7_I0_O)      0.115     7.507 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=2, routed)           0.000     7.507    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X58Y193        MUXF8 (Prop_muxf8_I0_O)      0.046     7.553 r  core/U1_3/code_if_reg[2]_i_3/O
                         net (fo=1, routed)           0.282     7.835    core/U1_3_n_28
    SLICE_X56Y194        LUT6 (Prop_lut6_I1_O)        0.125     7.960 r  core/code_if[2]_i_1/O
                         net (fo=15, routed)          0.329     8.289    vga/D[2]
    SLICE_X55Y194        FDRE                                         r  vga/code_id_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X55Y194        FDRE                                         r  vga/code_id_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.354    
                         clock uncertainty           -0.215     2.139    
    SLICE_X55Y194        FDRE (Setup_fdre_C_D)       -0.027     2.112    vga/code_id_reg[2]
  -------------------------------------------------------------------
                         required time                          2.112    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                 -6.176    

Slack (VIOLATED) :        -6.174ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 1.566ns (18.633%)  route 6.838ns (81.367%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 3.185 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.893     7.349    core/U1_3/Branch_ctrl
    SLICE_X58Y193        LUT6 (Prop_lut6_I1_O)        0.043     7.392 r  core/U1_3/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     7.392    core/U1_3/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X58Y193        MUXF7 (Prop_muxf7_I0_O)      0.115     7.507 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=2, routed)           0.000     7.507    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X58Y193        MUXF8 (Prop_muxf8_I0_O)      0.046     7.553 r  core/U1_3/code_if_reg[2]_i_3/O
                         net (fo=1, routed)           0.282     7.835    core/U1_3_n_28
    SLICE_X56Y194        LUT6 (Prop_lut6_I1_O)        0.125     7.960 r  core/code_if[2]_i_1/O
                         net (fo=15, routed)          0.346     8.306    vga/D[2]
    SLICE_X58Y195        FDRE                                         r  vga/code_exe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X58Y195        FDRE                                         r  vga/code_exe_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.354    
                         clock uncertainty           -0.215     2.139    
    SLICE_X58Y195        FDRE (Setup_fdre_C_D)       -0.007     2.132    vga/code_exe_reg[2]
  -------------------------------------------------------------------
                         required time                          2.132    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 -6.174    

Slack (VIOLATED) :        -6.173ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 1.566ns (18.616%)  route 6.846ns (81.384%))
  Logic Levels:           18  (CARRY4=3 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 3.185 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.893     7.349    core/U1_3/Branch_ctrl
    SLICE_X58Y193        LUT6 (Prop_lut6_I1_O)        0.043     7.392 r  core/U1_3/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.000     7.392    core/U1_3/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X58Y193        MUXF7 (Prop_muxf7_I0_O)      0.115     7.507 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=2, routed)           0.000     7.507    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X58Y193        MUXF8 (Prop_muxf8_I0_O)      0.046     7.553 r  core/U1_3/code_if_reg[2]_i_3/O
                         net (fo=1, routed)           0.282     7.835    core/U1_3_n_28
    SLICE_X56Y194        LUT6 (Prop_lut6_I1_O)        0.125     7.960 r  core/code_if[2]_i_1/O
                         net (fo=15, routed)          0.354     8.313    vga/D[2]
    SLICE_X58Y196        FDRE                                         r  vga/code_if_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X58Y196        FDRE                                         r  vga/code_if_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.354    
                         clock uncertainty           -0.215     2.139    
    SLICE_X58Y196        FDRE (Setup_fdre_C_D)        0.001     2.140    vga/code_if_reg[2]
  -------------------------------------------------------------------
                         required time                          2.140    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                 -6.173    

Slack (VIOLATED) :        -6.166ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 1.565ns (18.725%)  route 6.793ns (81.275%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -2.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 3.166 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.099ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.576    -2.019    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.043    -1.976 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.553    -1.423    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.330 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.231    -0.099    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDRE (Prop_fdre_C_Q)         0.259     0.160 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/Q
                         net (fo=118, routed)         1.167     1.327    core/data_ram/data_reg[19][4]_0
    SLICE_X94Y208        LUT6 (Prop_lut6_I4_O)        0.043     1.370 r  core/data_ram/MDR_WB[8]_i_61/O
                         net (fo=1, routed)           0.000     1.370    core/data_ram/MDR_WB[8]_i_61_n_0
    SLICE_X94Y208        MUXF7 (Prop_muxf7_I1_O)      0.103     1.473 r  core/data_ram/MDR_WB_reg[8]_i_28/O
                         net (fo=1, routed)           0.800     2.273    core/data_ram/MDR_WB_reg[8]_i_28_n_0
    SLICE_X88Y210        LUT6 (Prop_lut6_I0_O)        0.123     2.396 r  core/data_ram/MDR_WB[8]_i_15/O
                         net (fo=1, routed)           0.346     2.742    core/data_ram/MDR_WB[8]_i_15_n_0
    SLICE_X82Y209        LUT6 (Prop_lut6_I5_O)        0.043     2.785 f  core/data_ram/MDR_WB[8]_i_10/O
                         net (fo=1, routed)           0.521     3.306    core/data_ram/MDR_WB[8]_i_10_n_0
    SLICE_X75Y207        LUT6 (Prop_lut6_I5_O)        0.043     3.349 r  core/data_ram/MDR_WB[8]_i_4/O
                         net (fo=1, routed)           0.373     3.722    core/mux_csrout/RAMout_MEM[7]
    SLICE_X68Y202        LUT5 (Prop_lut5_I3_O)        0.043     3.765 r  core/mux_csrout/MDR_WB[8]_i_1/O
                         net (fo=5, routed)           0.335     4.100    core/hazard_unit/Datain_MEM[8]
    SLICE_X69Y202        LUT4 (Prop_lut4_I2_O)        0.043     4.143 r  core/hazard_unit/A_EX[8]_i_2/O
                         net (fo=1, routed)           0.355     4.498    core/hazard_unit/A_EX[8]_i_2_n_0
    SLICE_X62Y202        LUT5 (Prop_lut5_I0_O)        0.043     4.541 r  core/hazard_unit/A_EX[8]_i_1/O
                         net (fo=6, routed)           0.414     4.956    core/hazard_unit/rs1_data_ID[8]
    SLICE_X67Y203        LUT4 (Prop_lut4_I3_O)        0.043     4.999 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000     4.999    core/cmp_ID/IR_ID_reg[28]_i_33_1[0]
    SLICE_X67Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.258 r  core/cmp_ID/IR_ID_reg[28]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.258    core/cmp_ID/IR_ID_reg[28]_i_46_n_0
    SLICE_X67Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.311 r  core/cmp_ID/IR_ID_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.311    core/cmp_ID/IR_ID_reg[28]_i_33_n_0
    SLICE_X67Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.364 r  core/cmp_ID/IR_ID_reg[28]_i_27/CO[3]
                         net (fo=3, routed)           0.682     6.046    core/hazard_unit/i_/IR_ID[28]_i_9[0]
    SLICE_X63Y203        LUT6 (Prop_lut6_I2_O)        0.043     6.089 r  core/hazard_unit/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.324     6.413    core/ctrl/data_buf_reg_0_3_0_5_i_97_0
    SLICE_X63Y206        LUT6 (Prop_lut6_I3_O)        0.043     6.456 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.614     7.070    core/U1_3/Branch_ctrl
    SLICE_X60Y210        LUT6 (Prop_lut6_I1_O)        0.043     7.113 r  core/U1_3/data_buf_reg_0_3_18_23_i_83/O
                         net (fo=1, routed)           0.000     7.113    core/U1_3/data_buf_reg_0_3_18_23_i_83_n_0
    SLICE_X60Y210        MUXF7 (Prop_muxf7_I0_O)      0.120     7.233 r  core/U1_3/data_buf_reg_0_3_18_23_i_41/O
                         net (fo=1, routed)           0.322     7.555    core/U1_3/data_buf_reg_0_3_18_23_i_41_n_0
    SLICE_X57Y209        LUT6 (Prop_lut6_I5_O)        0.122     7.677 r  core/U1_3/data_buf_reg_0_3_18_23_i_13/O
                         net (fo=2, routed)           0.156     7.833    core/Test_signal[16]
    SLICE_X57Y209        LUT3 (Prop_lut3_I0_O)        0.043     7.876 r  core/code_if[21]_i_1/O
                         net (fo=5, routed)           0.384     8.259    vga/D[21]
    SLICE_X57Y210        FDRE                                         r  vga/code_wb_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.072     3.166    vga/CLK_OUT1
    SLICE_X57Y210        FDRE                                         r  vga/code_wb_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.335    
                         clock uncertainty           -0.215     2.120    
    SLICE_X57Y210        FDRE (Setup_fdre_C_D)       -0.027     2.093    vga/code_wb_reg[21]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                 -6.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.184ns (22.859%)  route 0.621ns (77.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.525     0.364    core/reg_EXE_MEM/debug_clk
    SLICE_X71Y208        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y208        FDCE (Prop_fdce_C_Q)         0.100     0.464 r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/Q
                         net (fo=3, routed)           0.101     0.565    core/U1_3/PC_MEM[21]
    SLICE_X71Y207        LUT6 (Prop_lut6_I0_O)        0.028     0.593 r  core/U1_3/data_buf_reg_0_3_18_23_i_50/O
                         net (fo=1, routed)           0.136     0.729    core/U1_3/data_buf_reg_0_3_18_23_i_50_n_0
    SLICE_X72Y206        LUT6 (Prop_lut6_I0_O)        0.028     0.757 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.287     1.045    vga/U12/Test_signal[18]
    SLICE_X72Y210        LUT4 (Prop_lut4_I3_O)        0.028     1.073 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.096     1.169    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X70Y211        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X70Y211        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.339    -0.391    
                         clock uncertainty            0.215    -0.176    
    SLICE_X70Y211        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.070    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.275ns (29.622%)  route 0.653ns (70.378%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.527     0.366    core/reg_EXE_MEM/debug_clk
    SLICE_X61Y210        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y210        FDRE (Prop_fdre_C_Q)         0.100     0.466 r  core/reg_EXE_MEM/Datao_MEM_reg[28]/Q
                         net (fo=25, routed)          0.175     0.641    core/U1_3/Datao_MEM[28]
    SLICE_X57Y210        LUT5 (Prop_lut5_I0_O)        0.028     0.669 r  core/U1_3/data_buf_reg_0_3_24_29_i_112/O
                         net (fo=1, routed)           0.000     0.669    core/U1_3/data_buf_reg_0_3_24_29_i_112_n_0
    SLICE_X57Y210        MUXF7 (Prop_muxf7_I1_O)      0.051     0.720 r  core/U1_3/data_buf_reg_0_3_24_29_i_53/O
                         net (fo=2, routed)           0.124     0.844    core/U1_3/data_buf_reg_0_3_24_29_i_53_n_0
    SLICE_X57Y210        LUT6 (Prop_lut6_I3_O)        0.068     0.912 r  core/U1_3/data_buf_reg_0_3_24_29_i_18/O
                         net (fo=1, routed)           0.098     1.010    vga/U12/Test_signal[23]
    SLICE_X58Y210        LUT4 (Prop_lut4_I3_O)        0.028     1.038 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.256     1.294    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.391    
                         clock uncertainty            0.215    -0.176    
    SLICE_X70Y210        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.047    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.184ns (19.302%)  route 0.769ns (80.698%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.529     0.368    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y209        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y209        FDCE (Prop_fdce_C_Q)         0.100     0.468 r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/Q
                         net (fo=3, routed)           0.127     0.595    core/reg_EXE_MEM/PC_MEM[18]
    SLICE_X53Y209        LUT4 (Prop_lut4_I0_O)        0.028     0.623 r  core/reg_EXE_MEM/data_buf_reg_0_3_18_23_i_32/O
                         net (fo=1, routed)           0.236     0.859    core/U1_3/code_mem_reg[18]_0
    SLICE_X62Y209        LUT6 (Prop_lut6_I0_O)        0.028     0.887 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.312     1.199    vga/U12/data_buf_reg_0_3_18_23_0
    SLICE_X71Y211        LUT6 (Prop_lut6_I5_O)        0.028     1.227 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.095     1.321    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X70Y211        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X70Y211        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.391    
                         clock uncertainty            0.215    -0.176    
    SLICE_X70Y211        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.045    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.202ns (20.881%)  route 0.765ns (79.119%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.524     0.363    core/reg_EXE_MEM/debug_clk
    SLICE_X74Y207        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y207        FDRE (Prop_fdre_C_Q)         0.118     0.481 r  core/reg_EXE_MEM/Datao_MEM_reg[30]/Q
                         net (fo=30, routed)          0.294     0.775    core/U1_3/Datao_MEM[30]
    SLICE_X74Y208        LUT6 (Prop_lut6_I0_O)        0.028     0.803 r  core/U1_3/code_if[30]_i_8/O
                         net (fo=2, routed)           0.220     1.023    core/U1_3/code_if[30]_i_8_n_0
    SLICE_X68Y208        LUT6 (Prop_lut6_I3_O)        0.028     1.051 r  core/U1_3/data_buf_reg_0_3_30_31_i_3/O
                         net (fo=1, routed)           0.151     1.202    vga/U12/Test_signal[25]
    SLICE_X71Y211        LUT4 (Prop_lut4_I3_O)        0.028     1.230 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.101     1.330    vga/data_buf_reg_0_3_30_31/D
    SLICE_X70Y212        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X70Y212        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                         clock pessimism              0.339    -0.393    
                         clock uncertainty            0.215    -0.178    
    SLICE_X70Y212        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.110    -0.068    vga/data_buf_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 core/register/register_reg[2][22]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.996ns  (logic 0.274ns (27.502%)  route 0.722ns (72.499%))
  Logic Levels:           4  (LUT4=2 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 49.271 - 50.000 ) 
    Source Clock Delay      (SCD):    0.365ns = ( 50.365 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    49.528    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    49.556 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    49.813    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.839 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.526    50.365    core/register/debug_clk
    SLICE_X72Y203        FDCE                                         r  core/register/register_reg[2][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y203        FDCE (Prop_fdce_C_Q)         0.107    50.472 r  core/register/register_reg[2][22]/Q
                         net (fo=3, routed)           0.310    50.782    core/register/register_reg[2]_129[22]
    SLICE_X74Y213        LUT5 (Prop_lut5_I1_O)        0.028    50.810 r  core/register/data_buf_reg_0_3_18_23_i_105/O
                         net (fo=1, routed)           0.000    50.810    core/register/data_buf_reg_0_3_18_23_i_105_n_0
    SLICE_X74Y213        MUXF7 (Prop_muxf7_I0_O)      0.043    50.853 r  core/register/data_buf_reg_0_3_18_23_i_54/O
                         net (fo=1, routed)           0.097    50.950    core/register/data_buf_reg_0_3_18_23_i_54_n_0
    SLICE_X73Y213        LUT4 (Prop_lut4_I0_O)        0.068    51.018 r  core/register/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=2, routed)           0.168    51.186    vga/U12/Debug_regs[22]
    SLICE_X69Y209        LUT4 (Prop_lut4_I2_O)        0.028    51.214 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.148    51.361    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X70Y211        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    49.271    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X70Y211        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    49.609    
                         clock uncertainty            0.215    49.824    
    SLICE_X70Y211        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    49.953    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                        -49.953    
                         arrival time                          51.361    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.184ns (18.396%)  route 0.816ns (81.604%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.527     0.366    core/reg_EXE_MEM/debug_clk
    SLICE_X72Y201        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y201        FDRE (Prop_fdre_C_Q)         0.100     0.466 r  core/reg_EXE_MEM/Datao_MEM_reg[8]/Q
                         net (fo=74, routed)          0.171     0.637    core/U1_3/Datao_MEM[8]
    SLICE_X67Y200        LUT4 (Prop_lut4_I0_O)        0.028     0.665 r  core/U1_3/data_buf_reg_0_3_6_11_i_40/O
                         net (fo=1, routed)           0.186     0.851    core/U1_3/data_buf_reg_0_3_6_11_i_40_n_0
    SLICE_X66Y200        LUT6 (Prop_lut6_I0_O)        0.028     0.879 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=2, routed)           0.173     1.052    vga/U12/data_buf_reg_0_3_6_11
    SLICE_X72Y203        LUT6 (Prop_lut6_I3_O)        0.028     1.080 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.286     1.366    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X74Y211        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.728    -0.730    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X74Y211        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.215    -0.177    
    SLICE_X74Y211        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.045    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.420ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.184ns (18.318%)  route 0.821ns (81.682%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.529     0.368    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y207        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y207        FDCE (Prop_fdce_C_Q)         0.100     0.468 r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/Q
                         net (fo=3, routed)           0.290     0.758    core/U1_3/PC_MEM[16]
    SLICE_X62Y202        LUT6 (Prop_lut6_I5_O)        0.028     0.786 r  core/U1_3/data_buf_reg_0_3_12_17_i_61/O
                         net (fo=1, routed)           0.145     0.931    core/U1_3/data_buf_reg_0_3_12_17_i_61_n_0
    SLICE_X60Y203        LUT6 (Prop_lut6_I0_O)        0.028     0.959 r  core/U1_3/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=2, routed)           0.176     1.135    vga/U12/data_buf_reg_0_3_12_17_0
    SLICE_X58Y210        LUT6 (Prop_lut6_I5_O)        0.028     1.163 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.210     1.373    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X74Y210        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.728    -0.730    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y210        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.215    -0.177    
    SLICE_X74Y210        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.048    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/A_EX_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.293ns (28.779%)  route 0.725ns (71.221%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.370ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.531     0.370    core/reg_ID_EX/debug_clk
    SLICE_X50Y201        FDRE                                         r  core/reg_ID_EX/A_EX_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y201        FDRE (Prop_fdre_C_Q)         0.118     0.488 r  core/reg_ID_EX/A_EX_reg[26]/Q
                         net (fo=9, routed)           0.134     0.622    core/reg_ID_EX/Q[26]
    SLICE_X51Y203        LUT6 (Prop_lut6_I1_O)        0.028     0.650 r  core/reg_ID_EX/data_buf_reg_0_3_24_29_i_94/O
                         net (fo=1, routed)           0.000     0.650    core/U1_3/data_buf_reg_0_3_24_29_i_14_0
    SLICE_X51Y203        MUXF7 (Prop_muxf7_I1_O)      0.051     0.701 r  core/U1_3/data_buf_reg_0_3_24_29_i_42/O
                         net (fo=1, routed)           0.091     0.792    core/U1_3/data_buf_reg_0_3_24_29_i_42_n_0
    SLICE_X51Y202        LUT6 (Prop_lut6_I5_O)        0.068     0.860 r  core/U1_3/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=2, routed)           0.107     0.967    vga/U12/Test_signal[21]
    SLICE_X51Y204        LUT4 (Prop_lut4_I3_O)        0.028     0.995 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.393     1.388    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.391    
                         clock uncertainty            0.215    -0.176    
    SLICE_X70Y210        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.044    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.202ns (20.009%)  route 0.808ns (79.991%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.528     0.367    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y210        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210        FDCE (Prop_fdce_C_Q)         0.118     0.485 r  core/reg_EXE_MEM/IR_MEM_reg[27]/Q
                         net (fo=2, routed)           0.273     0.758    core/U1_3/inst_MEM[19]
    SLICE_X57Y208        LUT6 (Prop_lut6_I2_O)        0.028     0.786 r  core/U1_3/data_buf_reg_0_3_24_29_i_33/O
                         net (fo=1, routed)           0.075     0.861    core/U1_3/data_buf_reg_0_3_24_29_i_33_n_0
    SLICE_X57Y208        LUT6 (Prop_lut6_I0_O)        0.028     0.889 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=2, routed)           0.218     1.107    vga/U12/Test_signal[22]
    SLICE_X59Y210        LUT4 (Prop_lut4_I3_O)        0.028     1.135 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.242     1.377    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y210        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    -0.391    
                         clock uncertainty            0.215    -0.176    
    SLICE_X70Y210        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.061    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.275ns (26.417%)  route 0.766ns (73.583%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.028    -0.444 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.257    -0.187    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.161 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.527     0.366    core/reg_EXE_MEM/debug_clk
    SLICE_X61Y210        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y210        FDRE (Prop_fdre_C_Q)         0.100     0.466 r  core/reg_EXE_MEM/Datao_MEM_reg[20]/Q
                         net (fo=27, routed)          0.107     0.574    core/U1_3/Datao_MEM[20]
    SLICE_X61Y208        LUT5 (Prop_lut5_I0_O)        0.028     0.602 r  core/U1_3/data_buf_reg_0_3_18_23_i_92/O
                         net (fo=1, routed)           0.000     0.602    core/U1_3/data_buf_reg_0_3_18_23_i_92_n_0
    SLICE_X61Y208        MUXF7 (Prop_muxf7_I1_O)      0.051     0.653 r  core/U1_3/data_buf_reg_0_3_18_23_i_46/O
                         net (fo=1, routed)           0.222     0.874    core/U1_3/data_buf_reg_0_3_18_23_i_46_n_0
    SLICE_X59Y207        LUT6 (Prop_lut6_I3_O)        0.068     0.942 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=2, routed)           0.296     1.238    vga/U12/Test_signal[15]
    SLICE_X68Y212        LUT4 (Prop_lut4_I3_O)        0.028     1.266 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.141     1.407    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X70Y211        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X70Y211        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.391    
                         clock uncertainty            0.215    -0.176    
    SLICE_X70Y211        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.044    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  1.451    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.481ns  (logic 1.850ns (53.153%)  route 1.631ns (46.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.989    30.436    vga/U12/DO[0]
    SLICE_X61Y236        LUT4 (Prop_lut4_I1_O)        0.050    30.486 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.641    31.128    vga/U12/G[1]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.091    37.041    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -31.128    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.493ns  (logic 1.843ns (52.758%)  route 1.650ns (47.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.990    30.437    vga/U12/DO[0]
    SLICE_X61Y236        LUT5 (Prop_lut5_I3_O)        0.043    30.480 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.660    31.141    vga/U12/B[2]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X61Y236        FDRE (Setup_fdre_C_D)       -0.019    37.113    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.113    
                         arrival time                         -31.141    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.409ns  (logic 1.854ns (54.389%)  route 1.555ns (45.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.990    30.437    vga/U12/DO[0]
    SLICE_X61Y236        LUT5 (Prop_lut5_I3_O)        0.054    30.491 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.565    31.056    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.094    37.038    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.038    
                         arrival time                         -31.056    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.402ns  (logic 1.854ns (54.502%)  route 1.548ns (45.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.990    30.437    vga/U12/DO[0]
    SLICE_X61Y236        LUT5 (Prop_lut5_I3_O)        0.054    30.491 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.558    31.049    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.071    37.061    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.061    
                         arrival time                         -31.049    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.366ns  (logic 1.850ns (54.959%)  route 1.516ns (45.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.989    30.436    vga/U12/DO[0]
    SLICE_X61Y236        LUT4 (Prop_lut4_I1_O)        0.050    30.486 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.527    31.014    vga/U12/G[1]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.067    37.065    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.065    
                         arrival time                         -31.014    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.401ns  (logic 1.843ns (54.191%)  route 1.558ns (45.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.989    30.436    vga/U12/DO[0]
    SLICE_X61Y236        LUT4 (Prop_lut4_I0_O)        0.043    30.479 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.569    31.048    vga/U12/B[1]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X61Y236        FDRE (Setup_fdre_C_D)       -0.031    37.101    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.101    
                         arrival time                         -31.048    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.386ns  (logic 1.843ns (54.429%)  route 1.543ns (45.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.989    30.436    vga/U12/DO[0]
    SLICE_X61Y236        LUT4 (Prop_lut4_I0_O)        0.043    30.479 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.554    31.033    vga/U12/B[3]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X61Y236        FDRE (Setup_fdre_C_D)       -0.019    37.113    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.113    
                         arrival time                         -31.033    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.146ns  (logic 1.851ns (58.838%)  route 1.295ns (41.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.989    30.436    vga/U12/DO[0]
    SLICE_X61Y236        LUT2 (Prop_lut2_I1_O)        0.051    30.487 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.306    30.793    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.089    37.043    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.043    
                         arrival time                         -30.793    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.050ns  (logic 1.851ns (60.697%)  route 1.199ns (39.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.989    30.436    vga/U12/DO[0]
    SLICE_X61Y236        LUT2 (Prop_lut2_I1_O)        0.051    30.487 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.210    30.697    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X56Y236        FDRE (Setup_fdre_C_D)       -0.080    37.052    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.052    
                         arrival time                         -30.697    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.832ns  (logic 1.843ns (65.076%)  route 0.989ns (34.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns = ( 27.647 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.242    27.647    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.447 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.989    30.436    vga/U12/DO[0]
    SLICE_X61Y236        LUT4 (Prop_lut4_I0_O)        0.043    30.479 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000    30.479    vga/U12/B[1]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    38.165    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.334    
                         clock uncertainty           -0.201    37.132    
    SLICE_X61Y236        FDRE (Setup_fdre_C_D)        0.034    37.166    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.166    
                         arrival time                         -30.479    
  -------------------------------------------------------------------
                         slack                                  6.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.128ns (18.162%)  route 0.577ns (81.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.569 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.577     0.008    vga/U12/flag
    SLICE_X61Y236        LUT4 (Prop_lut4_I1_O)        0.028     0.036 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     0.036    vga/U12/B[1]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X61Y236        FDRE (Hold_fdre_C_D)         0.060    -0.130    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.585ns (66.483%)  route 0.295ns (33.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.560    -0.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.048 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.295     0.247    vga/U12/DO[0]
    SLICE_X55Y236        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X55Y236        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X55Y236        FDRE (Hold_fdre_C_D)         0.040    -0.150    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.128ns (13.699%)  route 0.806ns (86.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.569 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.525    -0.043    vga/U12/flag
    SLICE_X61Y236        LUT4 (Prop_lut4_I2_O)        0.028    -0.015 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.281     0.266    vga/U12/B[3]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X61Y236        FDRE (Hold_fdre_C_D)         0.043    -0.147    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.129ns (13.834%)  route 0.804ns (86.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.569 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.525    -0.043    vga/U12/flag
    SLICE_X61Y236        LUT4 (Prop_lut4_I0_O)        0.029    -0.014 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.278     0.264    vga/U12/G[1]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X56Y236        FDRE (Hold_fdre_C_D)         0.019    -0.171    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.585ns (62.749%)  route 0.347ns (37.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.560    -0.633    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y96         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y96         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.048 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.347     0.299    vga/U12/DO[0]
    SLICE_X55Y236        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X55Y236        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X55Y236        FDRE (Hold_fdre_C_D)         0.038    -0.152    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.128ns (12.856%)  route 0.868ns (87.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.569 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.577     0.008    vga/U12/flag
    SLICE_X61Y236        LUT4 (Prop_lut4_I1_O)        0.028     0.036 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.291     0.327    vga/U12/B[1]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X61Y236        FDRE (Hold_fdre_C_D)         0.038    -0.152    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.130ns (13.060%)  route 0.865ns (86.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.569 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.579     0.010    vga/U12/flag
    SLICE_X61Y236        LUT5 (Prop_lut5_I0_O)        0.030     0.040 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.287     0.327    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X56Y236        FDRE (Hold_fdre_C_D)         0.018    -0.172    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.129ns (13.098%)  route 0.856ns (86.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.569 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.525    -0.043    vga/U12/flag
    SLICE_X61Y236        LUT4 (Prop_lut4_I0_O)        0.029    -0.014 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.330     0.316    vga/U12/G[1]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X56Y236        FDRE (Hold_fdre_C_D)        -0.003    -0.193    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.130ns (13.033%)  route 0.867ns (86.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.569 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.579     0.010    vga/U12/flag
    SLICE_X61Y236        LUT5 (Prop_lut5_I0_O)        0.030     0.040 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.289     0.329    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X56Y236        FDRE (Hold_fdre_C_D)        -0.001    -0.191    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.128ns (12.225%)  route 0.919ns (87.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.524    -0.669    vga/CLK_OUT1
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.569 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.579     0.010    vga/U12/flag
    SLICE_X61Y236        LUT5 (Prop_lut5_I1_O)        0.028     0.038 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.340     0.378    vga/U12/B[2]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.730    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.392    
                         clock uncertainty            0.201    -0.190    
    SLICE_X61Y236        FDRE (Hold_fdre_C_D)         0.041    -0.149    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.854ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.411ns  (logic 0.271ns (11.239%)  route 2.140ns (88.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.570    99.430    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT2 (Prop_lut2_I0_O)        0.048    99.478 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.570   100.048    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X73Y121        FDRE (Setup_fdre_C_R)       -0.393   116.902    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        116.902    
                         arrival time                        -100.048    
  -------------------------------------------------------------------
                         slack                                 16.854    

Slack (MET) :             16.854ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.411ns  (logic 0.271ns (11.239%)  route 2.140ns (88.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.570    99.430    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT2 (Prop_lut2_I0_O)        0.048    99.478 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.570   100.048    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X73Y121        FDRE (Setup_fdre_C_R)       -0.393   116.902    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        116.902    
                         arrival time                        -100.048    
  -------------------------------------------------------------------
                         slack                                 16.854    

Slack (MET) :             16.854ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.411ns  (logic 0.271ns (11.239%)  route 2.140ns (88.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.570    99.430    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT2 (Prop_lut2_I0_O)        0.048    99.478 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.570   100.048    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X73Y121        FDRE (Setup_fdre_C_R)       -0.393   116.902    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                        116.902    
                         arrival time                        -100.048    
  -------------------------------------------------------------------
                         slack                                 16.854    

Slack (MET) :             16.854ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.411ns  (logic 0.271ns (11.239%)  route 2.140ns (88.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.570    99.430    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT2 (Prop_lut2_I0_O)        0.048    99.478 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.570   100.048    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X73Y121        FDRE (Setup_fdre_C_R)       -0.393   116.902    DISPLAY/P2S_SEG/buff_reg[61]
  -------------------------------------------------------------------
                         required time                        116.902    
                         arrival time                        -100.048    
  -------------------------------------------------------------------
                         slack                                 16.854    

Slack (MET) :             16.854ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.411ns  (logic 0.271ns (11.239%)  route 2.140ns (88.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.570    99.430    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT2 (Prop_lut2_I0_O)        0.048    99.478 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.570   100.048    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X73Y121        FDRE (Setup_fdre_C_R)       -0.393   116.902    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                        116.902    
                         arrival time                        -100.048    
  -------------------------------------------------------------------
                         slack                                 16.854    

Slack (MET) :             16.910ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.472ns  (logic 0.266ns (10.759%)  route 2.206ns (89.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.568    99.428    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT6 (Prop_lut6_I5_O)        0.043    99.471 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.638   100.109    DISPLAY/P2S_SEG/buff
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X70Y121        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.019    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.019    
                         arrival time                        -100.109    
  -------------------------------------------------------------------
                         slack                                 16.910    

Slack (MET) :             16.910ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.472ns  (logic 0.266ns (10.759%)  route 2.206ns (89.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.568    99.428    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT6 (Prop_lut6_I5_O)        0.043    99.471 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.638   100.109    DISPLAY/P2S_SEG/buff
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X70Y121        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.019    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.019    
                         arrival time                        -100.109    
  -------------------------------------------------------------------
                         slack                                 16.910    

Slack (MET) :             16.910ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.472ns  (logic 0.266ns (10.759%)  route 2.206ns (89.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.568    99.428    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT6 (Prop_lut6_I5_O)        0.043    99.471 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.638   100.109    DISPLAY/P2S_SEG/buff
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X70Y121        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.019    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.019    
                         arrival time                        -100.109    
  -------------------------------------------------------------------
                         slack                                 16.910    

Slack (MET) :             16.910ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.472ns  (logic 0.266ns (10.759%)  route 2.206ns (89.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.568    99.428    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT6 (Prop_lut6_I5_O)        0.043    99.471 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.638   100.109    DISPLAY/P2S_SEG/buff
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X70Y121        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X70Y121        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.019    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.019    
                         arrival time                        -100.109    
  -------------------------------------------------------------------
                         slack                                 16.910    

Slack (MET) :             16.959ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.498ns  (logic 0.266ns (10.648%)  route 2.232ns (89.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns = ( 118.341 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.363ns = ( 97.637 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    97.637    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    97.860 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.568    99.428    DISPLAY/P2S_SEG/rst_all
    SLICE_X69Y123        LUT6 (Prop_lut6_I5_O)        0.043    99.471 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.664   100.135    DISPLAY/P2S_SEG/buff
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247   118.341    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.832   117.510    
                         clock uncertainty           -0.215   117.295    
    SLICE_X73Y121        FDRE (Setup_fdre_C_CE)      -0.201   117.094    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.094    
                         arrival time                        -100.135    
  -------------------------------------------------------------------
                         slack                                 16.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.100ns (14.041%)  route 0.612ns (85.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.612     0.065    DISPLAY/rst_all
    SLICE_X66Y126        FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.798    -0.660    DISPLAY/CLK_OUT3
    SLICE_X66Y126        FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.339    -0.322    
                         clock uncertainty            0.215    -0.107    
    SLICE_X66Y126        FDRE (Hold_fdre_C_R)         0.006    -0.101    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.100ns (14.041%)  route 0.612ns (85.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.612     0.065    DISPLAY/rst_all
    SLICE_X66Y126        FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.798    -0.660    DISPLAY/CLK_OUT3
    SLICE_X66Y126        FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.339    -0.322    
                         clock uncertainty            0.215    -0.107    
    SLICE_X66Y126        FDRE (Hold_fdre_C_R)         0.006    -0.101    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.100ns (13.774%)  route 0.626ns (86.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.626     0.078    DISPLAY/P2S_LED/rst_all
    SLICE_X66Y130        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.803    -0.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y130        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.339    -0.317    
                         clock uncertainty            0.215    -0.102    
    SLICE_X66Y130        FDRE (Hold_fdre_C_R)         0.006    -0.096    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.100ns (13.560%)  route 0.637ns (86.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.637     0.090    DISPLAY/P2S_LED/rst_all
    SLICE_X65Y129        FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.802    -0.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X65Y129        FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.215    -0.103    
    SLICE_X65Y129        FDSE (Hold_fdse_C_S)        -0.014    -0.117    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.100ns (13.560%)  route 0.637ns (86.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.637     0.090    DISPLAY/P2S_LED/rst_all
    SLICE_X65Y129        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.802    -0.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X65Y129        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.339    -0.318    
                         clock uncertainty            0.215    -0.103    
    SLICE_X65Y129        FDRE (Hold_fdre_C_R)        -0.014    -0.117    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.100ns (13.205%)  route 0.657ns (86.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.657     0.110    DISPLAY/rst_all
    SLICE_X66Y125        FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.797    -0.661    DISPLAY/CLK_OUT3
    SLICE_X66Y125        FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                         clock pessimism              0.339    -0.323    
                         clock uncertainty            0.215    -0.108    
    SLICE_X66Y125        FDRE (Hold_fdre_C_R)         0.006    -0.102    DISPLAY/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.100ns (13.205%)  route 0.657ns (86.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.657     0.110    DISPLAY/rst_all
    SLICE_X66Y125        FDRE                                         r  DISPLAY/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.797    -0.661    DISPLAY/CLK_OUT3
    SLICE_X66Y125        FDRE                                         r  DISPLAY/clk_count_reg[17]/C
                         clock pessimism              0.339    -0.323    
                         clock uncertainty            0.215    -0.108    
    SLICE_X66Y125        FDRE (Hold_fdre_C_R)         0.006    -0.102    DISPLAY/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.100ns (13.205%)  route 0.657ns (86.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.657     0.110    DISPLAY/rst_all
    SLICE_X66Y125        FDRE                                         r  DISPLAY/clk_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.797    -0.661    DISPLAY/CLK_OUT3
    SLICE_X66Y125        FDRE                                         r  DISPLAY/clk_count_reg[18]/C
                         clock pessimism              0.339    -0.323    
                         clock uncertainty            0.215    -0.108    
    SLICE_X66Y125        FDRE (Hold_fdre_C_R)         0.006    -0.102    DISPLAY/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.100ns (13.205%)  route 0.657ns (86.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.657     0.110    DISPLAY/rst_all
    SLICE_X66Y125        FDRE                                         r  DISPLAY/clk_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.797    -0.661    DISPLAY/CLK_OUT3
    SLICE_X66Y125        FDRE                                         r  DISPLAY/clk_count_reg[19]/C
                         clock pessimism              0.339    -0.323    
                         clock uncertainty            0.215    -0.108    
    SLICE_X66Y125        FDRE (Hold_fdre_C_R)         0.006    -0.102    DISPLAY/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.100ns (12.881%)  route 0.676ns (87.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 r  rst_all_reg/Q
                         net (fo=1387, routed)        0.676     0.129    DISPLAY/P2S_LED/rst_all
    SLICE_X65Y131        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.804    -0.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X65Y131        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.339    -0.316    
                         clock uncertainty            0.215    -0.101    
    SLICE_X65Y131        FDRE (Hold_fdre_C_R)        -0.014    -0.115    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.854ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.223ns (3.342%)  route 6.449ns (96.658%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 50.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.449     4.309    core/register/AR[0]
    SLICE_X63Y200        FDCE                                         f  core/register/register_reg[30][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.074    50.155    core/register/debug_clk
    SLICE_X63Y200        FDCE                                         r  core/register/register_reg[30][18]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.466    
                         clock uncertainty           -0.095    49.372    
    SLICE_X63Y200        FDCE (Recov_fdce_C_CLR)     -0.208    49.164    core/register/register_reg[30][18]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 44.854    

Slack (MET) :             44.854ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.223ns (3.342%)  route 6.449ns (96.658%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 50.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.449     4.309    core/register/AR[0]
    SLICE_X63Y200        FDCE                                         f  core/register/register_reg[30][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.074    50.155    core/register/debug_clk
    SLICE_X63Y200        FDCE                                         r  core/register/register_reg[30][23]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.466    
                         clock uncertainty           -0.095    49.372    
    SLICE_X63Y200        FDCE (Recov_fdce_C_CLR)     -0.208    49.164    core/register/register_reg[30][23]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 44.854    

Slack (MET) :             44.854ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.223ns (3.342%)  route 6.449ns (96.658%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 50.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.449     4.309    core/register/AR[0]
    SLICE_X63Y200        FDCE                                         f  core/register/register_reg[30][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.074    50.155    core/register/debug_clk
    SLICE_X63Y200        FDCE                                         r  core/register/register_reg[30][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.466    
                         clock uncertainty           -0.095    49.372    
    SLICE_X63Y200        FDCE (Recov_fdce_C_CLR)     -0.208    49.164    core/register/register_reg[30][30]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                 44.854    

Slack (MET) :             44.873ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 0.223ns (3.351%)  route 6.431ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 50.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.431     4.291    core/register/AR[0]
    SLICE_X64Y200        FDCE                                         f  core/register/register_reg[25][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.074    50.155    core/register/debug_clk
    SLICE_X64Y200        FDCE                                         r  core/register/register_reg[25][0]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.466    
                         clock uncertainty           -0.095    49.372    
    SLICE_X64Y200        FDCE (Recov_fdce_C_CLR)     -0.208    49.164    core/register/register_reg[25][0]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                 44.873    

Slack (MET) :             44.873ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 0.223ns (3.351%)  route 6.431ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 50.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.431     4.291    core/register/AR[0]
    SLICE_X64Y200        FDCE                                         f  core/register/register_reg[25][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.074    50.155    core/register/debug_clk
    SLICE_X64Y200        FDCE                                         r  core/register/register_reg[25][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.466    
                         clock uncertainty           -0.095    49.372    
    SLICE_X64Y200        FDCE (Recov_fdce_C_CLR)     -0.208    49.164    core/register/register_reg[25][30]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                 44.873    

Slack (MET) :             44.875ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.223ns (3.352%)  route 6.429ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 50.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.429     4.289    core/register/AR[0]
    SLICE_X65Y200        FDCE                                         f  core/register/register_reg[7][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.074    50.155    core/register/debug_clk
    SLICE_X65Y200        FDCE                                         r  core/register/register_reg[7][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.466    
                         clock uncertainty           -0.095    49.372    
    SLICE_X65Y200        FDCE (Recov_fdce_C_CLR)     -0.208    49.164    core/register/register_reg[7][15]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 44.875    

Slack (MET) :             44.875ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.223ns (3.352%)  route 6.429ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 50.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.429     4.289    core/register/AR[0]
    SLICE_X65Y200        FDCE                                         f  core/register/register_reg[7][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.074    50.155    core/register/debug_clk
    SLICE_X65Y200        FDCE                                         r  core/register/register_reg[7][27]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.466    
                         clock uncertainty           -0.095    49.372    
    SLICE_X65Y200        FDCE (Recov_fdce_C_CLR)     -0.208    49.164    core/register/register_reg[7][27]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 44.875    

Slack (MET) :             44.875ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.223ns (3.352%)  route 6.429ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 50.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.429     4.289    core/register/AR[0]
    SLICE_X65Y200        FDCE                                         f  core/register/register_reg[7][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.074    50.155    core/register/debug_clk
    SLICE_X65Y200        FDCE                                         r  core/register/register_reg[7][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.466    
                         clock uncertainty           -0.095    49.372    
    SLICE_X65Y200        FDCE (Recov_fdce_C_CLR)     -0.208    49.164    core/register/register_reg[7][30]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 44.875    

Slack (MET) :             44.875ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.223ns (3.352%)  route 6.429ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.155ns = ( 50.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.429     4.289    core/register/AR[0]
    SLICE_X65Y200        FDCE                                         f  core/register/register_reg[7][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.074    50.155    core/register/debug_clk
    SLICE_X65Y200        FDCE                                         r  core/register/register_reg[7][7]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.466    
                         clock uncertainty           -0.095    49.372    
    SLICE_X65Y200        FDCE (Recov_fdce_C_CLR)     -0.208    49.164    core/register/register_reg[7][7]
  -------------------------------------------------------------------
                         required time                         49.164    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 44.875    

Slack (MET) :             44.986ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 0.223ns (3.401%)  route 6.334ns (96.599%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.171ns = ( 50.171 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.231    -2.363    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.223    -2.140 f  rst_all_reg/Q
                         net (fo=1387, routed)        6.334     4.194    core/register/AR[0]
    SLICE_X60Y192        FDCE                                         f  core/register/register_reg[25][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    48.483    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    48.519 f  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    48.998    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.081 f  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.090    50.171    core/register/debug_clk
    SLICE_X60Y192        FDCE                                         r  core/register/register_reg[25][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.482    
                         clock uncertainty           -0.095    49.388    
    SLICE_X60Y192        FDCE (Recov_fdce_C_CLR)     -0.208    49.180    core/register/register_reg[25][1]
  -------------------------------------------------------------------
                         required time                         49.180    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                 44.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[2][30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.100ns (5.607%)  route 1.683ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.683     1.136    core/exp_unit/csr/AR[0]
    SLICE_X74Y206        FDCE                                         f  core/exp_unit/csr/CSR_reg[2][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.730     0.596    core/exp_unit/csr/debug_clk
    SLICE_X74Y206        FDCE                                         r  core/exp_unit/csr/CSR_reg[2][30]/C
                         clock pessimism              0.266     0.862    
    SLICE_X74Y206        FDCE (Remov_fdce_C_CLR)     -0.050     0.812    core/exp_unit/csr/CSR_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.100ns (5.607%)  route 1.683ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.683     1.136    core/reg_ID_EX/AR[0]
    SLICE_X75Y206        FDCE                                         f  core/reg_ID_EX/IR_EX_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.730     0.596    core/reg_ID_EX/debug_clk
    SLICE_X75Y206        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[22]/C
                         clock pessimism              0.266     0.862    
    SLICE_X75Y206        FDCE (Remov_fdce_C_CLR)     -0.069     0.793    core/reg_ID_EX/IR_EX_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.100ns (5.607%)  route 1.683ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.683     1.136    core/reg_ID_EX/AR[0]
    SLICE_X75Y206        FDCE                                         f  core/reg_ID_EX/IR_EX_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.730     0.596    core/reg_ID_EX/debug_clk
    SLICE_X75Y206        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[23]/C
                         clock pessimism              0.266     0.862    
    SLICE_X75Y206        FDCE (Remov_fdce_C_CLR)     -0.069     0.793    core/reg_ID_EX/IR_EX_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[3][30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.100ns (5.440%)  route 1.738ns (94.560%))
  Logic Levels:           0  
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.738     1.191    core/exp_unit/csr/AR[0]
    SLICE_X74Y208        FDCE                                         f  core/exp_unit/csr/CSR_reg[3][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.729     0.595    core/exp_unit/csr/debug_clk
    SLICE_X74Y208        FDCE                                         r  core/exp_unit/csr/CSR_reg[3][30]/C
                         clock pessimism              0.266     0.861    
    SLICE_X74Y208        FDCE (Remov_fdce_C_CLR)     -0.050     0.811    core/exp_unit/csr/CSR_reg[3][30]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[15][7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.100ns (5.479%)  route 1.725ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.725     1.177    core/exp_unit/csr/AR[0]
    SLICE_X73Y211        FDCE                                         f  core/exp_unit/csr/CSR_reg[15][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.729     0.595    core/exp_unit/csr/debug_clk
    SLICE_X73Y211        FDCE                                         r  core/exp_unit/csr/CSR_reg[15][7]/C
                         clock pessimism              0.266     0.861    
    SLICE_X73Y211        FDCE (Remov_fdce_C_CLR)     -0.069     0.792    core/exp_unit/csr/CSR_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[15][9]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.100ns (5.479%)  route 1.725ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.725     1.177    core/exp_unit/csr/AR[0]
    SLICE_X73Y211        FDCE                                         f  core/exp_unit/csr/CSR_reg[15][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.729     0.595    core/exp_unit/csr/debug_clk
    SLICE_X73Y211        FDCE                                         r  core/exp_unit/csr/CSR_reg[15][9]/C
                         clock pessimism              0.266     0.861    
    SLICE_X73Y211        FDCE (Remov_fdce_C_CLR)     -0.069     0.792    core/exp_unit/csr/CSR_reg[15][9]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[3][18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.100ns (5.473%)  route 1.727ns (94.527%))
  Logic Levels:           0  
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.727     1.180    core/exp_unit/csr/AR[0]
    SLICE_X72Y211        FDCE                                         f  core/exp_unit/csr/CSR_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.729     0.595    core/exp_unit/csr/debug_clk
    SLICE_X72Y211        FDCE                                         r  core/exp_unit/csr/CSR_reg[3][18]/C
                         clock pessimism              0.266     0.861    
    SLICE_X72Y211        FDCE (Remov_fdce_C_CLR)     -0.069     0.792    core/exp_unit/csr/CSR_reg[3][18]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[3][22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.100ns (5.473%)  route 1.727ns (94.527%))
  Logic Levels:           0  
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.727     1.180    core/exp_unit/csr/AR[0]
    SLICE_X72Y211        FDCE                                         f  core/exp_unit/csr/CSR_reg[3][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.729     0.595    core/exp_unit/csr/debug_clk
    SLICE_X72Y211        FDCE                                         r  core/exp_unit/csr/CSR_reg[3][22]/C
                         clock pessimism              0.266     0.861    
    SLICE_X72Y211        FDCE (Remov_fdce_C_CLR)     -0.069     0.792    core/exp_unit/csr/CSR_reg[3][22]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[3][25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.100ns (5.473%)  route 1.727ns (94.527%))
  Logic Levels:           0  
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.727     1.180    core/exp_unit/csr/AR[0]
    SLICE_X72Y211        FDCE                                         f  core/exp_unit/csr/CSR_reg[3][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.729     0.595    core/exp_unit/csr/debug_clk
    SLICE_X72Y211        FDCE                                         r  core/exp_unit/csr/CSR_reg[3][25]/C
                         clock pessimism              0.266     0.861    
    SLICE_X72Y211        FDCE (Remov_fdce_C_CLR)     -0.069     0.792    core/exp_unit/csr/CSR_reg[3][25]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[14][4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.100ns (5.440%)  route 1.738ns (94.560%))
  Logic Levels:           0  
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.545    -0.648    clk_cpu
    SLICE_X85Y153        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.548 f  rst_all_reg/Q
                         net (fo=1387, routed)        1.738     1.191    core/exp_unit/csr/AR[0]
    SLICE_X75Y208        FDCE                                         f  core/exp_unit/csr/CSR_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.729     0.595    core/exp_unit/csr/debug_clk
    SLICE_X75Y208        FDCE                                         r  core/exp_unit/csr/CSR_reg[14][4]/C
                         clock pessimism              0.266     0.861    
    SLICE_X75Y208        FDCE (Remov_fdce_C_CLR)     -0.069     0.792    core/exp_unit/csr/CSR_reg[14][4]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.399    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 0.030ns (1.330%)  route 2.226ns (98.670%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    AC18                                              0.000     2.500 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     2.500    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     2.987 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     3.540    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.184 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     1.012    CLK_GEN/clkfbout
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.042 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.030     2.072    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 0.083ns (1.979%)  route 4.112ns (98.021%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkfbout
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.776    -1.130    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay          1155 Endpoints
Min Delay          1155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[50]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 0.400ns (5.355%)  route 7.070ns (94.645%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.057    10.150    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X97Y222        LDPE                                         f  vga/c2i2/inst_reg[50]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[83]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 0.400ns (5.355%)  route 7.070ns (94.645%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.057    10.150    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X97Y222        LDPE                                         f  vga/c2i2/inst_reg[83]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[75]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 0.400ns (5.458%)  route 6.929ns (94.542%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.916    10.009    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X102Y222       LDPE                                         f  vga/c2i2/inst_reg[75]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[85]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 0.400ns (5.462%)  route 6.924ns (94.538%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.911    10.004    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X99Y222        LDPE                                         f  vga/c2i2/inst_reg[85]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[86]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 0.400ns (5.462%)  route 6.924ns (94.538%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.911    10.004    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X98Y222        LDPE                                         f  vga/c2i2/inst_reg[86]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[99]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.293ns  (logic 0.400ns (5.485%)  route 6.893ns (94.515%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.880     9.973    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X99Y223        LDCE                                         f  vga/c2i2/inst_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[91]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 0.400ns (5.533%)  route 6.829ns (94.467%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.816     9.909    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X103Y220       LDCE                                         f  vga/c2i2/inst_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[150]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.220ns  (logic 0.400ns (5.540%)  route 6.820ns (94.460%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.807     9.900    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X92Y221        LDPE                                         f  vga/c2i2/inst_reg[150]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[72]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 0.400ns (5.542%)  route 6.818ns (94.458%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.805     9.898    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X93Y221        LDCE                                         f  vga/c2i2/inst_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 0.400ns (5.557%)  route 6.798ns (94.443%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.274     2.680    vga/CLK_OUT1
    SLICE_X47Y204        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y204        FDRE (Prop_fdre_C_Q)         0.228     2.908 r  vga/code_id_reg[14]/Q
                         net (fo=204, routed)         3.749     6.656    vga/c2i2/Q[14]
    SLICE_X101Y219       LUT2 (Prop_lut2_I1_O)        0.043     6.699 f  vga/c2i2/i___41_i_1/O
                         net (fo=4, routed)           0.836     7.536    vga/c2i2/i___41_i_1_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I5_O)        0.043     7.579 f  vga/c2i2/i___16_i_2/O
                         net (fo=1, routed)           0.104     7.682    vga/c2i2/i___16_i_2_n_0
    SLICE_X80Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.725 f  vga/c2i2/i___16_i_1/O
                         net (fo=3, routed)           0.324     8.050    vga/c2i2/i___16_i_1_n_0
    SLICE_X83Y220        LUT4 (Prop_lut4_I0_O)        0.043     8.093 f  vga/c2i2/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.786     9.878    vga/c2i2/inst_reg[150]_i_3_n_0
    SLICE_X99Y224        LDCE                                         f  vga/c2i2/inst_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/code_wb_reg[6]_rep/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.049ns  (logic 0.281ns (26.789%)  route 0.768ns (73.211%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     3.167    vga/CLK_OUT1
    SLICE_X62Y206        FDRE                                         r  vga/code_wb_reg[6]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y206        FDRE (Prop_fdre_C_Q)         0.209     3.376 r  vga/code_wb_reg[6]_rep/Q
                         net (fo=113, routed)         0.562     3.938    vga/c2i5/inst_reg[45]_i_1_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I1_O)        0.036     3.974 r  vga/c2i5/inst_reg[30]_i_3/O
                         net (fo=1, routed)           0.206     4.180    vga/c2i5/inst_reg[30]_i_3_n_0
    SLICE_X56Y218        LUT6 (Prop_lut6_I3_O)        0.036     4.216 r  vga/c2i5/inst_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     4.216    vga/c2i5/inst_reg[30]_i_1_n_0
    SLICE_X56Y218        LDCE                                         r  vga/c2i5/inst_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]_rep__0/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[138]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.092ns  (logic 0.218ns (19.959%)  route 0.874ns (80.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.072     3.166    vga/CLK_OUT1
    SLICE_X57Y210        FDRE                                         r  vga/code_wb_reg[6]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y210        FDRE (Prop_fdre_C_Q)         0.182     3.348 f  vga/code_wb_reg[6]_rep__0/Q
                         net (fo=113, routed)         0.691     4.039    vga/c2i5/inst_reg[57]_0
    SLICE_X58Y224        LUT6 (Prop_lut6_I0_O)        0.036     4.075 r  vga/c2i5/inst_reg[138]_i_1/O
                         net (fo=1, routed)           0.183     4.259    vga/c2i5/inst_reg[138]_i_1_n_0
    SLICE_X58Y224        LDPE                                         r  vga/c2i5/inst_reg[138]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]_rep__0/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[69]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.100ns  (logic 0.218ns (19.817%)  route 0.882ns (80.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.072     3.166    vga/CLK_OUT1
    SLICE_X57Y210        FDRE                                         r  vga/code_wb_reg[6]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y210        FDRE (Prop_fdre_C_Q)         0.182     3.348 r  vga/code_wb_reg[6]_rep__0/Q
                         net (fo=113, routed)         0.630     3.979    vga/c2i5/inst_reg[57]_0
    SLICE_X57Y224        LUT6 (Prop_lut6_I5_O)        0.036     4.015 r  vga/c2i5/inst_reg[69]_i_1/O
                         net (fo=1, routed)           0.252     4.266    vga/c2i5/inst_reg[69]_i_1_n_0
    SLICE_X57Y224        LDPE                                         r  vga/c2i5/inst_reg[69]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.110ns  (logic 0.329ns (29.646%)  route 0.781ns (70.354%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     3.167    vga/CLK_OUT1
    SLICE_X62Y206        FDRE                                         r  vga/code_wb_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y206        FDRE (Prop_fdre_C_Q)         0.192     3.359 r  vga/code_wb_reg[6]/Q
                         net (fo=76, routed)          0.530     3.890    vga/c2i5/Q[6]
    SLICE_X70Y218        LUT6 (Prop_lut6_I5_O)        0.101     3.991 f  vga/c2i5/i___57/O
                         net (fo=1, routed)           0.089     4.080    vga/c2i5/i___57_n_0
    SLICE_X70Y218        LUT6 (Prop_lut6_I0_O)        0.036     4.116 r  vga/c2i5/inst_reg[16]_i_1/O
                         net (fo=1, routed)           0.161     4.277    vga/c2i5/inst_reg[16]_i_1_n_0
    SLICE_X70Y218        LDCE                                         r  vga/c2i5/inst_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]_rep__0/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[122]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.119ns  (logic 0.218ns (19.482%)  route 0.901ns (80.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.072     3.166    vga/CLK_OUT1
    SLICE_X57Y210        FDRE                                         r  vga/code_wb_reg[6]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y210        FDRE (Prop_fdre_C_Q)         0.182     3.348 r  vga/code_wb_reg[6]_rep__0/Q
                         net (fo=113, routed)         0.718     4.067    vga/c2i5/inst_reg[57]_0
    SLICE_X55Y224        LUT6 (Prop_lut6_I2_O)        0.036     4.103 r  vga/c2i5/inst_reg[122]_i_1/O
                         net (fo=1, routed)           0.183     4.285    vga/c2i5/inst_reg[122]_i_1_n_0
    SLICE_X55Y224        LDCE                                         r  vga/c2i5/inst_reg[122]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]_rep__0/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[139]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.138ns  (logic 0.254ns (22.315%)  route 0.884ns (77.685%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.072     3.166    vga/CLK_OUT1
    SLICE_X57Y210        FDRE                                         r  vga/code_wb_reg[6]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y210        FDRE (Prop_fdre_C_Q)         0.182     3.348 f  vga/code_wb_reg[6]_rep__0/Q
                         net (fo=113, routed)         0.422     3.771    vga/c2i5/inst_reg[57]_0
    SLICE_X56Y224        LUT6 (Prop_lut6_I4_O)        0.036     3.807 f  vga/c2i5/inst_reg[139]_i_6/O
                         net (fo=1, routed)           0.204     4.010    vga/c2i5/inst_reg[139]_i_6_n_0
    SLICE_X56Y224        LUT6 (Prop_lut6_I5_O)        0.036     4.046 r  vga/c2i5/inst_reg[139]_i_1/O
                         net (fo=1, routed)           0.258     4.305    vga/c2i5/inst_reg[139]_i_1_n_0
    SLICE_X55Y224        LDPE                                         r  vga/c2i5/inst_reg[139]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.159ns  (logic 0.254ns (21.920%)  route 0.905ns (78.080%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.075     3.169    vga/CLK_OUT1
    SLICE_X51Y200        FDRE                                         r  vga/code_wb_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_fdre_C_Q)         0.182     3.351 f  vga/code_wb_reg[29]/Q
                         net (fo=37, routed)          0.815     4.167    vga/c2i5/Q[29]
    SLICE_X54Y219        LUT6 (Prop_lut6_I3_O)        0.036     4.203 f  vga/c2i5/inst_reg[29]_i_3/O
                         net (fo=1, routed)           0.090     4.292    vga/c2i5/inst_reg[29]_i_3_n_0
    SLICE_X54Y219        LUT6 (Prop_lut6_I2_O)        0.036     4.328 r  vga/c2i5/inst_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     4.328    vga/c2i5/inst_reg[29]_i_1_n_0
    SLICE_X54Y219        LDPE                                         r  vga/c2i5/inst_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[78]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.153ns  (logic 0.218ns (18.902%)  route 0.935ns (81.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X59Y195        FDRE                                         r  vga/code_wb_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y195        FDRE (Prop_fdre_C_Q)         0.182     3.367 r  vga/code_wb_reg[4]/Q
                         net (fo=220, routed)         0.935     4.303    vga/c2i5/Q[4]
    SLICE_X60Y222        LUT6 (Prop_lut6_I4_O)        0.036     4.339 r  vga/c2i5/inst_reg[78]_i_1/O
                         net (fo=1, routed)           0.000     4.339    vga/c2i5/inst_reg[78]_i_1_n_0
    SLICE_X60Y222        LDPE                                         r  vga/c2i5/inst_reg[78]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]_rep__0/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[77]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.189ns  (logic 0.218ns (18.330%)  route 0.971ns (81.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.072     3.166    vga/CLK_OUT1
    SLICE_X57Y210        FDRE                                         r  vga/code_wb_reg[6]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y210        FDRE (Prop_fdre_C_Q)         0.182     3.348 r  vga/code_wb_reg[6]_rep__0/Q
                         net (fo=113, routed)         0.789     4.137    vga/c2i5/inst_reg[57]_0
    SLICE_X63Y222        LUT6 (Prop_lut6_I3_O)        0.036     4.173 r  vga/c2i5/inst_reg[77]_i_1/O
                         net (fo=1, routed)           0.182     4.356    vga/c2i5/inst_reg[77]_i_1_n_0
    SLICE_X63Y222        LDPE                                         r  vga/c2i5/inst_reg[77]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[101]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.171ns  (logic 0.218ns (18.619%)  route 0.953ns (81.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X59Y195        FDRE                                         r  vga/code_wb_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y195        FDRE (Prop_fdre_C_Q)         0.182     3.367 f  vga/code_wb_reg[4]/Q
                         net (fo=220, routed)         0.694     4.061    vga/c2i5/Q[4]
    SLICE_X60Y220        LUT6 (Prop_lut6_I0_O)        0.036     4.097 r  vga/c2i5/inst_reg[101]_i_1/O
                         net (fo=1, routed)           0.259     4.356    vga/c2i5/inst_reg[101]_i_1_n_0
    SLICE_X60Y220        LDPE                                         r  vga/c2i5/inst_reg[101]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 2.448ns (29.660%)  route 5.806ns (70.340%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.378    -2.216    BTN_SCAN/CLK_OUT3
    SLICE_X78Y130        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y130        FDRE (Prop_fdre_C_Q)         0.259    -1.957 r  BTN_SCAN/FSM_onehot_btn_x_reg[3]/Q
                         net (fo=6, routed)           0.570    -1.387    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[3]
    SLICE_X78Y130        LUT4 (Prop_lut4_I3_O)        0.046    -1.341 r  BTN_SCAN/BTN_X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.236     3.895    BTN_X_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.143     6.039 r  BTN_X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.039    BTN_X[3]
    W15                                                               r  BTN_X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 2.464ns (30.088%)  route 5.724ns (69.912%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.378    -2.216    BTN_SCAN/CLK_OUT3
    SLICE_X78Y130        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y130        FDRE (Prop_fdre_C_Q)         0.259    -1.957 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.613    -1.344    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X78Y130        LUT4 (Prop_lut4_I1_O)        0.047    -1.297 r  BTN_SCAN/BTN_X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.112     3.814    BTN_X_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.158     5.972 r  BTN_X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.972    BTN_X[2]
    W19                                                               r  BTN_X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 2.461ns (30.129%)  route 5.707ns (69.871%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.378    -2.216    BTN_SCAN/CLK_OUT3
    SLICE_X78Y130        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y130        FDRE (Prop_fdre_C_Q)         0.259    -1.957 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.609    -1.348    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X78Y130        LUT4 (Prop_lut4_I2_O)        0.051    -1.297 r  BTN_SCAN/BTN_X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.098     3.801    BTN_X_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.151     5.951 r  BTN_X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.951    BTN_X[0]
    V17                                                               r  BTN_X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.035ns  (logic 2.359ns (29.353%)  route 5.676ns (70.647%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.378    -2.216    BTN_SCAN/CLK_OUT3
    SLICE_X78Y130        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y130        FDRE (Prop_fdre_C_Q)         0.259    -1.957 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.609    -1.348    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X78Y130        LUT4 (Prop_lut4_I0_O)        0.043    -1.305 r  BTN_SCAN/BTN_X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.068     3.762    BTN_X_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         2.057     5.819 r  BTN_X_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.819    BTN_X[4]
    W16                                                               r  BTN_X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.953ns  (logic 2.367ns (29.765%)  route 5.586ns (70.235%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.378    -2.216    BTN_SCAN/CLK_OUT3
    SLICE_X78Y130        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y130        FDRE (Prop_fdre_C_Q)         0.259    -1.957 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.613    -1.344    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X78Y130        LUT4 (Prop_lut4_I2_O)        0.043    -1.301 r  BTN_SCAN/BTN_X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.973     3.672    BTN_X_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.065     5.737 r  BTN_X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.737    BTN_X[1]
    W18                                                               r  BTN_X[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 3.144ns (39.384%)  route 4.840ns (60.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -2.386    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y236        FDRE (Prop_fdre_C_Q)         0.223    -2.163 r  vga/U12/B_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.840     2.676    lopt
    T20                  OBUF (Prop_obuf_I_O)         2.921     5.598 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.598    VGA_B[0]
    T20                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.954ns  (logic 3.259ns (40.972%)  route 4.695ns (59.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -2.386    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y236        FDRE (Prop_fdre_C_Q)         0.236    -2.150 r  vga/U12/R_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.695     2.545    lopt_8
    R21                  OBUF (Prop_obuf_I_O)         3.023     5.568 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.568    VGA_R[2]
    R21                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.950ns  (logic 3.159ns (39.736%)  route 4.791ns (60.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -2.386    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y236        FDRE (Prop_fdre_C_Q)         0.223    -2.163 r  vga/U12/B_reg[3]/Q
                         net (fo=1, routed)           4.791     2.628    VGA_B_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         2.936     5.564 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.564    VGA_B[3]
    T23                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.933ns  (logic 3.146ns (39.659%)  route 4.787ns (60.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -2.386    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y236        FDRE (Prop_fdre_C_Q)         0.223    -2.163 r  vga/U12/B_reg[1]/Q
                         net (fo=1, routed)           4.787     2.624    VGA_B_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.923     5.547 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.547    VGA_B[1]
    R20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 3.177ns (40.098%)  route 4.746ns (59.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.208    -2.386    vga/U12/CLK_OUT3
    SLICE_X55Y236        FDRE                                         r  vga/U12/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y236        FDRE (Prop_fdre_C_Q)         0.223    -2.163 r  vga/U12/R_reg[1]/Q
                         net (fo=1, routed)           4.746     2.583    VGA_R_OBUF[0]
    N22                  OBUF (Prop_obuf_I_O)         2.954     5.537 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.537    VGA_R[1]
    N22                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.516ns (53.852%)  route 1.299ns (46.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.580    -0.613    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X69Y124        FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDRE (Prop_fdre_C_Q)         0.100    -0.513 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          1.299     0.787    SEGLED_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         1.416     2.202 r  SEGLED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.202    SEGLED_CLK
    M24                                                               r  SEGLED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/buff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.509ns (50.775%)  route 1.463ns (49.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.584    -0.609    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X67Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDRE (Prop_fdre_C_Q)         0.100    -0.509 r  DISPLAY/P2S_LED/buff_reg[16]/Q
                         net (fo=1, routed)           1.463     0.955    LED_DO_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.409     2.364 r  LED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     2.364    LED_DO
    M26                                                               r  LED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/buff_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.022ns  (logic 1.526ns (50.508%)  route 1.495ns (49.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.582    -0.611    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X73Y121        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.511 r  DISPLAY/P2S_SEG/buff_reg[64]/Q
                         net (fo=1, routed)           1.495     0.985    SEGLED_DO_OBUF
    L24                  OBUF (Prop_obuf_I_O)         1.426     2.411 r  SEGLED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     2.411    SEGLED_DO
    L24                                                               r  SEGLED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.029ns  (logic 1.499ns (49.481%)  route 1.530ns (50.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.585    -0.608    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X64Y129        FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y129        FDRE (Prop_fdre_C_Q)         0.100    -0.508 r  DISPLAY/P2S_LED/s_clk_reg/Q
                         net (fo=10, routed)          1.530     1.022    LED_CLK_OBUF
    N26                  OBUF (Prop_obuf_I_O)         1.399     2.421 r  LED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.421    LED_CLK
    N26                                                               r  LED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.530ns  (logic 1.430ns (40.523%)  route 2.099ns (59.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.524    -0.669    vga/U12/CLK_OUT3
    SLICE_X67Y237        FDRE                                         r  vga/U12/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y237        FDRE (Prop_fdre_C_Q)         0.100    -0.569 r  vga/U12/HS_reg/Q
                         net (fo=1, routed)           2.099     1.531    HS_OBUF
    M22                  OBUF (Prop_obuf_I_O)         1.330     2.861 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.861    HS
    M22                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.576ns  (logic 1.454ns (40.661%)  route 2.122ns (59.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.525    -0.668    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y236        FDRE (Prop_fdre_C_Q)         0.107    -0.561 r  vga/U12/R_reg[3]/Q
                         net (fo=1, routed)           2.122     1.561    VGA_R_OBUF[2]
    P21                  OBUF (Prop_obuf_I_O)         1.347     2.908 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.908    VGA_R[3]
    P21                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.622ns  (logic 1.434ns (39.603%)  route 2.188ns (60.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.525    -0.668    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y236        FDRE (Prop_fdre_C_Q)         0.118    -0.550 r  vga/U12/G_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.188     1.638    lopt_4
    T24                  OBUF (Prop_obuf_I_O)         1.316     2.955 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.955    VGA_G[2]
    T24                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.627ns  (logic 1.425ns (39.292%)  route 2.202ns (60.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.525    -0.668    vga/U12/CLK_OUT3
    SLICE_X55Y236        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y236        FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  vga/U12/R_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.202     1.634    lopt_6
    N21                  OBUF (Prop_obuf_I_O)         1.325     2.959 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.959    VGA_R[0]
    N21                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.632ns  (logic 1.419ns (39.060%)  route 2.213ns (60.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.525    -0.668    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y236        FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  vga/U12/B_reg[2]/Q
                         net (fo=1, routed)           2.213     1.646    VGA_B_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         1.319     2.964 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.964    VGA_B[2]
    T22                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.668ns  (logic 1.431ns (39.018%)  route 2.237ns (60.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.525    -0.668    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y236        FDRE (Prop_fdre_C_Q)         0.118    -0.550 r  vga/U12/G_reg[3]/Q
                         net (fo=1, routed)           2.237     1.687    VGA_G_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         1.313     3.000 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.000    VGA_G[3]
    T25                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.117ns  (logic 0.874ns (12.287%)  route 6.242ns (87.713%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.834     6.441    vga/U12/flag117_out
    SLICE_X71Y231        LUT6 (Prop_lut6_I3_O)        0.043     6.484 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.590     7.074    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X70Y237        LUT5 (Prop_lut5_I0_O)        0.043     7.117 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.117    vga/U12_n_160
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.069    -1.837    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.086ns  (logic 0.874ns (12.340%)  route 6.212ns (87.660%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.729     6.337    vga/U12/flag117_out
    SLICE_X72Y232        LUT5 (Prop_lut5_I3_O)        0.043     6.380 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.664     7.043    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X71Y240        LUT4 (Prop_lut4_I0_O)        0.043     7.086 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     7.086    vga/U12_n_159
    SLICE_X71Y240        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.071    -1.835    vga/CLK_OUT1
    SLICE_X71Y240        FDRE                                         r  vga/ascii_code_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.083ns  (logic 0.874ns (12.346%)  route 6.209ns (87.654%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.822     6.429    vga/U12/flag117_out
    SLICE_X72Y231        LUT6 (Prop_lut6_I4_O)        0.043     6.472 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.568     7.040    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X70Y237        LUT4 (Prop_lut4_I0_O)        0.043     7.083 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     7.083    vga/U12_n_156
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.069    -1.837    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.062ns  (logic 0.874ns (12.383%)  route 6.187ns (87.617%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.729     6.336    vga/U12/flag117_out
    SLICE_X70Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.379 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.640     7.019    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X70Y240        LUT4 (Prop_lut4_I0_O)        0.043     7.062 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     7.062    vga/U12_n_158
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.071    -1.835    vga/CLK_OUT1
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.007ns  (logic 0.874ns (12.480%)  route 6.133ns (87.520%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 f  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.831     6.438    vga/U12/flag117_out
    SLICE_X71Y231        LUT6 (Prop_lut6_I3_O)        0.043     6.481 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.483     6.964    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X71Y237        LUT5 (Prop_lut5_I0_O)        0.043     7.007 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     7.007    vga/U12_n_154
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.069    -1.837    vga/CLK_OUT1
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.869ns  (logic 0.874ns (12.730%)  route 5.995ns (87.270%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.590     6.197    vga/U12/flag117_out
    SLICE_X70Y231        LUT5 (Prop_lut5_I3_O)        0.043     6.240 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.586     6.826    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X70Y239        LUT4 (Prop_lut4_I0_O)        0.043     6.869 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.869    vga/U12_n_157
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.070    -1.836    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 0.874ns (12.767%)  route 5.975ns (87.233%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.571     6.179    vga/U12/flag117_out
    SLICE_X72Y231        LUT6 (Prop_lut6_I4_O)        0.043     6.222 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.585     6.806    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X70Y239        LUT4 (Prop_lut4_I0_O)        0.043     6.849 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.849    vga/U12_n_155
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.070    -1.836    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 0.878ns (13.001%)  route 5.878ns (86.999%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.449     6.057    vga/U12/flag117_out
    SLICE_X70Y236        LUT6 (Prop_lut6_I0_O)        0.043     6.100 r  vga/U12/flag_i_2/O
                         net (fo=1, routed)           0.240     6.340    vga/U12/flag1_out
    SLICE_X70Y237        LUT3 (Prop_lut3_I0_O)        0.047     6.387 r  vga/U12/flag_i_1/O
                         net (fo=1, routed)           0.370     6.757    vga/U12_n_153
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.069    -1.837    vga/CLK_OUT1
    SLICE_X69Y237        FDRE                                         r  vga/flag_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.701ns  (logic 0.831ns (12.409%)  route 5.869ns (87.591%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.287     5.895    vga/U12/flag117_out
    SLICE_X70Y237        LUT6 (Prop_lut6_I5_O)        0.043     5.938 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.763     6.701    vga/ascii_code
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.071    -1.835    vga/CLK_OUT1
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.591ns  (logic 0.831ns (12.616%)  route 5.759ns (87.384%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.819     5.565    vga/U12/SW_IBUF[2]
    SLICE_X69Y236        LUT6 (Prop_lut6_I0_O)        0.043     5.608 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=11, routed)          0.287     5.895    vga/U12/flag117_out
    SLICE_X70Y237        LUT6 (Prop_lut6_I5_O)        0.043     5.938 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.653     6.591    vga/ascii_code
    SLICE_X71Y240        FDRE                                         r  vga/ascii_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.071    -1.835    vga/CLK_OUT1
    SLICE_X71Y240        FDRE                                         r  vga/ascii_code_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/c2i2/inst_reg[56]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.322ns (31.248%)  route 0.708ns (68.752%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y223        LDCE                         0.000     0.000 r  vga/c2i2/inst_reg[56]/L7/G
    SLICE_X87Y223        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  vga/c2i2/inst_reg[56]/L7/Q
                         net (fo=1, routed)           0.126     0.254    vga/c2i2/inst_id[56]
    SLICE_X89Y224        LUT6 (Prop_lut6_I3_O)        0.028     0.282 f  vga/c2i2/ascii_code[0]_inv_i_34/O
                         net (fo=1, routed)           0.000     0.282    vga/c2i2/ascii_code[0]_inv_i_34_n_0
    SLICE_X89Y224        MUXF7 (Prop_muxf7_I1_O)      0.051     0.333 f  vga/c2i2/ascii_code_reg[0]_inv_i_20/O
                         net (fo=1, routed)           0.000     0.333    vga/c2i2/ascii_code_reg[0]_inv_i_20_n_0
    SLICE_X89Y224        MUXF8 (Prop_muxf8_I1_O)      0.017     0.350 f  vga/c2i2/ascii_code_reg[0]_inv_i_8/O
                         net (fo=1, routed)           0.342     0.693    vga/U12/ascii_code_reg[0]_inv_0
    SLICE_X72Y233        LUT6 (Prop_lut6_I1_O)        0.070     0.763 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.240     1.002    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X70Y237        LUT5 (Prop_lut5_I1_O)        0.028     1.030 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.030    vga/U12_n_160
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[0]_inv/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[70]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.330ns (29.533%)  route 0.787ns (70.467%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y224        LDCE                         0.000     0.000 r  vga/c2i2/inst_reg[70]/G
    SLICE_X91Y224        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[70]/Q
                         net (fo=1, routed)           0.105     0.233    vga/c2i2/inst_id[70]
    SLICE_X91Y225        LUT6 (Prop_lut6_I1_O)        0.028     0.261 r  vga/c2i2/ascii_code[6]_i_72/O
                         net (fo=1, routed)           0.000     0.261    vga/c2i2/ascii_code[6]_i_72_n_0
    SLICE_X91Y225        MUXF7 (Prop_muxf7_I0_O)      0.059     0.320 r  vga/c2i2/ascii_code_reg[6]_i_42/O
                         net (fo=1, routed)           0.000     0.320    vga/c2i2/ascii_code_reg[6]_i_42_n_0
    SLICE_X91Y225        MUXF8 (Prop_muxf8_I0_O)      0.017     0.337 r  vga/c2i2/ascii_code_reg[6]_i_22/O
                         net (fo=1, routed)           0.414     0.750    vga/U12/ascii_code_reg[6]_0
    SLICE_X71Y234        LUT6 (Prop_lut6_I1_O)        0.070     0.820 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.269     1.089    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X71Y237        LUT5 (Prop_lut5_I1_O)        0.028     1.117 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.117    vga/U12_n_154
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X71Y237        FDRE                                         r  vga/ascii_code_reg[6]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[89]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.351ns (26.957%)  route 0.951ns (73.043%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y234        LDCE                         0.000     0.000 r  vga/c2i1/inst_reg[89]/G
    SLICE_X77Y234        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[89]/Q
                         net (fo=1, routed)           0.137     0.265    vga/c2i1/inst_if[89]
    SLICE_X74Y232        LUT6 (Prop_lut6_I5_O)        0.028     0.293 r  vga/c2i1/ascii_code[1]_i_37/O
                         net (fo=1, routed)           0.000     0.293    vga/c2i1/ascii_code[1]_i_37_n_0
    SLICE_X74Y232        MUXF7 (Prop_muxf7_I1_O)      0.043     0.336 r  vga/c2i1/ascii_code_reg[1]_i_23/O
                         net (fo=1, routed)           0.225     0.561    vga/c2i1/ascii_code_reg[1]_i_23_n_0
    SLICE_X73Y232        LUT3 (Prop_lut3_I2_O)        0.068     0.629 r  vga/c2i1/ascii_code[1]_i_14/O
                         net (fo=1, routed)           0.129     0.758    vga/U12/ascii_code[1]_i_2_0
    SLICE_X72Y232        LUT5 (Prop_lut5_I4_O)        0.028     0.786 r  vga/U12/ascii_code[1]_i_6/O
                         net (fo=1, routed)           0.120     0.906    vga/U12/ascii_code[1]_i_6_n_0
    SLICE_X72Y232        LUT5 (Prop_lut5_I4_O)        0.028     0.934 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.340     1.274    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X71Y240        LUT4 (Prop_lut4_I0_O)        0.028     1.302 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.302    vga/U12_n_159
    SLICE_X71Y240        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X71Y240        FDRE                                         r  vga/ascii_code_reg[1]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[117]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.358ns (27.400%)  route 0.949ns (72.600%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y234        LDCE                         0.000     0.000 r  vga/c2i1/inst_reg[117]/G
    SLICE_X87Y234        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[117]/Q
                         net (fo=2, routed)           0.110     0.238    vga/c2i1/inst_if[117]
    SLICE_X88Y234        LUT6 (Prop_lut6_I1_O)        0.028     0.266 r  vga/c2i1/ascii_code[5]_i_36/O
                         net (fo=1, routed)           0.000     0.266    vga/c2i1/ascii_code[5]_i_36_n_0
    SLICE_X88Y234        MUXF7 (Prop_muxf7_I1_O)      0.059     0.325 r  vga/c2i1/ascii_code_reg[5]_i_23/O
                         net (fo=1, routed)           0.000     0.325    vga/c2i1/ascii_code_reg[5]_i_23_n_0
    SLICE_X88Y234        MUXF8 (Prop_muxf8_I0_O)      0.017     0.342 r  vga/c2i1/ascii_code_reg[5]_i_14/O
                         net (fo=1, routed)           0.335     0.676    vga/U12/ascii_code[5]_i_2_1
    SLICE_X72Y233        LUT5 (Prop_lut5_I4_O)        0.070     0.746 r  vga/U12/ascii_code[5]_i_6/O
                         net (fo=1, routed)           0.212     0.958    vga/U12/ascii_code[5]_i_6_n_0
    SLICE_X72Y231        LUT6 (Prop_lut6_I5_O)        0.028     0.986 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.293     1.279    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X70Y239        LUT4 (Prop_lut4_I0_O)        0.028     1.307 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.307    vga/U12_n_155
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 vga/c2i3/inst_reg[83]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.377ns (28.697%)  route 0.937ns (71.303%))
  Logic Levels:           8  (LDPE=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y236        LDPE                         0.000     0.000 r  vga/c2i3/inst_reg[83]/G
    SLICE_X63Y236        LDPE (EnToQ_ldpe_G_Q)        0.128     0.128 r  vga/c2i3/inst_reg[83]/Q
                         net (fo=1, routed)           0.104     0.232    vga/c2i3/inst_exe[83]
    SLICE_X63Y236        LUT6 (Prop_lut6_I3_O)        0.028     0.260 r  vga/c2i3/ascii_code[3]_i_40/O
                         net (fo=1, routed)           0.000     0.260    vga/c2i3/ascii_code[3]_i_40_n_0
    SLICE_X63Y236        MUXF7 (Prop_muxf7_I0_O)      0.050     0.310 r  vga/c2i3/ascii_code_reg[3]_i_25/O
                         net (fo=1, routed)           0.000     0.310    vga/c2i3/ascii_code_reg[3]_i_25_n_0
    SLICE_X63Y236        MUXF8 (Prop_muxf8_I1_O)      0.017     0.327 r  vga/c2i3/ascii_code_reg[3]_i_17/O
                         net (fo=1, routed)           0.251     0.578    vga/U12/data2[3]
    SLICE_X70Y234        LUT6 (Prop_lut6_I0_O)        0.070     0.648 r  vga/U12/ascii_code[3]_i_12/O
                         net (fo=1, routed)           0.099     0.746    vga/U12/ascii_code[3]_i_12_n_0
    SLICE_X71Y232        LUT5 (Prop_lut5_I0_O)        0.028     0.774 r  vga/U12/ascii_code[3]_i_6/O
                         net (fo=1, routed)           0.178     0.952    vga/U12/ascii_code[3]_i_6_n_0
    SLICE_X70Y231        LUT5 (Prop_lut5_I4_O)        0.028     0.980 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.306     1.286    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X70Y239        LUT4 (Prop_lut4_I0_O)        0.028     1.314 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.314    vga/U12_n_157
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/CLK_OUT1
    SLICE_X70Y239        FDRE                                         r  vga/ascii_code_reg[3]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[84]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.402ns (29.539%)  route 0.959ns (70.461%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y231        LDCE                         0.000     0.000 r  vga/c2i1/inst_reg[84]/G
    SLICE_X85Y231        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[84]/Q
                         net (fo=1, routed)           0.172     0.300    vga/c2i1/inst_if[84]
    SLICE_X80Y232        LUT6 (Prop_lut6_I5_O)        0.028     0.328 r  vga/c2i1/ascii_code[4]_i_34/O
                         net (fo=1, routed)           0.000     0.328    vga/c2i1/ascii_code[4]_i_34_n_0
    SLICE_X80Y232        MUXF7 (Prop_muxf7_I1_O)      0.051     0.379 r  vga/c2i1/ascii_code_reg[4]_i_21/O
                         net (fo=1, routed)           0.218     0.598    vga/c2i1/ascii_code_reg[4]_i_21_n_0
    SLICE_X73Y232        LUT3 (Prop_lut3_I1_O)        0.070     0.668 r  vga/c2i1/ascii_code[4]_i_13/O
                         net (fo=1, routed)           0.182     0.850    vga/U12/ascii_code[4]_i_2_0
    SLICE_X72Y232        LUT5 (Prop_lut5_I4_O)        0.069     0.919 r  vga/U12/ascii_code[4]_i_5/O
                         net (fo=1, routed)           0.095     1.014    vga/U12/ascii_code[4]_i_5_n_0
    SLICE_X72Y231        LUT6 (Prop_lut6_I5_O)        0.028     1.042 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.291     1.333    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X70Y237        LUT4 (Prop_lut4_I0_O)        0.028     1.361 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.361    vga/U12_n_156
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X70Y237        FDRE                                         r  vga/ascii_code_reg[4]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[98]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.358ns (26.144%)  route 1.011ns (73.855%))
  Logic Levels:           7  (LDPE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y233        LDPE                         0.000     0.000 r  vga/c2i1/inst_reg[98]/G
    SLICE_X79Y233        LDPE (EnToQ_ldpe_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[98]/Q
                         net (fo=1, routed)           0.094     0.222    vga/c2i1/inst_if[98]
    SLICE_X79Y234        LUT6 (Prop_lut6_I1_O)        0.028     0.250 r  vga/c2i1/ascii_code[2]_i_34/O
                         net (fo=1, routed)           0.000     0.250    vga/c2i1/ascii_code[2]_i_34_n_0
    SLICE_X79Y234        MUXF7 (Prop_muxf7_I0_O)      0.059     0.309 r  vga/c2i1/ascii_code_reg[2]_i_22/O
                         net (fo=1, routed)           0.000     0.309    vga/c2i1/ascii_code_reg[2]_i_22_n_0
    SLICE_X79Y234        MUXF8 (Prop_muxf8_I0_O)      0.017     0.326 r  vga/c2i1/ascii_code_reg[2]_i_14/O
                         net (fo=1, routed)           0.312     0.638    vga/U12/ascii_code[2]_i_2_1
    SLICE_X71Y234        LUT5 (Prop_lut5_I4_O)        0.070     0.708 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.281     0.989    vga/U12/ascii_code[2]_i_6_n_0
    SLICE_X70Y231        LUT5 (Prop_lut5_I4_O)        0.028     1.017 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.325     1.341    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X70Y240        LUT4 (Prop_lut4_I0_O)        0.028     1.369 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.369    vga/U12_n_158
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X70Y240        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            vga/strdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.842ns  (logic 0.169ns (5.939%)  route 2.673ns (94.061%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.141     0.141 r  SW_IBUF[14]_inst/O
                         net (fo=2, routed)           2.447     2.588    vga/U12/SW_IBUF[1]
    SLICE_X69Y228        LUT5 (Prop_lut5_I1_O)        0.028     2.616 r  vga/U12/strdata[10]_i_1/O
                         net (fo=1, routed)           0.227     2.842    vga/U12_n_124
    SLICE_X70Y228        FDRE                                         r  vga/strdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.719    -0.739    vga/CLK_OUT1
    SLICE_X70Y228        FDRE                                         r  vga/strdata_reg[10]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            vga/strdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.856ns  (logic 0.239ns (8.363%)  route 2.617ns (91.637%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.141     0.141 r  SW_IBUF[14]_inst/O
                         net (fo=2, routed)           2.447     2.588    vga/U12/SW_IBUF[1]
    SLICE_X68Y226        LUT4 (Prop_lut4_I2_O)        0.029     2.617 r  vga/U12/strdata[9]_i_2/O
                         net (fo=1, routed)           0.170     2.787    vga/U12/strdata[9]_i_2_n_0
    SLICE_X68Y227        LUT6 (Prop_lut6_I0_O)        0.069     2.856 r  vga/U12/strdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.856    vga/U12_n_129
    SLICE_X68Y227        FDRE                                         r  vga/strdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.719    -0.739    vga/CLK_OUT1
    SLICE_X68Y227        FDRE                                         r  vga/strdata_reg[9]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.914ns  (logic 0.172ns (5.895%)  route 2.742ns (94.105%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.144     0.144 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          2.742     2.886    vga/U12/SW_IBUF[0]
    SLICE_X70Y226        LUT3 (Prop_lut3_I2_O)        0.028     2.914 r  vga/U12/strdata[42]_i_1/O
                         net (fo=1, routed)           0.000     2.914    vga/U12_n_138
    SLICE_X70Y226        FDRE                                         r  vga/strdata_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.716    -0.742    vga/CLK_OUT1
    SLICE_X70Y226        FDRE                                         r  vga/strdata_reg[42]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 0.831ns (12.970%)  route 5.579ns (87.030%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.569     5.315    vga/U12/SW_IBUF[2]
    SLICE_X69Y237        LUT6 (Prop_lut6_I0_O)        0.043     5.358 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.350     5.707    vga/U12/dout1
    SLICE_X61Y236        LUT5 (Prop_lut5_I4_O)        0.043     5.750 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.660     6.411    vga/U12/B[2]_i_1_n_0
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    -1.835    vga/U12/CLK_OUT3
    SLICE_X61Y236        FDRE                                         r  vga/U12/B_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.326ns  (logic 0.842ns (13.317%)  route 5.484ns (86.683%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.569     5.315    vga/U12/SW_IBUF[2]
    SLICE_X69Y237        LUT6 (Prop_lut6_I0_O)        0.043     5.358 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.350     5.707    vga/U12/dout1
    SLICE_X61Y236        LUT5 (Prop_lut5_I4_O)        0.054     5.761 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.565     6.326    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    -1.835    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.319ns  (logic 0.842ns (13.332%)  route 5.477ns (86.668%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.569     5.315    vga/U12/SW_IBUF[2]
    SLICE_X69Y237        LUT6 (Prop_lut6_I0_O)        0.043     5.358 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.350     5.707    vga/U12/dout1
    SLICE_X61Y236        LUT5 (Prop_lut5_I4_O)        0.054     5.761 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.558     6.319    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    -1.835    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/G_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.148ns  (logic 0.840ns (13.670%)  route 5.308ns (86.330%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.569     5.315    vga/U12/SW_IBUF[2]
    SLICE_X69Y237        LUT6 (Prop_lut6_I0_O)        0.043     5.358 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.433     5.790    vga/U12/dout1
    SLICE_X61Y236        LUT2 (Prop_lut2_I0_O)        0.052     5.842 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.306     6.148    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    -1.835    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.052ns  (logic 0.840ns (13.888%)  route 5.211ns (86.112%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.569     5.315    vga/U12/SW_IBUF[2]
    SLICE_X69Y237        LUT6 (Prop_lut6_I0_O)        0.043     5.358 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.433     5.790    vga/U12/dout1
    SLICE_X61Y236        LUT2 (Prop_lut2_I0_O)        0.052     5.842 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.210     6.052    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.071    -1.835    vga/U12/CLK_OUT3
    SLICE_X56Y236        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 BTN_Y[3]
                            (input port)
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 0.685ns (14.167%)  route 4.149ns (85.833%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  BTN_Y[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.642     0.642 f  BTN_Y_IBUF[3]_inst/O
                         net (fo=1, routed)           4.149     4.790    BTN_SCAN/BTN_Y_IBUF[1]
    SLICE_X76Y130        LUT4 (Prop_lut4_I0_O)        0.043     4.833 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000     4.833    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X76Y130        FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.249    -1.657    BTN_SCAN/CLK_OUT3
    SLICE_X76Y130        FDRE                                         r  BTN_SCAN/result_reg[19]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.480ns  (logic 0.852ns (19.023%)  route 3.628ns (80.977%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           3.628     4.437    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X70Y128        LUT5 (Prop_lut5_I2_O)        0.043     4.480 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     4.480    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247    -1.659    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.470ns  (logic 0.853ns (19.071%)  route 3.618ns (80.929%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.810     0.810 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           3.618     4.427    DISPLAY/P2S_LED/SW_IBUF[4]
    SLICE_X70Y128        LUT5 (Prop_lut5_I2_O)        0.043     4.470 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000     4.470    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247    -1.659    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 0.831ns (18.666%)  route 3.622ns (81.334%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.788     0.788 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           3.622     4.411    DISPLAY/P2S_LED/SW_IBUF[0]
    SLICE_X66Y129        LUT6 (Prop_lut6_I5_O)        0.043     4.454 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     4.454    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X66Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.249    -1.657    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 0.797ns (18.119%)  route 3.603ns (81.881%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.754     0.754 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           3.603     4.357    DISPLAY/P2S_LED/SW_IBUF[6]
    SLICE_X70Y128        LUT5 (Prop_lut5_I2_O)        0.043     4.400 r  DISPLAY/P2S_LED/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     4.400    DISPLAY/P2S_LED/buff[6]_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.247    -1.659    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.160ns (8.799%)  route 1.662ns (91.201%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.132     0.132 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.662     1.794    DISPLAY/P2S_LED/SW_IBUF[7]
    SLICE_X71Y128        LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.822    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X71Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X71Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C

Slack:                    inf
  Source:                 BTN_Y[0]
                            (input port)
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.172ns (8.474%)  route 1.858ns (91.526%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  BTN_Y[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.144     0.144 f  BTN_Y_IBUF[0]_inst/O
                         net (fo=1, routed)           1.858     2.002    BTN_SCAN/BTN_Y_IBUF[0]
    SLICE_X77Y130        LUT4 (Prop_lut4_I0_O)        0.028     2.030 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000     2.030    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X77Y130        FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.801    -0.657    BTN_SCAN/CLK_OUT3
    SLICE_X77Y130        FDRE                                         r  BTN_SCAN/result_reg[16]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.144ns  (logic 0.223ns (10.415%)  route 1.921ns (89.585%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.921     2.116    DISPLAY/P2S_LED/SW_IBUF[3]
    SLICE_X70Y128        LUT5 (Prop_lut5_I2_O)        0.028     2.144 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000     2.144    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.173ns  (logic 0.195ns (8.996%)  route 1.977ns (91.004%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.167     0.167 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.977     2.145    DISPLAY/P2S_LED/SW_IBUF[1]
    SLICE_X71Y128        LUT5 (Prop_lut5_I2_O)        0.028     2.173 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000     2.173    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X71Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X71Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.164ns (7.483%)  route 2.026ns (92.517%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           2.026     2.162    DISPLAY/P2S_LED/SW_IBUF[6]
    SLICE_X70Y128        LUT5 (Prop_lut5_I2_O)        0.028     2.190 r  DISPLAY/P2S_LED/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     2.190    DISPLAY/P2S_LED/buff[6]_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.205ns  (logic 0.223ns (10.106%)  route 1.982ns (89.894%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.982     2.177    DISPLAY/P2S_LED/SW_IBUF[2]
    SLICE_X71Y128        LUT5 (Prop_lut5_I2_O)        0.028     2.205 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000     2.205    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X71Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X71Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.264ns  (logic 0.198ns (8.728%)  route 2.066ns (91.272%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.170     0.170 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           2.066     2.236    DISPLAY/P2S_LED/SW_IBUF[0]
    SLICE_X66Y129        LUT6 (Prop_lut6_I5_O)        0.028     2.264 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X66Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.802    -0.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X66Y129        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.280ns  (logic 0.219ns (9.593%)  route 2.061ns (90.407%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           2.061     2.252    DISPLAY/P2S_LED/SW_IBUF[4]
    SLICE_X70Y128        LUT5 (Prop_lut5_I2_O)        0.028     2.280 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000     2.280    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.218ns (9.546%)  route 2.069ns (90.454%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.069     2.259    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X70Y128        LUT5 (Prop_lut5_I2_O)        0.028     2.287 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     2.287    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.800    -0.658    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X70Y128        FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C

Slack:                    inf
  Source:                 BTN_Y[3]
                            (input port)
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.466ns  (logic 0.176ns (7.149%)  route 2.290ns (92.851%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  BTN_Y[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.148     0.148 f  BTN_Y_IBUF[3]_inst/O
                         net (fo=1, routed)           2.290     2.438    BTN_SCAN/BTN_Y_IBUF[1]
    SLICE_X76Y130        LUT4 (Prop_lut4_I0_O)        0.028     2.466 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000     2.466    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X76Y130        FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.801    -0.657    BTN_SCAN/CLK_OUT3
    SLICE_X76Y130        FDRE                                         r  BTN_SCAN/result_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay          1622 Endpoints
Min Delay          1622 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.867ns  (logic 0.830ns (6.450%)  route 12.037ns (93.550%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         4.377    12.867    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X89Y200        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.086     0.167    core/reg_EXE_MEM/debug_clk
    SLICE_X89Y200        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__1/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__9/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.296ns  (logic 0.830ns (6.750%)  route 11.466ns (93.250%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         3.806    12.296    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X81Y191        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__9/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.096     0.177    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y191        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__9/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.285ns  (logic 0.830ns (6.755%)  route 11.455ns (93.245%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         3.795    12.285    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X86Y208        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.082     0.163    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y208        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.273ns  (logic 0.830ns (6.762%)  route 11.443ns (93.238%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         3.783    12.273    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X88Y210        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.083     0.164    core/reg_EXE_MEM/debug_clk
    SLICE_X88Y210        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__4/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.175ns  (logic 0.830ns (6.817%)  route 11.345ns (93.183%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         3.685    12.175    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X104Y200       FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.095     0.176    core/reg_EXE_MEM/debug_clk
    SLICE_X104Y200       FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__8/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__6/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.175ns  (logic 0.830ns (6.817%)  route 11.345ns (93.183%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         3.685    12.175    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X104Y200       FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.095     0.176    core/reg_EXE_MEM/debug_clk
    SLICE_X104Y200       FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__6/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.037ns  (logic 0.830ns (6.895%)  route 11.207ns (93.105%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         3.547    12.037    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.100     0.181    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__2/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.031ns  (logic 0.830ns (6.898%)  route 11.202ns (93.102%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         3.541    12.031    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X87Y201        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.084     0.165    core/reg_EXE_MEM/debug_clk
    SLICE_X87Y201        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__5/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__7/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.021ns  (logic 0.830ns (6.904%)  route 11.191ns (93.096%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         3.531    12.021    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X82Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.098     0.179    core/reg_EXE_MEM/debug_clk
    SLICE_X82Y195        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__7/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.016ns  (logic 0.830ns (6.907%)  route 11.186ns (93.093%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.744     0.744 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          5.586     6.330    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.043     6.373 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         2.074     8.447    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X62Y191        LUT4 (Prop_lut4_I3_O)        0.043     8.490 r  core/reg_ID_EX/ALUO_MEM[31]_i_1/O
                         net (fo=144, routed)         3.526    12.016    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg_0
    SLICE_X93Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.389    -1.517    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.036    -1.481 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.479    -1.002    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.919 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        1.087     0.168    core/reg_EXE_MEM/debug_clk
    SLICE_X93Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.352ns  (logic 0.109ns (4.627%)  route 2.243ns (95.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    W13                  IBUF (Prop_ibuf_I_O)         0.081     0.081 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           2.243     2.324    RSTN_IBUF
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.028     2.352 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.352    p_1_out[0]
    SLICE_X85Y152        FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.745    -0.713    clk_cpu
    SLICE_X85Y152        FDRE                                         r  rst_count_reg[0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/exp_unit/csr/CSR_reg[9][3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.894ns  (logic 0.184ns (6.346%)  route 2.710ns (93.654%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.126     0.126 r  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          2.213     2.339    core/reg_EXE_MEM/SW_IBUF[0]
    SLICE_X55Y191        LUT5 (Prop_lut5_I3_O)        0.028     2.367 r  core/reg_EXE_MEM/CSR[9][3]_i_2/O
                         net (fo=1, routed)           0.497     2.864    core/reg_EXE_MEM/CSR[9][3]_i_2_n_0
    SLICE_X53Y211        LUT3 (Prop_lut3_I0_O)        0.030     2.894 r  core/reg_EXE_MEM/CSR[9][3]_i_1/O
                         net (fo=1, routed)           0.000     2.894    core/exp_unit/csr/CSR_reg[9][31]_1[3]
    SLICE_X53Y211        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.732     0.598    core/exp_unit/csr/debug_clk
    SLICE_X53Y211        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][3]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/exp_unit/csr/CSR_reg[9][4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.995ns  (logic 0.182ns (6.065%)  route 2.814ns (93.935%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.126     0.126 r  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          2.219     2.345    core/reg_EXE_MEM/SW_IBUF[0]
    SLICE_X54Y191        LUT5 (Prop_lut5_I3_O)        0.028     2.373 r  core/reg_EXE_MEM/CSR[9][4]_i_2/O
                         net (fo=1, routed)           0.594     2.967    core/reg_EXE_MEM/CSR[9][4]_i_2_n_0
    SLICE_X58Y209        LUT3 (Prop_lut3_I0_O)        0.028     2.995 r  core/reg_EXE_MEM/CSR[9][4]_i_1/O
                         net (fo=1, routed)           0.000     2.995    core/exp_unit/csr/CSR_reg[9][31]_1[4]
    SLICE_X58Y209        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.732     0.598    core/exp_unit/csr/debug_clk
    SLICE_X58Y209        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][4]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/exp_unit/csr/CSR_reg[9][2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.996ns  (logic 0.182ns (6.064%)  route 2.814ns (93.936%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.126     0.126 r  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          2.320     2.445    core/reg_EXE_MEM/SW_IBUF[0]
    SLICE_X56Y193        LUT5 (Prop_lut5_I3_O)        0.028     2.473 r  core/reg_EXE_MEM/CSR[9][2]_i_2/O
                         net (fo=1, routed)           0.495     2.968    core/reg_EXE_MEM/CSR[9][2]_i_2_n_0
    SLICE_X53Y211        LUT3 (Prop_lut3_I0_O)        0.028     2.996 r  core/reg_EXE_MEM/CSR[9][2]_i_1/O
                         net (fo=1, routed)           0.000     2.996    core/exp_unit/csr/CSR_reg[9][31]_1[2]
    SLICE_X53Y211        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.732     0.598    core/exp_unit/csr/debug_clk
    SLICE_X53Y211        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][2]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/exp_unit/csr/CSR_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.284ns  (logic 0.182ns (5.532%)  route 3.102ns (94.468%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.126     0.126 r  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          2.654     2.780    core/reg_EXE_MEM/SW_IBUF[0]
    SLICE_X45Y200        LUT5 (Prop_lut5_I3_O)        0.028     2.808 r  core/reg_EXE_MEM/CSR[9][0]_i_2/O
                         net (fo=1, routed)           0.448     3.256    core/reg_EXE_MEM/CSR[9][0]_i_2_n_0
    SLICE_X54Y213        LUT3 (Prop_lut3_I0_O)        0.028     3.284 r  core/reg_EXE_MEM/CSR[9][0]_i_1/O
                         net (fo=1, routed)           0.000     3.284    core/exp_unit/csr/CSR_reg[9][31]_1[0]
    SLICE_X54Y213        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.728     0.594    core/exp_unit/csr/debug_clk
    SLICE_X54Y213        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/exp_unit/csr/CSR_reg[9][1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.345ns  (logic 0.180ns (5.372%)  route 3.165ns (94.628%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.126     0.126 r  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          2.496     2.621    core/reg_EXE_MEM/SW_IBUF[0]
    SLICE_X42Y193        LUT5 (Prop_lut5_I3_O)        0.028     2.649 r  core/reg_EXE_MEM/CSR[9][1]_i_2/O
                         net (fo=1, routed)           0.669     3.319    core/reg_EXE_MEM/CSR[9][1]_i_2_n_0
    SLICE_X54Y213        LUT3 (Prop_lut3_I0_O)        0.026     3.345 r  core/reg_EXE_MEM/CSR[9][1]_i_1/O
                         net (fo=1, routed)           0.000     3.345    core/exp_unit/csr/CSR_reg[9][31]_1[1]
    SLICE_X54Y213        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.728     0.594    core/exp_unit/csr/debug_clk
    SLICE_X54Y213        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][1]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/exp_unit/csr/CSR_reg[9][10]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.346ns  (logic 0.182ns (5.430%)  route 3.164ns (94.570%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.126     0.126 r  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          2.567     2.692    core/reg_EXE_MEM/SW_IBUF[0]
    SLICE_X43Y199        LUT5 (Prop_lut5_I3_O)        0.028     2.720 r  core/reg_EXE_MEM/CSR[9][10]_i_2/O
                         net (fo=1, routed)           0.598     3.318    core/reg_EXE_MEM/CSR[9][10]_i_2_n_0
    SLICE_X60Y213        LUT3 (Prop_lut3_I0_O)        0.028     3.346 r  core/reg_EXE_MEM/CSR[9][10]_i_1/O
                         net (fo=1, routed)           0.000     3.346    core/exp_unit/csr/CSR_reg[9][31]_1[10]
    SLICE_X60Y213        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.728     0.594    core/exp_unit/csr/debug_clk
    SLICE_X60Y213        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][10]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/exp_unit/csr/CSR_reg[9][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.442ns  (logic 0.180ns (5.220%)  route 3.262ns (94.780%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.126     0.126 r  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          2.763     2.889    core/reg_EXE_MEM/SW_IBUF[0]
    SLICE_X44Y202        LUT5 (Prop_lut5_I3_O)        0.028     2.917 r  core/reg_EXE_MEM/CSR[9][5]_i_2/O
                         net (fo=1, routed)           0.499     3.416    core/reg_EXE_MEM/CSR[9][5]_i_2_n_0
    SLICE_X58Y209        LUT3 (Prop_lut3_I0_O)        0.026     3.442 r  core/reg_EXE_MEM/CSR[9][5]_i_1/O
                         net (fo=1, routed)           0.000     3.442    core/exp_unit/csr/CSR_reg[9][31]_1[5]
    SLICE_X58Y209        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.732     0.598    core/exp_unit/csr/debug_clk
    SLICE_X58Y209        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][5]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/REG_PC/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.445ns  (logic 0.182ns (5.273%)  route 3.264ns (94.727%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.126     0.126 r  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          3.119     3.244    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.028     3.272 r  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         0.145     3.417    core/redirectPC/RegWrite_cancel_exp
    SLICE_X53Y210        LUT5 (Prop_lut5_I4_O)        0.028     3.445 r  core/redirectPC/Q[26]_i_1/O
                         net (fo=1, routed)           0.000     3.445    core/REG_PC/D[26]
    SLICE_X53Y210        FDCE                                         r  core/REG_PC/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.732     0.598    core/REG_PC/debug_clk
    SLICE_X53Y210        FDCE                                         r  core/REG_PC/Q_reg[26]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.448ns  (logic 0.182ns (5.269%)  route 3.266ns (94.731%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF8                                               0.000     0.000 f  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    AF8                  IBUF (Prop_ibuf_I_O)         0.126     0.126 f  SW_IBUF[12]_inst/O
                         net (fo=34, routed)          3.119     3.244    core/reg_MEM_WB/SW_IBUF[0]
    SLICE_X50Y211        LUT6 (Prop_lut6_I5_O)        0.028     3.272 f  core/reg_MEM_WB/register[1][31]_i_3/O
                         net (fo=232, routed)         0.148     3.420    core/reg_ID_EX/RegWrite_cancel_exp
    SLICE_X50Y210        LUT4 (Prop_lut4_I3_O)        0.028     3.448 r  core/reg_ID_EX/IR_MEM[27]_i_1/O
                         net (fo=1, routed)           0.000     3.448    core/reg_EXE_MEM/p_0_in_0[21]
    SLICE_X50Y210        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.962    -0.497    BTN_SCAN/CLK_OUT4
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.035    -0.462 r  BTN_SCAN/data[126][7]_i_10/O
                         net (fo=1, routed)           0.298    -0.164    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.134 r  data_reg[126][7]_i_3/O
                         net (fo=2679, routed)        0.732     0.598    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y210        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[27]/C





