============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Sun Sep 15 17:08:31 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  5.741550s wall, 3.588023s user + 0.358802s system = 3.946825s CPU (68.7%)

RUN-1004 : used memory is 260 MB, reserved memory is 240 MB, peak memory is 260 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.921234s wall, 3.276021s user + 0.109201s system = 3.385222s CPU (86.3%)

RUN-1004 : used memory is 203 MB, reserved memory is 179 MB, peak memory is 267 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.695235s wall, 1.372809s user + 0.140401s system = 1.513210s CPU (89.3%)

RUN-1004 : used memory is 239 MB, reserved memory is 215 MB, peak memory is 267 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.608514s wall, 1.450809s user + 0.015600s system = 1.466409s CPU (91.2%)

RUN-1004 : used memory is 370 MB, reserved memory is 345 MB, peak memory is 370 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.51 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.652717s wall, 15.678100s user + 0.140401s system = 15.818501s CPU (84.8%)

RUN-1004 : used memory is 324 MB, reserved memory is 305 MB, peak memory is 438 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.005499s wall, 2.870418s user + 0.062400s system = 2.932819s CPU (97.6%)

RUN-1004 : used memory is 327 MB, reserved memory is 307 MB, peak memory is 438 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.463087s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (83.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 537907, overlap = 186.75
PHY-3002 : Step(2): len = 362203, overlap = 251.25
PHY-3002 : Step(3): len = 277323, overlap = 284.5
PHY-3002 : Step(4): len = 220404, overlap = 303.5
PHY-3002 : Step(5): len = 178922, overlap = 318.5
PHY-3002 : Step(6): len = 147480, overlap = 341.25
PHY-3002 : Step(7): len = 116952, overlap = 359.5
PHY-3002 : Step(8): len = 100884, overlap = 369.75
PHY-3002 : Step(9): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(10): len = 79342, overlap = 383.75
PHY-3002 : Step(11): len = 80318.8, overlap = 379.75
PHY-3002 : Step(12): len = 89145.5, overlap = 358.75
PHY-3002 : Step(13): len = 85723.3, overlap = 353.75
PHY-3002 : Step(14): len = 85948, overlap = 350.75
PHY-3002 : Step(15): len = 87313.6, overlap = 347.25
PHY-3002 : Step(16): len = 91965, overlap = 344
PHY-3002 : Step(17): len = 95315.4, overlap = 340.75
PHY-3002 : Step(18): len = 95085.5, overlap = 339.5
PHY-3002 : Step(19): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(20): len = 98057.2, overlap = 333.25
PHY-3002 : Step(21): len = 100165, overlap = 328.75
PHY-3002 : Step(22): len = 99626.9, overlap = 325.75
PHY-3002 : Step(23): len = 102655, overlap = 323.25
PHY-3002 : Step(24): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(25): len = 106366, overlap = 314.25
PHY-3002 : Step(26): len = 115660, overlap = 290.75
PHY-3002 : Step(27): len = 124793, overlap = 249.5
PHY-3002 : Step(28): len = 123627, overlap = 243.25
PHY-3002 : Step(29): len = 123948, overlap = 243.25
PHY-3002 : Step(30): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(31): len = 128460, overlap = 239.25
PHY-3002 : Step(32): len = 132864, overlap = 237
PHY-3002 : Step(33): len = 132306, overlap = 232.75
PHY-3002 : Step(34): len = 133940, overlap = 228
PHY-3002 : Step(35): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(36): len = 141443, overlap = 220.25
PHY-3002 : Step(37): len = 154395, overlap = 188
PHY-3002 : Step(38): len = 151510, overlap = 181
PHY-3002 : Step(39): len = 152025, overlap = 175.5
PHY-3002 : Step(40): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(41): len = 161162, overlap = 161
PHY-3002 : Step(42): len = 170594, overlap = 154
PHY-3002 : Step(43): len = 167754, overlap = 150.75
PHY-3002 : Step(44): len = 166472, overlap = 148.5
PHY-3002 : Step(45): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(46): len = 171735, overlap = 141.25
PHY-3002 : Step(47): len = 178322, overlap = 132
PHY-3002 : Step(48): len = 176536, overlap = 132.5
PHY-3002 : Step(49): len = 175847, overlap = 133
PHY-3002 : Step(50): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(51): len = 181508, overlap = 130.75
PHY-3002 : Step(52): len = 185304, overlap = 125.75
PHY-3002 : Step(53): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003559s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.397638s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (84.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.941372s wall, 0.670804s user + 0.000000s system = 0.670804s CPU (71.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(54): len = 182902, overlap = 134.75
PHY-3002 : Step(55): len = 179616, overlap = 130
PHY-3002 : Step(56): len = 176362, overlap = 140.5
PHY-3002 : Step(57): len = 172889, overlap = 148
PHY-3002 : Step(58): len = 169901, overlap = 160.75
PHY-3002 : Step(59): len = 166308, overlap = 170
PHY-3002 : Step(60): len = 162921, overlap = 176
PHY-3002 : Step(61): len = 160318, overlap = 185.25
PHY-3002 : Step(62): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(63): len = 168730, overlap = 162.25
PHY-3002 : Step(64): len = 175963, overlap = 152
PHY-3002 : Step(65): len = 175484, overlap = 147.75
PHY-3002 : Step(66): len = 175832, overlap = 146
PHY-3002 : Step(67): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(68): len = 184299, overlap = 125
PHY-3002 : Step(69): len = 189468, overlap = 118
PHY-3002 : Step(70): len = 190533, overlap = 117.5
PHY-3002 : Step(71): len = 191999, overlap = 119.75
PHY-3002 : Step(72): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(73): len = 198835, overlap = 115.25
PHY-3002 : Step(74): len = 202248, overlap = 115.75
PHY-3002 : Step(75): len = 203725, overlap = 118.75
PHY-3002 : Step(76): len = 204657, overlap = 120.5
PHY-3002 : Step(77): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(78): len = 210030, overlap = 120.5
PHY-3002 : Step(79): len = 212820, overlap = 117
PHY-3002 : Step(80): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.275867s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (92.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.287950s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (58.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(81): len = 216487, overlap = 191
PHY-3002 : Step(82): len = 214748, overlap = 170
PHY-3002 : Step(83): len = 210581, overlap = 162
PHY-3002 : Step(84): len = 203199, overlap = 169
PHY-3002 : Step(85): len = 195547, overlap = 185
PHY-3002 : Step(86): len = 189680, overlap = 189.75
PHY-3002 : Step(87): len = 184687, overlap = 192.75
PHY-3002 : Step(88): len = 180819, overlap = 198.5
PHY-3002 : Step(89): len = 177701, overlap = 201
PHY-3002 : Step(90): len = 175869, overlap = 209.25
PHY-3002 : Step(91): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(92): len = 182209, overlap = 196
PHY-3002 : Step(93): len = 186547, overlap = 185.5
PHY-3002 : Step(94): len = 189713, overlap = 178.25
PHY-3002 : Step(95): len = 190326, overlap = 175.25
PHY-3002 : Step(96): len = 190806, overlap = 176.5
PHY-3002 : Step(97): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(98): len = 197982, overlap = 168.75
PHY-3002 : Step(99): len = 201338, overlap = 156.5
PHY-3002 : Step(100): len = 205279, overlap = 157.75
PHY-3002 : Step(101): len = 207440, overlap = 153.5
PHY-3002 : Step(102): len = 208081, overlap = 153.75
PHY-3002 : Step(103): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(104): len = 213407, overlap = 147.5
PHY-3002 : Step(105): len = 214860, overlap = 145
PHY-3002 : Step(106): len = 218851, overlap = 142.25
PHY-3002 : Step(107): len = 219770, overlap = 137.5
PHY-3002 : Step(108): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(109): len = 223461, overlap = 134.5
PHY-3002 : Step(110): len = 224635, overlap = 131.75
PHY-3002 : Step(111): len = 226786, overlap = 130.75
PHY-3002 : Step(112): len = 227655, overlap = 130.25
PHY-3002 : Step(113): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(114): len = 230073, overlap = 126.25
PHY-3002 : Step(115): len = 231365, overlap = 125.75
PHY-3002 : Step(116): len = 232743, overlap = 123.25
PHY-3002 : Step(117): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(118): len = 234186, overlap = 122.5
PHY-3002 : Step(119): len = 235213, overlap = 124.5
PHY-3002 : Step(120): len = 236220, overlap = 126
PHY-3002 : Step(121): len = 236576, overlap = 124.25
PHY-3002 : Step(122): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.287043s wall, 0.124801s user + 0.187201s system = 0.312002s CPU (108.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.200067s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (97.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.113496s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (67.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(123): len = 239251, overlap = 114.25
PHY-3002 : Step(124): len = 234963, overlap = 113.25
PHY-3002 : Step(125): len = 228971, overlap = 123.75
PHY-3002 : Step(126): len = 225424, overlap = 128
PHY-3002 : Step(127): len = 222893, overlap = 132
PHY-3002 : Step(128): len = 220760, overlap = 136.75
PHY-3002 : Step(129): len = 219881, overlap = 137
PHY-3002 : Step(130): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(131): len = 222699, overlap = 133
PHY-3002 : Step(132): len = 223356, overlap = 131.5
PHY-3002 : Step(133): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(134): len = 227735, overlap = 126.5
PHY-3002 : Step(135): len = 228840, overlap = 122.75
PHY-3002 : Step(136): len = 229778, overlap = 122.75
PHY-3002 : Step(137): len = 230825, overlap = 121.5
PHY-3002 : Step(138): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(139): len = 232806, overlap = 119.25
PHY-3002 : Step(140): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.215892s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (93.9%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  32.992649s wall, 30.732197s user + 1.435209s system = 32.167406s CPU (97.5%)

RUN-1004 : used memory is 402 MB, reserved memory is 376 MB, peak memory is 438 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  3.990817s wall, 3.120020s user + 0.000000s system = 3.120020s CPU (78.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.961228s wall, 5.772037s user + 0.093601s system = 5.865638s CPU (98.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.143608s wall, 0.124801s user + 0.031200s system = 0.156001s CPU (108.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.877222s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (99.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.087263s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (107.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.007277s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (214.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.010340s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (301.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.011606s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (134.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.008188s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (381.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 32.374949s wall, 31.387401s user + 0.234002s system = 31.621403s CPU (97.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 22.321648s wall, 20.248930s user + 0.031200s system = 20.280130s CPU (90.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 9.674686s wall, 8.424054s user + 0.015600s system = 8.439654s CPU (87.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 6.072314s wall, 5.210433s user + 0.000000s system = 5.210433s CPU (85.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 1.973201s wall, 1.934412s user + 0.000000s system = 1.934412s CPU (98.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.755534s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (76.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.449740s wall, 2.340015s user + 0.000000s system = 2.340015s CPU (95.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.797441s wall, 3.166820s user + 0.000000s system = 3.166820s CPU (83.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 3.227025s wall, 3.010819s user + 0.000000s system = 3.010819s CPU (93.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 3.307794s wall, 3.088820s user + 0.000000s system = 3.088820s CPU (93.4%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 3.073990s wall, 2.932819s user + 0.000000s system = 2.932819s CPU (95.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 3.036202s wall, 2.964019s user + 0.015600s system = 2.979619s CPU (98.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 3.137600s wall, 3.042019s user + 0.000000s system = 3.042019s CPU (97.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 3.106044s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (95.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.076089s wall, 3.026419s user + 0.000000s system = 3.026419s CPU (98.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 3.090100s wall, 2.995219s user + 0.015600s system = 3.010819s CPU (97.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 4.144407s wall, 3.369622s user + 0.000000s system = 3.369622s CPU (81.3%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 5.760924s wall, 5.226033s user + 0.000000s system = 5.226033s CPU (90.7%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.315804s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (103.7%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  128.700478s wall, 118.404759s user + 0.483603s system = 118.888362s CPU (92.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  138.819320s wall, 127.452817s user + 0.592804s system = 128.045621s CPU (92.2%)

RUN-1004 : used memory is 528 MB, reserved memory is 500 MB, peak memory is 562 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.197961s wall, 2.854818s user + 0.171601s system = 3.026419s CPU (94.6%)

RUN-1004 : used memory is 528 MB, reserved memory is 500 MB, peak memory is 562 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  5.346788s wall, 4.430428s user + 0.062400s system = 4.492829s CPU (84.0%)

RUN-1004 : used memory is 580 MB, reserved memory is 552 MB, peak memory is 580 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.870861s wall, 20.233330s user + 0.031200s system = 20.264530s CPU (170.7%)

RUN-1004 : used memory is 602 MB, reserved memory is 577 MB, peak memory is 610 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.826360s wall, 1.310408s user + 0.358802s system = 1.669211s CPU (59.1%)

RUN-1004 : used memory is 680 MB, reserved memory is 691 MB, peak memory is 683 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  28.946686s wall, 2.012413s user + 0.124801s system = 2.137214s CPU (7.4%)

RUN-1004 : used memory is 667 MB, reserved memory is 693 MB, peak memory is 685 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  7.513041s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (1.5%)

RUN-1004 : used memory is 648 MB, reserved memory is 673 MB, peak memory is 685 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  40.170963s wall, 3.915625s user + 0.530403s system = 4.446028s CPU (11.1%)

RUN-1004 : used memory is 637 MB, reserved memory is 663 MB, peak memory is 685 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.112320s wall, 3.619223s user + 0.046800s system = 3.666024s CPU (89.1%)

RUN-1004 : used memory is 344 MB, reserved memory is 373 MB, peak memory is 685 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.952729s wall, 1.435209s user + 0.046800s system = 1.482009s CPU (75.9%)

RUN-1004 : used memory is 351 MB, reserved memory is 378 MB, peak memory is 685 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.633114s wall, 1.279208s user + 0.062400s system = 1.341609s CPU (82.2%)

RUN-1004 : used memory is 443 MB, reserved memory is 454 MB, peak memory is 685 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.76 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.994139s wall, 16.364505s user + 0.374402s system = 16.738907s CPU (88.1%)

RUN-1004 : used memory is 440 MB, reserved memory is 446 MB, peak memory is 685 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.913088s wall, 2.464816s user + 0.156001s system = 2.620817s CPU (90.0%)

RUN-1004 : used memory is 454 MB, reserved memory is 455 MB, peak memory is 685 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.768042s wall, 1.248008s user + 0.062400s system = 1.310408s CPU (74.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(141): len = 537907, overlap = 186.75
PHY-3002 : Step(142): len = 362203, overlap = 251.25
PHY-3002 : Step(143): len = 277323, overlap = 284.5
PHY-3002 : Step(144): len = 220404, overlap = 303.5
PHY-3002 : Step(145): len = 178922, overlap = 318.5
PHY-3002 : Step(146): len = 147480, overlap = 341.25
PHY-3002 : Step(147): len = 116952, overlap = 359.5
PHY-3002 : Step(148): len = 100884, overlap = 369.75
PHY-3002 : Step(149): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(150): len = 79342, overlap = 383.75
PHY-3002 : Step(151): len = 80318.8, overlap = 379.75
PHY-3002 : Step(152): len = 89145.5, overlap = 358.75
PHY-3002 : Step(153): len = 85723.3, overlap = 353.75
PHY-3002 : Step(154): len = 85948, overlap = 350.75
PHY-3002 : Step(155): len = 87313.6, overlap = 347.25
PHY-3002 : Step(156): len = 91965, overlap = 344
PHY-3002 : Step(157): len = 95315.4, overlap = 340.75
PHY-3002 : Step(158): len = 95085.5, overlap = 339.5
PHY-3002 : Step(159): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(160): len = 98057.2, overlap = 333.25
PHY-3002 : Step(161): len = 100165, overlap = 328.75
PHY-3002 : Step(162): len = 99626.9, overlap = 325.75
PHY-3002 : Step(163): len = 102655, overlap = 323.25
PHY-3002 : Step(164): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(165): len = 106366, overlap = 314.25
PHY-3002 : Step(166): len = 115660, overlap = 290.75
PHY-3002 : Step(167): len = 124793, overlap = 249.5
PHY-3002 : Step(168): len = 123627, overlap = 243.25
PHY-3002 : Step(169): len = 123948, overlap = 243.25
PHY-3002 : Step(170): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(171): len = 128460, overlap = 239.25
PHY-3002 : Step(172): len = 132864, overlap = 237
PHY-3002 : Step(173): len = 132306, overlap = 232.75
PHY-3002 : Step(174): len = 133940, overlap = 228
PHY-3002 : Step(175): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(176): len = 141443, overlap = 220.25
PHY-3002 : Step(177): len = 154395, overlap = 188
PHY-3002 : Step(178): len = 151510, overlap = 181
PHY-3002 : Step(179): len = 152025, overlap = 175.5
PHY-3002 : Step(180): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(181): len = 161162, overlap = 161
PHY-3002 : Step(182): len = 170594, overlap = 154
PHY-3002 : Step(183): len = 167754, overlap = 150.75
PHY-3002 : Step(184): len = 166472, overlap = 148.5
PHY-3002 : Step(185): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(186): len = 171735, overlap = 141.25
PHY-3002 : Step(187): len = 178322, overlap = 132
PHY-3002 : Step(188): len = 176536, overlap = 132.5
PHY-3002 : Step(189): len = 175847, overlap = 133
PHY-3002 : Step(190): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(191): len = 181508, overlap = 130.75
PHY-3002 : Step(192): len = 185304, overlap = 125.75
PHY-3002 : Step(193): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005304s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.336749s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (93.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.850664s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (82.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(194): len = 182902, overlap = 134.75
PHY-3002 : Step(195): len = 179616, overlap = 130
PHY-3002 : Step(196): len = 176362, overlap = 140.5
PHY-3002 : Step(197): len = 172889, overlap = 148
PHY-3002 : Step(198): len = 169901, overlap = 160.75
PHY-3002 : Step(199): len = 166308, overlap = 170
PHY-3002 : Step(200): len = 162921, overlap = 176
PHY-3002 : Step(201): len = 160318, overlap = 185.25
PHY-3002 : Step(202): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(203): len = 168730, overlap = 162.25
PHY-3002 : Step(204): len = 175963, overlap = 152
PHY-3002 : Step(205): len = 175484, overlap = 147.75
PHY-3002 : Step(206): len = 175832, overlap = 146
PHY-3002 : Step(207): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(208): len = 184299, overlap = 125
PHY-3002 : Step(209): len = 189468, overlap = 118
PHY-3002 : Step(210): len = 190533, overlap = 117.5
PHY-3002 : Step(211): len = 191999, overlap = 119.75
PHY-3002 : Step(212): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(213): len = 198835, overlap = 115.25
PHY-3002 : Step(214): len = 202248, overlap = 115.75
PHY-3002 : Step(215): len = 203725, overlap = 118.75
PHY-3002 : Step(216): len = 204657, overlap = 120.5
PHY-3002 : Step(217): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(218): len = 210030, overlap = 120.5
PHY-3002 : Step(219): len = 212820, overlap = 117
PHY-3002 : Step(220): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.916486s wall, 1.326008s user + 0.015600s system = 1.341609s CPU (70.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.845834s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (81.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(221): len = 216487, overlap = 191
PHY-3002 : Step(222): len = 214748, overlap = 170
PHY-3002 : Step(223): len = 210581, overlap = 162
PHY-3002 : Step(224): len = 203199, overlap = 169
PHY-3002 : Step(225): len = 195547, overlap = 185
PHY-3002 : Step(226): len = 189680, overlap = 189.75
PHY-3002 : Step(227): len = 184687, overlap = 192.75
PHY-3002 : Step(228): len = 180819, overlap = 198.5
PHY-3002 : Step(229): len = 177701, overlap = 201
PHY-3002 : Step(230): len = 175869, overlap = 209.25
PHY-3002 : Step(231): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(232): len = 182209, overlap = 196
PHY-3002 : Step(233): len = 186547, overlap = 185.5
PHY-3002 : Step(234): len = 189713, overlap = 178.25
PHY-3002 : Step(235): len = 190326, overlap = 175.25
PHY-3002 : Step(236): len = 190806, overlap = 176.5
PHY-3002 : Step(237): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(238): len = 197982, overlap = 168.75
PHY-3002 : Step(239): len = 201338, overlap = 156.5
PHY-3002 : Step(240): len = 205279, overlap = 157.75
PHY-3002 : Step(241): len = 207440, overlap = 153.5
PHY-3002 : Step(242): len = 208081, overlap = 153.75
PHY-3002 : Step(243): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(244): len = 213407, overlap = 147.5
PHY-3002 : Step(245): len = 214860, overlap = 145
PHY-3002 : Step(246): len = 218851, overlap = 142.25
PHY-3002 : Step(247): len = 219770, overlap = 137.5
PHY-3002 : Step(248): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(249): len = 223461, overlap = 134.5
PHY-3002 : Step(250): len = 224635, overlap = 131.75
PHY-3002 : Step(251): len = 226786, overlap = 130.75
PHY-3002 : Step(252): len = 227655, overlap = 130.25
PHY-3002 : Step(253): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(254): len = 230073, overlap = 126.25
PHY-3002 : Step(255): len = 231365, overlap = 125.75
PHY-3002 : Step(256): len = 232743, overlap = 123.25
PHY-3002 : Step(257): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(258): len = 234186, overlap = 122.5
PHY-3002 : Step(259): len = 235213, overlap = 124.5
PHY-3002 : Step(260): len = 236220, overlap = 126
PHY-3002 : Step(261): len = 236576, overlap = 124.25
PHY-3002 : Step(262): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.320196s wall, 0.202801s user + 0.140401s system = 0.343202s CPU (107.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.867383s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (61.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.884012s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (88.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(263): len = 239251, overlap = 114.25
PHY-3002 : Step(264): len = 234963, overlap = 113.25
PHY-3002 : Step(265): len = 228971, overlap = 123.75
PHY-3002 : Step(266): len = 225424, overlap = 128
PHY-3002 : Step(267): len = 222893, overlap = 132
PHY-3002 : Step(268): len = 220760, overlap = 136.75
PHY-3002 : Step(269): len = 219881, overlap = 137
PHY-3002 : Step(270): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(271): len = 222699, overlap = 133
PHY-3002 : Step(272): len = 223356, overlap = 131.5
PHY-3002 : Step(273): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(274): len = 227735, overlap = 126.5
PHY-3002 : Step(275): len = 228840, overlap = 122.75
PHY-3002 : Step(276): len = 229778, overlap = 122.75
PHY-3002 : Step(277): len = 230825, overlap = 121.5
PHY-3002 : Step(278): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(279): len = 232806, overlap = 119.25
PHY-3002 : Step(280): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.243045s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (96.3%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  32.920600s wall, 31.418601s user + 1.591210s system = 33.009812s CPU (100.3%)

RUN-1004 : used memory is 485 MB, reserved memory is 522 MB, peak memory is 685 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  4.310087s wall, 3.354021s user + 0.000000s system = 3.354021s CPU (77.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.648329s wall, 5.943638s user + 0.031200s system = 5.974838s CPU (89.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.140932s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.950590s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (100.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.084816s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (92.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008558s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (182.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.011255s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (138.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.009879s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (157.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.009025s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (172.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 32.595611s wall, 33.243813s user + 0.109201s system = 33.353014s CPU (102.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 23.432059s wall, 21.762139s user + 0.015600s system = 21.777740s CPU (92.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 9.621403s wall, 8.642455s user + 0.000000s system = 8.642455s CPU (89.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 5.610649s wall, 5.226033s user + 0.000000s system = 5.226033s CPU (93.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 2.149316s wall, 2.043613s user + 0.000000s system = 2.043613s CPU (95.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.481047s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (94.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.483415s wall, 2.433616s user + 0.000000s system = 2.433616s CPU (98.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.547424s wall, 3.229221s user + 0.000000s system = 3.229221s CPU (91.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 3.179246s wall, 2.823618s user + 0.000000s system = 2.823618s CPU (88.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 3.144924s wall, 2.917219s user + 0.000000s system = 2.917219s CPU (92.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 3.074476s wall, 2.839218s user + 0.000000s system = 2.839218s CPU (92.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 3.222870s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (92.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 3.005543s wall, 2.870418s user + 0.000000s system = 2.870418s CPU (95.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 3.145961s wall, 2.886019s user + 0.000000s system = 2.886019s CPU (91.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.065110s wall, 2.558416s user + 0.015600s system = 2.574016s CPU (84.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 3.134025s wall, 2.932819s user + 0.000000s system = 2.932819s CPU (93.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 3.962517s wall, 3.603623s user + 0.000000s system = 3.603623s CPU (90.9%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 5.870953s wall, 5.148033s user + 0.000000s system = 5.148033s CPU (87.7%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.330516s wall, 0.327602s user + 0.031200s system = 0.358802s CPU (108.6%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  125.364835s wall, 118.763561s user + 0.280802s system = 119.044363s CPU (95.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  136.508467s wall, 128.217222s user + 0.343202s system = 128.560424s CPU (94.2%)

RUN-1004 : used memory is 572 MB, reserved memory is 591 MB, peak memory is 685 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.529641s wall, 2.730018s user + 0.156001s system = 2.886019s CPU (81.8%)

RUN-1004 : used memory is 572 MB, reserved memory is 591 MB, peak memory is 685 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.867066s wall, 3.931225s user + 0.031200s system = 3.962425s CPU (81.4%)

RUN-1004 : used memory is 613 MB, reserved memory is 632 MB, peak memory is 685 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.801210s wall, 20.217730s user + 0.078001s system = 20.295730s CPU (137.1%)

RUN-1004 : used memory is 645 MB, reserved memory is 656 MB, peak memory is 685 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  3.053458s wall, 1.279208s user + 0.062400s system = 1.341609s CPU (43.9%)

RUN-1004 : used memory is 742 MB, reserved memory is 759 MB, peak memory is 745 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.055610s wall, 1.981213s user + 0.171601s system = 2.152814s CPU (8.0%)

RUN-1004 : used memory is 687 MB, reserved memory is 761 MB, peak memory is 745 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.886516s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (2.5%)

RUN-1004 : used memory is 677 MB, reserved memory is 751 MB, peak memory is 745 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  38.312960s wall, 3.884425s user + 0.296402s system = 4.180827s CPU (10.9%)

RUN-1004 : used memory is 667 MB, reserved memory is 741 MB, peak memory is 745 MB
GUI-1001 : Download success!
