/filespace/r/rcastle/git/ECE552/decode7to128.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/decode7to128.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module decoder7to128

Top level modules:
	decoder7to128

} {} {}} /filespace/r/rcastle/git/ECE552/ID_EX_flop.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/ID_EX_flop.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module id_ex_flop

Top level modules:
	id_ex_flop

} {} {}} /filespace/r/rcastle/git/ECE552/PC_control_br.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/PC_control_br.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module PC_control_br

Top level modules:
	PC_control_br

} {} {}} /filespace/r/rcastle/git/ECE552/dff_4_bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/dff_4_bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module dff_4bit

Top level modules:
	dff_4bit

} {} {}} /filespace/r/rcastle/git/ECE552/CLA_8bit.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/CLA_8bit.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module CLA_8bit

Top level modules:
	CLA_8bit

} {} {}} /filespace/r/rcastle/git/ECE552/D-Flip-Flop.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/D-Flip-Flop.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module dff

Top level modules:
	dff

} {} {}} /filespace/r/rcastle/git/ECE552/BitCell.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/BitCell.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module BitCell

Top level modules:
	BitCell

} {} {}} /filespace/r/rcastle/git/ECE552/cache.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/cache.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module cache
-- Compiling module adder_4bit_safe

Top level modules:
	cache

} {} {}} /filespace/r/rcastle/git/ECE552/PSA_16bit.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/PSA_16bit.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module PSA_16bit

Top level modules:
	PSA_16bit

} {} {}} /filespace/r/rcastle/git/ECE552/Shifter.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/Shifter.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module Shifter

Top level modules:
	Shifter

} {} {}} /filespace/r/rcastle/git/ECE552/project-phase3-testbench.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/project-phase3-testbench.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module cpu_ptb

Top level modules:
	cpu_ptb

} {} {}} /filespace/r/rcastle/git/ECE552/WriteDecoder_4_16.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/WriteDecoder_4_16.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module WriteDecoder_4_16

Top level modules:
	WriteDecoder_4_16

} {} {}} /filespace/r/rcastle/git/ECE552/flag_register.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/flag_register.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module flag_register

Top level modules:
	flag_register

} {} {}} /filespace/r/rcastle/git/ECE552/MEM_WB_flop.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/MEM_WB_flop.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module mem_wb_flop

Top level modules:
	mem_wb_flop

} {} {}} /filespace/r/rcastle/git/ECE552/PC_control_b.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/PC_control_b.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module PC_control_b

Top level modules:
	PC_control_b

} {} {}} /filespace/r/rcastle/git/ECE552/decode6to64.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/decode6to64.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module decoder6to64

Top level modules:
	decoder6to64

} {} {}} /filespace/r/rcastle/git/ECE552/Hazard_Detection.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/Hazard_Detection.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module hazard_detection

Top level modules:
	hazard_detection

} {} {}} /filespace/r/rcastle/git/ECE552/RegisterFile.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/RegisterFile.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} /filespace/r/rcastle/git/ECE552/Register.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/Register.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module Register

Top level modules:
	Register

} {} {}} /filespace/r/rcastle/git/ECE552/CLA_16bit.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/CLA_16bit.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module CLA_16bit

Top level modules:
	CLA_16bit

} {} {}} /filespace/r/rcastle/git/ECE552/adder_3_bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/adder_3_bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module adder_3_bit

Top level modules:
	adder_3_bit

} {} {}} /filespace/r/rcastle/git/ECE552/memory.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/memory.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module memory1c

Top level modules:
	memory1c

} {} {}} /filespace/r/rcastle/git/ECE552/full_adder_1bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/full_adder_1bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module full_adder_1bit

Top level modules:
	full_adder_1bit

} {} {}} /filespace/r/rcastle/git/ECE552/DataArray.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/DataArray.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module DataArray
-- Compiling module Block
-- Compiling module DWord
-- Compiling module DCell

Top level modules:
	DataArray

} {} {}} /filespace/r/rcastle/git/ECE552/PFA.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/PFA.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module PFA

Top level modules:
	PFA

} {} {}} /filespace/r/rcastle/git/ECE552/dff_32_bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/dff_32_bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module dff_32bit

Top level modules:
	dff_32bit

} {} {}} /filespace/r/rcastle/git/ECE552/ALU.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/ALU.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} /filespace/r/rcastle/git/ECE552/decode3to8.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/decode3to8.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module decoder3to8

Top level modules:
	decoder3to8

} {} {}} /filespace/r/rcastle/git/ECE552/D-Flip-Flop_3_Bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/D-Flip-Flop_3_Bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module dff_3bit

Top level modules:
	dff_3bit

} {} {}} /filespace/r/rcastle/git/ECE552/EX_MEM_flop.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/EX_MEM_flop.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module ex_mem_flop

Top level modules:
	ex_mem_flop

} {} {}} /filespace/r/rcastle/git/ECE552/ForwardingUnit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/ForwardingUnit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module forward

Top level modules:
	forward

} {} {}} /filespace/r/rcastle/git/ECE552/Testbenches/project-phase2-testbench.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/Testbenches/project-phase2-testbench.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module cpu_ptb2

Top level modules:
	cpu_ptb2

} {} {}} /filespace/r/rcastle/git/ECE552/multicycle_memory.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/multicycle_memory.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module memory4c

Top level modules:
	memory4c

} {} {}} /filespace/r/rcastle/git/ECE552/CLA_16bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/CLA_16bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module CLA_16bit

Top level modules:
	CLA_16bit

} {} {}} /filespace/r/rcastle/git/ECE552/CLA_4bit.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/CLA_4bit.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module CLA_4bit

Top level modules:
	CLA_4bit

} {} {}} /filespace/r/rcastle/git/ECE552/addsub_4bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/addsub_4bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module addsub_4bit

Top level modules:
	addsub_4bit

} {} {}} /filespace/r/rcastle/git/ECE552/ReadDecoder_4_16.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/ReadDecoder_4_16.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module ReadDecoder_4_16

Top level modules:
	ReadDecoder_4_16

} {} {}} /filespace/r/rcastle/git/ECE552/CLA_8bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/CLA_8bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module CLA_8bit

Top level modules:
	CLA_8bit

} {} {}} /filespace/r/rcastle/git/ECE552/dff_16_bit.sv {1 {vlog -work work -sv -stats=none /filespace/r/rcastle/git/ECE552/dff_16_bit.sv
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module dff_16bit

Top level modules:
	dff_16bit

} {} {}} /filespace/r/rcastle/git/ECE552/Rotator_16bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/Rotator_16bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module Rotator

Top level modules:
	Rotator

} {} {}} /filespace/r/rcastle/git/ECE552/RED_16bit.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/RED_16bit.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module RED_16bit

Top level modules:
	RED_16bit

} {} {}} /filespace/r/rcastle/git/ECE552/MetaDataArray.v {1 {vlog -work work -stats=none /filespace/r/rcastle/git/ECE552/MetaDataArray.v
Model Technology ModelSim DE vlog 2019.2 Compiler 2019.04 Apr 16 2019
-- Compiling module MetaDataArray
-- Compiling module MBlock
-- Compiling module MCell

Top level modules:
	MetaDataArray

} {} {}}
