Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/benjamin/Documents/notes/DSDII/lab2/ise/lab2tb_isim_beh.exe -prj /home/benjamin/Documents/notes/DSDII/lab2/ise/lab2tb_beh.prj work.lab2tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/so_eddgy.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/mux.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/decoder.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/lab2tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97020 KB
Fuse CPU Usage: 1400 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package math_real
Compiling package so_eddgy
Compiling architecture dataflow of entity decoder [\decoder(8)\]
Compiling architecture dataflow of entity mux [\mux(8)\]
Compiling architecture behavior of entity lab2tb
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable /home/benjamin/Documents/notes/DSDII/lab2/ise/lab2tb_isim_beh.exe
Fuse Memory Usage: 672936 KB
Fuse CPU Usage: 1540 ms
GCC CPU Usage: 2350 ms
