// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module KeccakWidth1600_Spon_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        instance_state_address0,
        instance_state_ce0,
        instance_state_we0,
        instance_state_d0,
        instance_state_q0,
        data_address0,
        data_ce0,
        data_we0,
        data_d0,
        dataByteLen
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_pp1_stage0 = 22'd256;
parameter    ap_ST_fsm_pp1_stage1 = 22'd512;
parameter    ap_ST_fsm_pp1_stage2 = 22'd1024;
parameter    ap_ST_fsm_state13 = 22'd2048;
parameter    ap_ST_fsm_state14 = 22'd4096;
parameter    ap_ST_fsm_state15 = 22'd8192;
parameter    ap_ST_fsm_state16 = 22'd16384;
parameter    ap_ST_fsm_state17 = 22'd32768;
parameter    ap_ST_fsm_state18 = 22'd65536;
parameter    ap_ST_fsm_pp2_stage0 = 22'd131072;
parameter    ap_ST_fsm_state22 = 22'd262144;
parameter    ap_ST_fsm_state23 = 22'd524288;
parameter    ap_ST_fsm_state24 = 22'd1048576;
parameter    ap_ST_fsm_state25 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] instance_state_address0;
output   instance_state_ce0;
output   instance_state_we0;
output  [7:0] instance_state_d0;
input  [7:0] instance_state_q0;
output  [8:0] data_address0;
output   data_ce0;
output   data_we0;
output  [7:0] data_d0;
input  [7:0] dataByteLen;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] instance_state_address0;
reg instance_state_ce0;
reg instance_state_we0;
reg data_ce0;
reg data_we0;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] KeccakRhoOffsets_address0;
reg    KeccakRhoOffsets_ce0;
wire   [5:0] KeccakRhoOffsets_q0;
wire   [4:0] KeccakRoundConstants_address0;
reg    KeccakRoundConstants_ce0;
wire   [63:0] KeccakRoundConstants_q0;
reg   [4:0] indvar_flatten_reg_291;
reg   [2:0] x_0_i_reg_302;
reg   [2:0] y_0_i_reg_314;
reg   [7:0] indvar_flatten7_reg_325;
reg   [4:0] i_0_i2_reg_336;
reg   [3:0] j_0_i5_reg_347;
wire   [32:0] zext_ln304_fu_401_p1;
reg   [32:0] zext_ln304_reg_904;
wire   [31:0] zext_ln322_fu_405_p1;
reg   [31:0] zext_ln322_reg_909;
wire   [8:0] trunc_ln304_fu_414_p1;
reg   [8:0] trunc_ln304_reg_917;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln304_fu_409_p2;
wire   [0:0] icmp_ln305_fu_418_p2;
reg   [0:0] icmp_ln305_reg_922;
wire   [0:0] icmp_ln269_fu_424_p2;
wire    ap_CS_fsm_state3;
wire   [4:0] i_27_fu_430_p2;
reg   [4:0] i_27_reg_930;
reg   [4:0] stateAsWords_addr_7_reg_935;
wire   [7:0] shl_ln_fu_441_p3;
reg   [7:0] shl_ln_reg_940;
wire   [3:0] j_fu_455_p2;
reg   [3:0] j_reg_948;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln271_fu_449_p2;
wire   [0:0] icmp_ln293_fu_508_p2;
wire    ap_CS_fsm_state7;
wire   [4:0] i_29_fu_514_p2;
reg   [4:0] i_29_reg_962;
wire   [0:0] icmp_ln352_fu_520_p2;
reg   [0:0] icmp_ln352_reg_967;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state9_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [4:0] add_ln352_fu_526_p2;
reg   [4:0] add_ln352_reg_971;
reg    ap_enable_reg_pp1_iter0;
wire   [2:0] x_fu_532_p2;
reg   [2:0] x_reg_976;
wire   [0:0] icmp_ln352_2_fu_538_p2;
reg   [0:0] icmp_ln352_2_reg_981;
wire   [2:0] select_ln353_9_fu_544_p3;
reg   [2:0] select_ln353_9_reg_986;
wire   [2:0] select_ln353_10_fu_552_p3;
reg   [2:0] select_ln353_10_reg_994;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state10_pp1_stage1_iter0;
wire    ap_block_pp1_stage1_11001;
wire   [0:0] icmp_ln353_fu_633_p2;
reg   [0:0] icmp_ln353_reg_1004;
reg   [4:0] stateAsWords_addr_9_reg_1009;
wire   [63:0] select_ln353_fu_675_p3;
reg   [63:0] select_ln353_reg_1015;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state11_pp1_stage2_iter0;
wire    ap_block_pp1_stage2_11001;
wire   [2:0] y_fu_682_p2;
reg   [2:0] y_reg_1020;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln280_fu_699_p2;
reg   [0:0] icmp_ln280_reg_1030;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state19_pp2_stage0_iter0;
wire    ap_block_state20_pp2_stage0_iter1;
wire    ap_block_state21_pp2_stage0_iter2;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln280_reg_1030_pp2_iter1_reg;
wire   [7:0] add_ln280_fu_705_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [3:0] select_ln280_fu_723_p3;
reg   [3:0] select_ln280_reg_1039;
reg   [3:0] select_ln280_reg_1039_pp2_iter1_reg;
wire   [4:0] select_ln280_4_fu_731_p3;
reg   [4:0] select_ln280_4_reg_1044;
reg   [4:0] select_ln280_4_reg_1044_pp2_iter1_reg;
wire   [2:0] trunc_ln282_fu_744_p1;
reg   [2:0] trunc_ln282_reg_1055;
wire   [3:0] j_11_fu_748_p2;
wire   [7:0] trunc_ln282_4_fu_771_p1;
reg   [7:0] trunc_ln282_4_reg_1065;
wire   [31:0] partialBlock_fu_800_p2;
reg   [31:0] partialBlock_reg_1070;
wire    ap_CS_fsm_state22;
wire   [31:0] partialBlock_29_fu_822_p3;
reg   [31:0] partialBlock_29_reg_1076;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln325_fu_829_p1;
reg   [63:0] zext_ln325_reg_1082;
wire   [32:0] i_fu_837_p2;
reg   [32:0] i_reg_1087;
wire   [31:0] loop_fu_848_p2;
reg   [31:0] loop_reg_1095;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln393_fu_843_p2;
wire   [8:0] add_ln394_2_fu_869_p2;
reg   [8:0] add_ln394_2_reg_1105;
wire   [31:0] add_ln332_fu_874_p2;
wire   [63:0] add_ln331_fu_879_p2;
wire    ap_CS_fsm_state8;
wire    grp_theta_fu_387_ap_ready;
wire    grp_theta_fu_387_ap_done;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state19;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg   [4:0] stateAsWords_address0;
reg    stateAsWords_ce0;
reg    stateAsWords_we0;
reg   [63:0] stateAsWords_d0;
wire   [63:0] stateAsWords_q0;
reg   [4:0] stateAsWords_address1;
reg    stateAsWords_ce1;
reg    stateAsWords_we1;
reg   [63:0] stateAsWords_d1;
wire   [63:0] stateAsWords_q1;
wire    grp_pi_fu_382_ap_start;
wire    grp_pi_fu_382_ap_done;
wire    grp_pi_fu_382_ap_idle;
wire    grp_pi_fu_382_ap_ready;
wire   [4:0] grp_pi_fu_382_A_address0;
wire    grp_pi_fu_382_A_ce0;
wire    grp_pi_fu_382_A_we0;
wire   [63:0] grp_pi_fu_382_A_d0;
wire   [4:0] grp_pi_fu_382_A_address1;
wire    grp_pi_fu_382_A_ce1;
wire    grp_pi_fu_382_A_we1;
wire   [63:0] grp_pi_fu_382_A_d1;
wire    grp_theta_fu_387_ap_start;
wire    grp_theta_fu_387_ap_idle;
wire   [4:0] grp_theta_fu_387_A_address0;
wire    grp_theta_fu_387_A_ce0;
wire   [4:0] grp_theta_fu_387_A_address1;
wire    grp_theta_fu_387_A_ce1;
wire    grp_theta_fu_387_A_we1;
wire   [63:0] grp_theta_fu_387_A_d1;
wire    grp_chi_fu_392_ap_start;
wire    grp_chi_fu_392_ap_done;
wire    grp_chi_fu_392_ap_idle;
wire    grp_chi_fu_392_ap_ready;
wire   [4:0] grp_chi_fu_392_A_address0;
wire    grp_chi_fu_392_A_ce0;
wire   [4:0] grp_chi_fu_392_A_address1;
wire    grp_chi_fu_392_A_ce1;
wire    grp_chi_fu_392_A_we1;
wire   [63:0] grp_chi_fu_392_A_d1;
reg   [31:0] instance_byteIOIndex_1_reg_220;
reg   [32:0] i_0_reg_232;
reg   [63:0] curData_0_idx_reg_244;
reg   [4:0] i_0_i_reg_256;
wire    ap_CS_fsm_state6;
reg   [3:0] j_0_i_reg_267;
wire    ap_CS_fsm_state5;
reg   [4:0] indexRound_assign_reg_279;
wire    ap_CS_fsm_state18;
reg   [4:0] ap_phi_mux_indvar_flatten_phi_fu_295_p4;
wire    ap_block_pp1_stage0;
reg   [2:0] ap_phi_mux_x_0_i_phi_fu_306_p4;
reg   [2:0] ap_phi_mux_y_0_i_phi_fu_318_p4;
reg   [4:0] ap_phi_mux_i_0_i2_phi_fu_340_p4;
wire    ap_block_pp2_stage0;
reg   [31:0] offset_assign_reg_358;
reg   [31:0] loop_0_i11_reg_371;
wire    ap_CS_fsm_state25;
reg    grp_pi_fu_382_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_theta_fu_387_ap_start_reg;
reg    grp_chi_fu_392_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln270_fu_436_p1;
wire   [63:0] zext_ln272_fu_470_p1;
wire   [63:0] zext_ln353_11_fu_627_p1;
wire    ap_block_pp1_stage1;
wire   [63:0] zext_ln382_fu_687_p1;
wire   [63:0] zext_ln280_fu_739_p1;
wire   [63:0] zext_ln282_4_fu_791_p1;
wire   [63:0] zext_ln394_fu_860_p1;
wire  signed [63:0] sext_ln394_fu_893_p1;
wire   [63:0] or_ln272_fu_501_p2;
wire   [63:0] xor_ln382_fu_692_p2;
wire  signed [8:0] dataByteLen_cast_fu_397_p1;
wire   [7:0] zext_ln271_fu_461_p1;
wire   [7:0] add_ln272_fu_465_p2;
wire   [2:0] trunc_ln272_fu_479_p1;
wire   [5:0] shl_ln272_5_fu_483_p3;
wire   [63:0] zext_ln272_5_fu_475_p1;
wire   [63:0] zext_ln272_6_fu_491_p1;
wire   [63:0] shl_ln272_fu_495_p2;
wire   [0:0] icmp_ln353_5_fu_558_p2;
wire   [2:0] add_ln353_6_fu_564_p2;
wire   [2:0] select_ln353_11_fu_570_p3;
wire   [0:0] icmp_ln353_6_fu_582_p2;
wire   [2:0] add_ln353_7_fu_587_p2;
wire   [2:0] select_ln353_12_fu_592_p3;
wire   [3:0] zext_ln353_fu_578_p1;
wire   [3:0] zext_ln353_8_fu_599_p1;
wire   [3:0] add_ln353_fu_611_p2;
wire   [4:0] shl_ln4_fu_603_p3;
wire   [4:0] zext_ln353_10_fu_617_p1;
wire   [4:0] add_ln353_2_fu_621_p2;
wire    ap_block_pp1_stage2;
wire   [63:0] zext_ln353_13_fu_643_p1;
wire   [6:0] zext_ln353_12_fu_639_p1;
wire   [6:0] sub_ln353_fu_653_p2;
wire   [63:0] zext_ln353_14_fu_659_p1;
wire   [63:0] lshr_ln353_fu_663_p2;
wire   [63:0] shl_ln353_fu_647_p2;
wire   [63:0] xor_ln353_fu_669_p2;
wire   [0:0] icmp_ln281_fu_717_p2;
wire   [4:0] i_28_fu_711_p2;
wire   [5:0] shl_ln282_3_fu_754_p3;
wire   [63:0] zext_ln282_fu_761_p1;
wire   [63:0] lshr_ln282_fu_765_p2;
wire   [7:0] zext_ln281_fu_782_p1;
wire   [7:0] shl_ln282_mid2_fu_775_p3;
wire   [7:0] add_ln282_fu_785_p2;
wire   [31:0] trunc_ln322_fu_796_p1;
wire   [31:0] add_ln323_fu_805_p2;
wire   [0:0] icmp_ln323_fu_810_p2;
wire   [31:0] partialBlock_28_fu_816_p2;
wire   [32:0] zext_ln325_2_fu_833_p1;
wire   [31:0] add_ln394_fu_854_p2;
wire   [8:0] trunc_ln394_fu_865_p1;
wire   [9:0] zext_ln394_8_fu_884_p1;
wire   [9:0] add_ln394_6_fu_887_p2;
reg   [21:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 grp_pi_fu_382_ap_start_reg = 1'b0;
#0 grp_theta_fu_387_ap_start_reg = 1'b0;
#0 grp_chi_fu_392_ap_start_reg = 1'b0;
end

KeccakP1600OnWordeOg #(
    .DataWidth( 6 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
KeccakRhoOffsets_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(KeccakRhoOffsets_address0),
    .ce0(KeccakRhoOffsets_ce0),
    .q0(KeccakRhoOffsets_q0)
);

KeccakP1600OnWordfYi #(
    .DataWidth( 64 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
KeccakRoundConstants_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(KeccakRoundConstants_address0),
    .ce0(KeccakRoundConstants_ce0),
    .q0(KeccakRoundConstants_q0)
);

pi_tempA #(
    .DataWidth( 64 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
stateAsWords_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stateAsWords_address0),
    .ce0(stateAsWords_ce0),
    .we0(stateAsWords_we0),
    .d0(stateAsWords_d0),
    .q0(stateAsWords_q0),
    .address1(stateAsWords_address1),
    .ce1(stateAsWords_ce1),
    .we1(stateAsWords_we1),
    .d1(stateAsWords_d1),
    .q1(stateAsWords_q1)
);

pi grp_pi_fu_382(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pi_fu_382_ap_start),
    .ap_done(grp_pi_fu_382_ap_done),
    .ap_idle(grp_pi_fu_382_ap_idle),
    .ap_ready(grp_pi_fu_382_ap_ready),
    .A_address0(grp_pi_fu_382_A_address0),
    .A_ce0(grp_pi_fu_382_A_ce0),
    .A_we0(grp_pi_fu_382_A_we0),
    .A_d0(grp_pi_fu_382_A_d0),
    .A_q0(stateAsWords_q0),
    .A_address1(grp_pi_fu_382_A_address1),
    .A_ce1(grp_pi_fu_382_A_ce1),
    .A_we1(grp_pi_fu_382_A_we1),
    .A_d1(grp_pi_fu_382_A_d1),
    .A_q1(stateAsWords_q1)
);

theta grp_theta_fu_387(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_theta_fu_387_ap_start),
    .ap_done(grp_theta_fu_387_ap_done),
    .ap_idle(grp_theta_fu_387_ap_idle),
    .ap_ready(grp_theta_fu_387_ap_ready),
    .A_address0(grp_theta_fu_387_A_address0),
    .A_ce0(grp_theta_fu_387_A_ce0),
    .A_q0(stateAsWords_q0),
    .A_address1(grp_theta_fu_387_A_address1),
    .A_ce1(grp_theta_fu_387_A_ce1),
    .A_we1(grp_theta_fu_387_A_we1),
    .A_d1(grp_theta_fu_387_A_d1),
    .A_q1(stateAsWords_q1)
);

chi grp_chi_fu_392(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_chi_fu_392_ap_start),
    .ap_done(grp_chi_fu_392_ap_done),
    .ap_idle(grp_chi_fu_392_ap_idle),
    .ap_ready(grp_chi_fu_392_ap_ready),
    .A_address0(grp_chi_fu_392_A_address0),
    .A_ce0(grp_chi_fu_392_A_ce0),
    .A_q0(stateAsWords_q0),
    .A_address1(grp_chi_fu_392_A_address1),
    .A_ce1(grp_chi_fu_392_A_ce1),
    .A_we1(grp_chi_fu_392_A_we1),
    .A_d1(grp_chi_fu_392_A_d1),
    .A_q1(stateAsWords_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((grp_theta_fu_387_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((grp_theta_fu_387_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_508_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state19)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_508_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_chi_fu_392_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_chi_fu_392_ap_start_reg <= 1'b1;
        end else if ((grp_chi_fu_392_ap_ready == 1'b1)) begin
            grp_chi_fu_392_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pi_fu_382_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_pi_fu_382_ap_start_reg <= 1'b1;
        end else if ((grp_pi_fu_382_ap_ready == 1'b1)) begin
            grp_pi_fu_382_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_theta_fu_387_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_508_p2 == 1'd0))) begin
            grp_theta_fu_387_ap_start_reg <= 1'b1;
        end else if ((grp_theta_fu_387_ap_ready == 1'b1)) begin
            grp_theta_fu_387_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln393_fu_843_p2 == 1'd1))) begin
        curData_0_idx_reg_244 <= add_ln331_fu_879_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        curData_0_idx_reg_244 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_508_p2 == 1'd1))) begin
        i_0_i2_reg_336 <= 5'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln280_reg_1030 == 1'd0))) begin
        i_0_i2_reg_336 <= select_ln280_4_reg_1044;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_0_i_reg_256 <= i_27_reg_930;
    end else if (((icmp_ln304_fu_409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln305_fu_418_p2 == 1'd1))) begin
        i_0_i_reg_256 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln393_fu_843_p2 == 1'd1))) begin
        i_0_reg_232 <= i_reg_1087;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_232 <= 33'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln269_fu_424_p2 == 1'd1))) begin
        indexRound_assign_reg_279 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indexRound_assign_reg_279 <= i_29_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_508_p2 == 1'd1))) begin
        indvar_flatten7_reg_325 <= 8'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln280_fu_699_p2 == 1'd0))) begin
        indvar_flatten7_reg_325 <= add_ln280_fu_705_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln352_reg_967 == 1'd0))) begin
        indvar_flatten_reg_291 <= add_ln352_reg_971;
    end else if (((grp_theta_fu_387_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten_reg_291 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln393_fu_843_p2 == 1'd1))) begin
        instance_byteIOIndex_1_reg_220 <= add_ln332_fu_874_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        instance_byteIOIndex_1_reg_220 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_508_p2 == 1'd1))) begin
        j_0_i5_reg_347 <= 4'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln280_fu_699_p2 == 1'd0))) begin
        j_0_i5_reg_347 <= j_11_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_0_i_reg_267 <= j_reg_948;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln269_fu_424_p2 == 1'd0))) begin
        j_0_i_reg_267 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        loop_0_i11_reg_371 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        loop_0_i11_reg_371 <= loop_reg_1095;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln305_reg_922 == 1'd1))) begin
        offset_assign_reg_358 <= 32'd0;
    end else if (((icmp_ln304_fu_409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln305_fu_418_p2 == 1'd0))) begin
        offset_assign_reg_358 <= instance_byteIOIndex_1_reg_220;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln352_reg_967 == 1'd0))) begin
        x_0_i_reg_302 <= select_ln353_10_reg_994;
    end else if (((grp_theta_fu_387_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        x_0_i_reg_302 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln352_reg_967 == 1'd0))) begin
        y_0_i_reg_314 <= y_reg_1020;
    end else if (((grp_theta_fu_387_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        y_0_i_reg_314 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln352_reg_971 <= add_ln352_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln393_fu_843_p2 == 1'd0))) begin
        add_ln394_2_reg_1105 <= add_ln394_2_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_27_reg_930 <= i_27_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_29_reg_962 <= i_29_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        i_reg_1087 <= i_fu_837_p2;
        partialBlock_29_reg_1076 <= partialBlock_29_fu_822_p3;
        zext_ln325_reg_1082[31 : 0] <= zext_ln325_fu_829_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln280_reg_1030 <= icmp_ln280_fu_699_p2;
        icmp_ln280_reg_1030_pp2_iter1_reg <= icmp_ln280_reg_1030;
        select_ln280_4_reg_1044_pp2_iter1_reg <= select_ln280_4_reg_1044;
        select_ln280_reg_1039_pp2_iter1_reg <= select_ln280_reg_1039;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln304_fu_409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln305_reg_922 <= icmp_ln305_fu_418_p2;
        trunc_ln304_reg_917 <= trunc_ln304_fu_414_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln352_fu_520_p2 == 1'd0))) begin
        icmp_ln352_2_reg_981 <= icmp_ln352_2_fu_538_p2;
        select_ln353_9_reg_986 <= select_ln353_9_fu_544_p3;
        x_reg_976 <= x_fu_532_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln352_reg_967 <= icmp_ln352_fu_520_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln352_reg_967 == 1'd0))) begin
        icmp_ln353_reg_1004 <= icmp_ln353_fu_633_p2;
        stateAsWords_addr_9_reg_1009 <= zext_ln353_11_fu_627_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_reg_948 <= j_fu_455_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        loop_reg_1095 <= loop_fu_848_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        partialBlock_reg_1070 <= partialBlock_fu_800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln280_fu_699_p2 == 1'd0))) begin
        select_ln280_4_reg_1044 <= select_ln280_4_fu_731_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln280_fu_699_p2 == 1'd0))) begin
        select_ln280_reg_1039 <= select_ln280_fu_723_p3;
        trunc_ln282_reg_1055 <= trunc_ln282_fu_744_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln352_reg_967 == 1'd0))) begin
        select_ln353_10_reg_994 <= select_ln353_10_fu_552_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln352_reg_967 == 1'd0))) begin
        select_ln353_reg_1015 <= select_ln353_fu_675_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln269_fu_424_p2 == 1'd0))) begin
        shl_ln_reg_940[7 : 3] <= shl_ln_fu_441_p3[7 : 3];
        stateAsWords_addr_7_reg_935 <= zext_ln270_fu_436_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln280_reg_1030 == 1'd0))) begin
        trunc_ln282_4_reg_1065 <= trunc_ln282_4_fu_771_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln352_reg_967 == 1'd0))) begin
        y_reg_1020 <= y_fu_682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        zext_ln304_reg_904[8 : 0] <= zext_ln304_fu_401_p1[8 : 0];
        zext_ln322_reg_909[8 : 0] <= zext_ln322_fu_405_p1[8 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        KeccakRhoOffsets_ce0 = 1'b1;
    end else begin
        KeccakRhoOffsets_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        KeccakRoundConstants_ce0 = 1'b1;
    end else begin
        KeccakRoundConstants_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln352_fu_520_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln280_fu_699_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln304_fu_409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln280_reg_1030 == 1'd0))) begin
        ap_phi_mux_i_0_i2_phi_fu_340_p4 = select_ln280_4_reg_1044;
    end else begin
        ap_phi_mux_i_0_i2_phi_fu_340_p4 = i_0_i2_reg_336;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln352_reg_967 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_295_p4 = add_ln352_reg_971;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_295_p4 = indvar_flatten_reg_291;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln352_reg_967 == 1'd0))) begin
        ap_phi_mux_x_0_i_phi_fu_306_p4 = select_ln353_10_reg_994;
    end else begin
        ap_phi_mux_x_0_i_phi_fu_306_p4 = x_0_i_reg_302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln352_reg_967 == 1'd0))) begin
        ap_phi_mux_y_0_i_phi_fu_318_p4 = y_reg_1020;
    end else begin
        ap_phi_mux_y_0_i_phi_fu_318_p4 = y_0_i_reg_314;
    end
end

always @ (*) begin
    if (((icmp_ln304_fu_409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        data_we0 = 1'b1;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        instance_state_address0 = zext_ln394_fu_860_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        instance_state_address0 = zext_ln282_4_fu_791_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        instance_state_address0 = zext_ln272_fu_470_p1;
    end else begin
        instance_state_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        instance_state_ce0 = 1'b1;
    end else begin
        instance_state_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (icmp_ln280_reg_1030_pp2_iter1_reg == 1'd0))) begin
        instance_state_we0 = 1'b1;
    end else begin
        instance_state_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        stateAsWords_address0 = stateAsWords_addr_9_reg_1009;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        stateAsWords_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        stateAsWords_address0 = stateAsWords_addr_7_reg_935;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        stateAsWords_address0 = zext_ln270_fu_436_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stateAsWords_address0 = grp_chi_fu_392_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stateAsWords_address0 = grp_theta_fu_387_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stateAsWords_address0 = grp_pi_fu_382_A_address0;
    end else begin
        stateAsWords_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        stateAsWords_address1 = zext_ln280_fu_739_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        stateAsWords_address1 = 64'd0;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        stateAsWords_address1 = zext_ln353_11_fu_627_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stateAsWords_address1 = grp_chi_fu_392_A_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stateAsWords_address1 = grp_theta_fu_387_A_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stateAsWords_address1 = grp_pi_fu_382_A_address1;
    end else begin
        stateAsWords_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        stateAsWords_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stateAsWords_ce0 = grp_chi_fu_392_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stateAsWords_ce0 = grp_theta_fu_387_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stateAsWords_ce0 = grp_pi_fu_382_A_ce0;
    end else begin
        stateAsWords_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        stateAsWords_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stateAsWords_ce1 = grp_chi_fu_392_A_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stateAsWords_ce1 = grp_theta_fu_387_A_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stateAsWords_ce1 = grp_pi_fu_382_A_ce1;
    end else begin
        stateAsWords_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        stateAsWords_d0 = select_ln353_reg_1015;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stateAsWords_d0 = or_ln272_fu_501_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        stateAsWords_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stateAsWords_d0 = grp_pi_fu_382_A_d0;
    end else begin
        stateAsWords_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        stateAsWords_d1 = xor_ln382_fu_692_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stateAsWords_d1 = grp_chi_fu_392_A_d1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stateAsWords_d1 = grp_theta_fu_387_A_d1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stateAsWords_d1 = grp_pi_fu_382_A_d1;
    end else begin
        stateAsWords_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln352_reg_967 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln269_fu_424_p2 == 1'd0)))) begin
        stateAsWords_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stateAsWords_we0 = grp_pi_fu_382_A_we0;
    end else begin
        stateAsWords_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        stateAsWords_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stateAsWords_we1 = grp_chi_fu_392_A_we1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stateAsWords_we1 = grp_theta_fu_387_A_we1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stateAsWords_we1 = grp_pi_fu_382_A_we1;
    end else begin
        stateAsWords_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln304_fu_409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln304_fu_409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln305_fu_418_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln269_fu_424_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln271_fu_449_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln293_fu_508_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_theta_fu_387_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln352_fu_520_p2 == 1'd1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln352_fu_520_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_pi_fu_382_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_chi_fu_392_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln280_fu_699_p2 == 1'd1)) & ~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln280_fu_699_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln393_fu_843_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign KeccakRhoOffsets_address0 = zext_ln353_11_fu_627_p1;

assign KeccakRoundConstants_address0 = zext_ln382_fu_687_p1;

assign add_ln272_fu_465_p2 = (shl_ln_reg_940 + zext_ln271_fu_461_p1);

assign add_ln280_fu_705_p2 = (indvar_flatten7_reg_325 + 8'd1);

assign add_ln282_fu_785_p2 = (zext_ln281_fu_782_p1 + shl_ln282_mid2_fu_775_p3);

assign add_ln323_fu_805_p2 = (partialBlock_reg_1070 + offset_assign_reg_358);

assign add_ln331_fu_879_p2 = (zext_ln325_reg_1082 + curData_0_idx_reg_244);

assign add_ln332_fu_874_p2 = (offset_assign_reg_358 + partialBlock_29_reg_1076);

assign add_ln352_fu_526_p2 = (ap_phi_mux_indvar_flatten_phi_fu_295_p4 + 5'd1);

assign add_ln353_2_fu_621_p2 = (shl_ln4_fu_603_p3 + zext_ln353_10_fu_617_p1);

assign add_ln353_6_fu_564_p2 = (select_ln353_10_fu_552_p3 + 3'd3);

assign add_ln353_7_fu_587_p2 = (select_ln353_9_reg_986 + 3'd3);

assign add_ln353_fu_611_p2 = (zext_ln353_fu_578_p1 + zext_ln353_8_fu_599_p1);

assign add_ln394_2_fu_869_p2 = (trunc_ln394_fu_865_p1 + trunc_ln304_reg_917);

assign add_ln394_6_fu_887_p2 = (10'd332 + zext_ln394_8_fu_884_p1);

assign add_ln394_fu_854_p2 = (offset_assign_reg_358 + loop_0_i11_reg_371);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign dataByteLen_cast_fu_397_p1 = $signed(dataByteLen);

assign data_address0 = sext_ln394_fu_893_p1;

assign data_d0 = instance_state_q0;

assign grp_chi_fu_392_ap_start = grp_chi_fu_392_ap_start_reg;

assign grp_pi_fu_382_ap_start = grp_pi_fu_382_ap_start_reg;

assign grp_theta_fu_387_ap_start = grp_theta_fu_387_ap_start_reg;

assign i_27_fu_430_p2 = (i_0_i_reg_256 + 5'd1);

assign i_28_fu_711_p2 = (5'd1 + ap_phi_mux_i_0_i2_phi_fu_340_p4);

assign i_29_fu_514_p2 = (indexRound_assign_reg_279 + 5'd1);

assign i_fu_837_p2 = (i_0_reg_232 + zext_ln325_2_fu_833_p1);

assign icmp_ln269_fu_424_p2 = ((i_0_i_reg_256 == 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_449_p2 = ((j_0_i_reg_267 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln280_fu_699_p2 = ((indvar_flatten7_reg_325 == 8'd200) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_717_p2 = ((j_0_i5_reg_347 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_508_p2 = ((indexRound_assign_reg_279 == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln304_fu_409_p2 = ((i_0_reg_232 < zext_ln304_reg_904) ? 1'b1 : 1'b0);

assign icmp_ln305_fu_418_p2 = ((instance_byteIOIndex_1_reg_220 == 32'd168) ? 1'b1 : 1'b0);

assign icmp_ln323_fu_810_p2 = ((add_ln323_fu_805_p2 > 32'd168) ? 1'b1 : 1'b0);

assign icmp_ln352_2_fu_538_p2 = ((ap_phi_mux_y_0_i_phi_fu_318_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln352_fu_520_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_295_p4 == 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln353_5_fu_558_p2 = ((select_ln353_10_fu_552_p3 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln353_6_fu_582_p2 = ((select_ln353_9_reg_986 < 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln353_fu_633_p2 = ((add_ln353_2_fu_621_p2 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln393_fu_843_p2 = ((loop_0_i11_reg_371 == partialBlock_29_reg_1076) ? 1'b1 : 1'b0);

assign instance_state_d0 = trunc_ln282_4_reg_1065;

assign j_11_fu_748_p2 = (4'd1 + select_ln280_fu_723_p3);

assign j_fu_455_p2 = (j_0_i_reg_267 + 4'd1);

assign loop_fu_848_p2 = (loop_0_i11_reg_371 + 32'd1);

assign lshr_ln282_fu_765_p2 = stateAsWords_q1 >> zext_ln282_fu_761_p1;

assign lshr_ln353_fu_663_p2 = stateAsWords_q1 >> zext_ln353_14_fu_659_p1;

assign or_ln272_fu_501_p2 = (stateAsWords_q0 | shl_ln272_fu_495_p2);

assign partialBlock_28_fu_816_p2 = (32'd168 - offset_assign_reg_358);

assign partialBlock_29_fu_822_p3 = ((icmp_ln323_fu_810_p2[0:0] === 1'b1) ? partialBlock_28_fu_816_p2 : partialBlock_reg_1070);

assign partialBlock_fu_800_p2 = (zext_ln322_reg_909 - trunc_ln322_fu_796_p1);

assign select_ln280_4_fu_731_p3 = ((icmp_ln281_fu_717_p2[0:0] === 1'b1) ? i_28_fu_711_p2 : ap_phi_mux_i_0_i2_phi_fu_340_p4);

assign select_ln280_fu_723_p3 = ((icmp_ln281_fu_717_p2[0:0] === 1'b1) ? 4'd0 : j_0_i5_reg_347);

assign select_ln353_10_fu_552_p3 = ((icmp_ln352_2_reg_981[0:0] === 1'b1) ? x_reg_976 : x_0_i_reg_302);

assign select_ln353_11_fu_570_p3 = ((icmp_ln353_5_fu_558_p2[0:0] === 1'b1) ? select_ln353_10_fu_552_p3 : add_ln353_6_fu_564_p2);

assign select_ln353_12_fu_592_p3 = ((icmp_ln353_6_fu_582_p2[0:0] === 1'b1) ? select_ln353_9_reg_986 : add_ln353_7_fu_587_p2);

assign select_ln353_9_fu_544_p3 = ((icmp_ln352_2_fu_538_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_y_0_i_phi_fu_318_p4);

assign select_ln353_fu_675_p3 = ((icmp_ln353_reg_1004[0:0] === 1'b1) ? stateAsWords_q0 : xor_ln353_fu_669_p2);

assign sext_ln394_fu_893_p1 = $signed(add_ln394_6_fu_887_p2);

assign shl_ln272_5_fu_483_p3 = {{trunc_ln272_fu_479_p1}, {3'd0}};

assign shl_ln272_fu_495_p2 = zext_ln272_5_fu_475_p1 << zext_ln272_6_fu_491_p1;

assign shl_ln282_3_fu_754_p3 = {{trunc_ln282_reg_1055}, {3'd0}};

assign shl_ln282_mid2_fu_775_p3 = {{select_ln280_4_reg_1044_pp2_iter1_reg}, {3'd0}};

assign shl_ln353_fu_647_p2 = stateAsWords_q1 << zext_ln353_13_fu_643_p1;

assign shl_ln4_fu_603_p3 = {{select_ln353_12_fu_592_p3}, {2'd0}};

assign shl_ln_fu_441_p3 = {{i_0_i_reg_256}, {3'd0}};

assign sub_ln353_fu_653_p2 = ($signed(7'd64) - $signed(zext_ln353_12_fu_639_p1));

assign trunc_ln272_fu_479_p1 = j_0_i_reg_267[2:0];

assign trunc_ln282_4_fu_771_p1 = lshr_ln282_fu_765_p2[7:0];

assign trunc_ln282_fu_744_p1 = select_ln280_fu_723_p3[2:0];

assign trunc_ln304_fu_414_p1 = curData_0_idx_reg_244[8:0];

assign trunc_ln322_fu_796_p1 = i_0_reg_232[31:0];

assign trunc_ln394_fu_865_p1 = loop_0_i11_reg_371[8:0];

assign x_fu_532_p2 = (ap_phi_mux_x_0_i_phi_fu_306_p4 + 3'd1);

assign xor_ln353_fu_669_p2 = (shl_ln353_fu_647_p2 ^ lshr_ln353_fu_663_p2);

assign xor_ln382_fu_692_p2 = (stateAsWords_q1 ^ KeccakRoundConstants_q0);

assign y_fu_682_p2 = (select_ln353_9_reg_986 + 3'd1);

assign zext_ln270_fu_436_p1 = i_0_i_reg_256;

assign zext_ln271_fu_461_p1 = j_0_i_reg_267;

assign zext_ln272_5_fu_475_p1 = instance_state_q0;

assign zext_ln272_6_fu_491_p1 = shl_ln272_5_fu_483_p3;

assign zext_ln272_fu_470_p1 = add_ln272_fu_465_p2;

assign zext_ln280_fu_739_p1 = select_ln280_4_fu_731_p3;

assign zext_ln281_fu_782_p1 = select_ln280_reg_1039_pp2_iter1_reg;

assign zext_ln282_4_fu_791_p1 = add_ln282_fu_785_p2;

assign zext_ln282_fu_761_p1 = shl_ln282_3_fu_754_p3;

assign zext_ln304_fu_401_p1 = $unsigned(dataByteLen_cast_fu_397_p1);

assign zext_ln322_fu_405_p1 = $unsigned(dataByteLen_cast_fu_397_p1);

assign zext_ln325_2_fu_833_p1 = partialBlock_29_fu_822_p3;

assign zext_ln325_fu_829_p1 = partialBlock_29_fu_822_p3;

assign zext_ln353_10_fu_617_p1 = add_ln353_fu_611_p2;

assign zext_ln353_11_fu_627_p1 = add_ln353_2_fu_621_p2;

assign zext_ln353_12_fu_639_p1 = KeccakRhoOffsets_q0;

assign zext_ln353_13_fu_643_p1 = KeccakRhoOffsets_q0;

assign zext_ln353_14_fu_659_p1 = sub_ln353_fu_653_p2;

assign zext_ln353_8_fu_599_p1 = select_ln353_12_fu_592_p3;

assign zext_ln353_fu_578_p1 = select_ln353_11_fu_570_p3;

assign zext_ln382_fu_687_p1 = indexRound_assign_reg_279;

assign zext_ln394_8_fu_884_p1 = add_ln394_2_reg_1105;

assign zext_ln394_fu_860_p1 = add_ln394_fu_854_p2;

always @ (posedge ap_clk) begin
    zext_ln304_reg_904[32:9] <= 24'b000000000000000000000000;
    zext_ln322_reg_909[31:9] <= 23'b00000000000000000000000;
    shl_ln_reg_940[2:0] <= 3'b000;
    zext_ln325_reg_1082[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //KeccakWidth1600_Spon_1
