<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TcChannel Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TcChannel Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___t_c.html">Timer Counter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> hardware registers.  
 <a href="struct_tc_channel.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__tc_8h_source.html">component_tc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aab887f44d5ee394ba8025ed0328f07da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#aab887f44d5ee394ba8025ed0328f07da">TC_CCR</a></td></tr>
<tr class="memdesc:aab887f44d5ee394ba8025ed0328f07da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x0) Channel Control Register  <a href="#aab887f44d5ee394ba8025ed0328f07da">More...</a><br /></td></tr>
<tr class="separator:aab887f44d5ee394ba8025ed0328f07da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cda91eb610c02294451c6d65030dcb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a1cda91eb610c02294451c6d65030dcb4">TC_CMR</a></td></tr>
<tr class="memdesc:a1cda91eb610c02294451c6d65030dcb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x4) Channel Mode Register  <a href="#a1cda91eb610c02294451c6d65030dcb4">More...</a><br /></td></tr>
<tr class="separator:a1cda91eb610c02294451c6d65030dcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c79ce2e5a3203ef8a72856b71e37815"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a5c79ce2e5a3203ef8a72856b71e37815">TC_SMMR</a></td></tr>
<tr class="memdesc:a5c79ce2e5a3203ef8a72856b71e37815"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x8) Stepper Motor Mode Register  <a href="#a5c79ce2e5a3203ef8a72856b71e37815">More...</a><br /></td></tr>
<tr class="separator:a5c79ce2e5a3203ef8a72856b71e37815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4564f937e1c95d38b3a97bb289015cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a4564f937e1c95d38b3a97bb289015cf5">Reserved1</a> [1]</td></tr>
<tr class="separator:a4564f937e1c95d38b3a97bb289015cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8bc778ff5449c930fb5e5f205f271c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a2b8bc778ff5449c930fb5e5f205f271c">TC_CV</a></td></tr>
<tr class="memdesc:a2b8bc778ff5449c930fb5e5f205f271c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x10) Counter Value  <a href="#a2b8bc778ff5449c930fb5e5f205f271c">More...</a><br /></td></tr>
<tr class="separator:a2b8bc778ff5449c930fb5e5f205f271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9f232065b8bbd881c9caeb2eaa3aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#adf9f232065b8bbd881c9caeb2eaa3aaa">TC_R</a> [3]</td></tr>
<tr class="memdesc:adf9f232065b8bbd881c9caeb2eaa3aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x14) Register A-C  <a href="#adf9f232065b8bbd881c9caeb2eaa3aaa">More...</a><br /></td></tr>
<tr class="separator:adf9f232065b8bbd881c9caeb2eaa3aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17818ce1e38d9d872373d5d9523afc61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a17818ce1e38d9d872373d5d9523afc61">TC_SR</a></td></tr>
<tr class="memdesc:a17818ce1e38d9d872373d5d9523afc61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x20) Status Register  <a href="#a17818ce1e38d9d872373d5d9523afc61">More...</a><br /></td></tr>
<tr class="separator:a17818ce1e38d9d872373d5d9523afc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56ebfde299bbe401450969ee9762816"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#af56ebfde299bbe401450969ee9762816">TC_IER</a></td></tr>
<tr class="memdesc:af56ebfde299bbe401450969ee9762816"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x24) Interrupt Enable Register  <a href="#af56ebfde299bbe401450969ee9762816">More...</a><br /></td></tr>
<tr class="separator:af56ebfde299bbe401450969ee9762816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65f7d82df4cde639c6582caa1dc2b40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#ad65f7d82df4cde639c6582caa1dc2b40">TC_IDR</a></td></tr>
<tr class="memdesc:ad65f7d82df4cde639c6582caa1dc2b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x28) Interrupt Disable Register  <a href="#ad65f7d82df4cde639c6582caa1dc2b40">More...</a><br /></td></tr>
<tr class="separator:ad65f7d82df4cde639c6582caa1dc2b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b2503068f925cf373e5cb621687dea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a94b2503068f925cf373e5cb621687dea">TC_IMR</a></td></tr>
<tr class="memdesc:a94b2503068f925cf373e5cb621687dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x2C) Interrupt Mask Register  <a href="#a94b2503068f925cf373e5cb621687dea">More...</a><br /></td></tr>
<tr class="separator:a94b2503068f925cf373e5cb621687dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f902c45ff5bfdc66cc8cd7f4691c9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tc_channel.html#a60f902c45ff5bfdc66cc8cd7f4691c9c">Reserved2</a> [4]</td></tr>
<tr class="separator:a60f902c45ff5bfdc66cc8cd7f4691c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00046">46</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4564f937e1c95d38b3a97bb289015cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4564f937e1c95d38b3a97bb289015cf5">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00050">50</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a60f902c45ff5bfdc66cc8cd7f4691c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f902c45ff5bfdc66cc8cd7f4691c9c">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00057">57</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="aab887f44d5ee394ba8025ed0328f07da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab887f44d5ee394ba8025ed0328f07da">&#9670;&nbsp;</a></span>TC_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x0) Channel Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00047">47</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a1cda91eb610c02294451c6d65030dcb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cda91eb610c02294451c6d65030dcb4">&#9670;&nbsp;</a></span>TC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_CMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x4) Channel Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00048">48</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a2b8bc778ff5449c930fb5e5f205f271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b8bc778ff5449c930fb5e5f205f271c">&#9670;&nbsp;</a></span>TC_CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_CV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x10) Counter Value </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00051">51</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="ad65f7d82df4cde639c6582caa1dc2b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad65f7d82df4cde639c6582caa1dc2b40">&#9670;&nbsp;</a></span>TC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x28) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00055">55</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="af56ebfde299bbe401450969ee9762816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af56ebfde299bbe401450969ee9762816">&#9670;&nbsp;</a></span>TC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x24) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00054">54</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a94b2503068f925cf373e5cb621687dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b2503068f925cf373e5cb621687dea">&#9670;&nbsp;</a></span>TC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x2C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00056">56</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="adf9f232065b8bbd881c9caeb2eaa3aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf9f232065b8bbd881c9caeb2eaa3aaa">&#9670;&nbsp;</a></span>TC_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_R[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x14) Register A-C </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00052">52</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a5c79ce2e5a3203ef8a72856b71e37815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c79ce2e5a3203ef8a72856b71e37815">&#9670;&nbsp;</a></span>TC_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_SMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x8) Stepper Motor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00049">49</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<a id="a17818ce1e38d9d872373d5d9523afc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17818ce1e38d9d872373d5d9523afc61">&#9670;&nbsp;</a></span>TC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_tc_channel.html" title="TcChannel hardware registers. ">TcChannel</a> Offset: 0x20) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__tc_8h_source.html#l00053">53</a> of file <a class="el" href="component__tc_8h_source.html">component_tc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__tc_8h_source.html">component_tc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
