$date
	Mon Dec 12 20:33:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module johnsonCounter_tb $end
$var wire 8 ! Q [7:0] $end
$var reg 8 " D [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 1 % load $end
$scope module JC $end
$var wire 8 & D [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var wire 1 % load $end
$var reg 8 ' Q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
0%
1$
0#
bx "
bx !
$end
#10
b0 !
b0 '
1#
#20
0#
#30
1#
#40
0#
0$
#50
b1 !
b1 '
1#
#60
0#
#70
b11 !
b11 '
1#
#80
b0 !
b0 '
0#
b0 "
b0 &
1%
#90
1#
#100
0#
#110
1#
#120
0#
0%
#130
b1 !
b1 '
1#
#140
0#
#150
b11 !
b11 '
1#
#160
0#
#170
b111 !
b111 '
1#
#180
0#
#190
b1111 !
b1111 '
1#
#200
0#
#210
b11111 !
b11111 '
1#
#220
0#
#230
b111111 !
b111111 '
1#
#240
0#
#250
b1111111 !
b1111111 '
1#
#260
0#
#270
b11111111 !
b11111111 '
1#
#280
0#
#290
b11111110 !
b11111110 '
1#
#300
0#
#310
b11111100 !
b11111100 '
1#
#320
0#
#330
b11111000 !
b11111000 '
1#
#340
0#
#350
b11110000 !
b11110000 '
1#
#360
0#
#370
b11100000 !
b11100000 '
1#
#380
0#
#390
b11000000 !
b11000000 '
1#
#400
0#
#410
b10000000 !
b10000000 '
1#
#420
0#
