#-----------------------------------------------------------
# xsim v2015.4.1 (64-bit)
# SW Build 1431336 on Fri Dec 11 14:52:45 MST 2015
# IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
# Start of session at: Wed Jan 27 19:12:34 2016
# Process ID: 2404
# Current directory: C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/pattern_generator/xsim_script.tcl}
# Log file: C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/pattern_generator/xsim_script.tcl
# xsim {pattern_generator} -maxdeltaid 10000 -autoloadwcfg -tclbatch {pattern_generator.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source pattern_generator.tcl
## log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_pattern_generator_top/next_trigger_ready_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

Tracing of this type is not supported yet
Tracing of this type is not supported yet
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_pattern_generator_top/AESL_AXI_S_outputStream_V/fifo_outputStream_V_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_pattern_generator_top/AESL_AXI_S_outputStream_V/fifo_outputStream_V_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

## run all
$finish called at time : 12775 ns : File "C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/pattern_generator.autotb.v" Line 235
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan 27 19:12:40 2016...
