cell { name: "r_mipi_rx_data_1P[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_valid_1P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[0]_2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "red_gain[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_waddr_1P[0]_2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_data_1P[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[0]_2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_rden_1P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_mipi_rx_hsync_1P[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key1_counter[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "key2_counter[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "red_gain[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "red_gain[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "green_gain[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_waddr_1P[1]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[2]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[3]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[4]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[5]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[6]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[7]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[8]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[9]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[10]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[11]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "r_waddr_1P[12]~FF" type: "eft" mode: "arithmetic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_valid_1P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_hsync_2P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_full_1P_2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_en_1P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_inc_1P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_b_1P[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_hsync_1P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_valid_1P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_hsync_2P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_valid_2P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_hsync_3P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_valid_3P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[0]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_hsync_4P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_valid_4P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_hsync_5P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_valid_5P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_hsync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_valid~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_hsync_1P~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_data_1P[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_rx_x_2P[10]_2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_x_1P[10]_2~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_b_1P[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_b_1P[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[64]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[65]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[66]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[67]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[68]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[69]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[70]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[71]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[72]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[73]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[74]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[75]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[76]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[77]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[78]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[79]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[80]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[81]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[82]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[83]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[84]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[85]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[86]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[87]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[88]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[89]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[90]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[91]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[92]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[93]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[94]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[95]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[96]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[97]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[98]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[99]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[100]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[101]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[102]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[103]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[104]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[105]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[106]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[107]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[108]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[109]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[110]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[111]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[112]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[113]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[114]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[115]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[116]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[117]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[118]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_4P[119]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[13]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[14]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[15]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[16]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[17]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[18]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[19]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[20]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[21]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[22]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[23]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[24]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[25]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[26]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[27]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[28]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[29]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[30]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[31]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[32]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[33]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[34]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[35]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[36]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[37]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[38]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[39]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[40]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[41]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[42]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[43]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[44]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[45]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[46]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[47]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[48]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[49]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[50]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[51]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[52]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[53]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[54]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[55]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[56]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[57]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[58]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/w_mipi_tx_data[59]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[60]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[61]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[62]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[63]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[64]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[65]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[66]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[67]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[68]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[69]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[70]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[71]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[72]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[73]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[74]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[75]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[76]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[77]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[78]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[79]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[80]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[81]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[82]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[83]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[84]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[85]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[86]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[87]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[88]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[89]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[90]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[91]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[92]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[93]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[94]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[95]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[96]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[97]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[98]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[99]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[100]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[101]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[102]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[103]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[104]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[105]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[106]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[107]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[108]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[109]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[110]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[111]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[112]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[113]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[114]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[115]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[116]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[117]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[118]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_line_buf/r_mipi_tx_data_5P[119]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[1]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[2]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[3]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[4]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[5]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[6]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[7]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[8]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[9]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[10]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[11]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "r_raddr_1P[12]~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_dly/w_mipi_tx_vsync~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "inst_dly/n24~FF" type: "eft" mode: "logic_ff_clk_RISING" }
cell { name: "i_arstn" type: "io" mode: "inpad" fixed {x: 332 y: 643 k: 3} }
cell { name: "mipi_pclk" type: "io" mode: "inpad" fixed {x: 0 y: 319 k: 1} }
cell { name: "mipi_inst1_DPHY_RSTN" type: "io" mode: "outpad" fixed {x: 338 y: 567 k: 0} }
cell { name: "mipi_inst1_RSTN" type: "io" mode: "outpad" fixed {x: 338 y: 566 k: 2} }
cell { name: "mipi_inst1_VC_ENA[3]" type: "io" mode: "outpad" fixed {x: 338 y: 568 k: 2} }
cell { name: "mipi_inst1_VC_ENA[2]" type: "io" mode: "outpad" fixed {x: 338 y: 569 k: 0} }
cell { name: "mipi_inst1_VC_ENA[1]" type: "io" mode: "outpad" fixed {x: 338 y: 569 k: 2} }
cell { name: "mipi_inst1_VC_ENA[0]" type: "io" mode: "outpad" fixed {x: 338 y: 570 k: 0} }
cell { name: "mipi_inst1_LANES[1]" type: "io" mode: "outpad" fixed {x: 338 y: 567 k: 2} }
cell { name: "mipi_inst1_LANES[0]" type: "io" mode: "outpad" fixed {x: 338 y: 568 k: 0} }
cell { name: "mipi_inst1_CLEAR" type: "io" mode: "outpad" fixed {x: 338 y: 570 k: 2} }
cell { name: "mipi_inst1_HSYNC[0]" type: "io" mode: "inpad" fixed {x: 338 y: 623 k: 1} }
cell { name: "mipi_inst1_VSYNC[0]" type: "io" mode: "inpad" fixed {x: 338 y: 623 k: 3} }
cell { name: "mipi_inst1_VALID" type: "io" mode: "inpad" fixed {x: 338 y: 582 k: 3} }
cell { name: "mipi_inst1_DATA[39]" type: "io" mode: "inpad" fixed {x: 338 y: 598 k: 1} }
cell { name: "mipi_inst1_DATA[38]" type: "io" mode: "inpad" fixed {x: 338 y: 598 k: 3} }
cell { name: "mipi_inst1_DATA[37]" type: "io" mode: "inpad" fixed {x: 338 y: 599 k: 1} }
cell { name: "mipi_inst1_DATA[36]" type: "io" mode: "inpad" fixed {x: 338 y: 599 k: 3} }
cell { name: "mipi_inst1_DATA[35]" type: "io" mode: "inpad" fixed {x: 338 y: 600 k: 1} }
cell { name: "mipi_inst1_DATA[34]" type: "io" mode: "inpad" fixed {x: 338 y: 600 k: 3} }
cell { name: "mipi_inst1_DATA[33]" type: "io" mode: "inpad" fixed {x: 338 y: 601 k: 1} }
cell { name: "mipi_inst1_DATA[32]" type: "io" mode: "inpad" fixed {x: 338 y: 601 k: 3} }
cell { name: "mipi_inst1_DATA[31]" type: "io" mode: "inpad" fixed {x: 338 y: 602 k: 1} }
cell { name: "mipi_inst1_DATA[30]" type: "io" mode: "inpad" fixed {x: 338 y: 602 k: 3} }
cell { name: "mipi_inst1_DATA[29]" type: "io" mode: "inpad" fixed {x: 338 y: 603 k: 1} }
cell { name: "mipi_inst1_DATA[28]" type: "io" mode: "inpad" fixed {x: 338 y: 603 k: 3} }
cell { name: "mipi_inst1_DATA[27]" type: "io" mode: "inpad" fixed {x: 338 y: 604 k: 1} }
cell { name: "mipi_inst1_DATA[26]" type: "io" mode: "inpad" fixed {x: 338 y: 604 k: 3} }
cell { name: "mipi_inst1_DATA[25]" type: "io" mode: "inpad" fixed {x: 338 y: 605 k: 1} }
cell { name: "mipi_inst1_DATA[24]" type: "io" mode: "inpad" fixed {x: 338 y: 605 k: 3} }
cell { name: "mipi_inst1_DATA[23]" type: "io" mode: "inpad" fixed {x: 338 y: 606 k: 1} }
cell { name: "mipi_inst1_DATA[22]" type: "io" mode: "inpad" fixed {x: 338 y: 606 k: 3} }
cell { name: "mipi_inst1_DATA[21]" type: "io" mode: "inpad" fixed {x: 338 y: 607 k: 1} }
cell { name: "mipi_inst1_DATA[20]" type: "io" mode: "inpad" fixed {x: 338 y: 607 k: 3} }
cell { name: "mipi_inst1_DATA[19]" type: "io" mode: "inpad" fixed {x: 338 y: 608 k: 1} }
cell { name: "mipi_inst1_DATA[18]" type: "io" mode: "inpad" fixed {x: 338 y: 608 k: 3} }
cell { name: "mipi_inst1_DATA[17]" type: "io" mode: "inpad" fixed {x: 338 y: 609 k: 1} }
cell { name: "mipi_inst1_DATA[16]" type: "io" mode: "inpad" fixed {x: 338 y: 609 k: 3} }
cell { name: "mipi_inst1_DATA[15]" type: "io" mode: "inpad" fixed {x: 338 y: 610 k: 1} }
cell { name: "mipi_inst1_DATA[14]" type: "io" mode: "inpad" fixed {x: 338 y: 610 k: 3} }
cell { name: "mipi_inst1_DATA[13]" type: "io" mode: "inpad" fixed {x: 338 y: 611 k: 1} }
cell { name: "mipi_inst1_DATA[12]" type: "io" mode: "inpad" fixed {x: 338 y: 611 k: 3} }
cell { name: "mipi_inst1_DATA[11]" type: "io" mode: "inpad" fixed {x: 338 y: 612 k: 1} }
cell { name: "mipi_inst1_DATA[10]" type: "io" mode: "inpad" fixed {x: 338 y: 612 k: 3} }
cell { name: "mipi_inst1_DATA[9]" type: "io" mode: "inpad" fixed {x: 338 y: 613 k: 1} }
cell { name: "mipi_inst1_DATA[8]" type: "io" mode: "inpad" fixed {x: 338 y: 613 k: 3} }
cell { name: "mipi_inst1_DATA[7]" type: "io" mode: "inpad" fixed {x: 338 y: 614 k: 1} }
cell { name: "mipi_inst1_DATA[6]" type: "io" mode: "inpad" fixed {x: 338 y: 614 k: 3} }
cell { name: "mipi_inst1_DATA[5]" type: "io" mode: "inpad" fixed {x: 338 y: 615 k: 1} }
cell { name: "mipi_inst1_DATA[4]" type: "io" mode: "inpad" fixed {x: 338 y: 615 k: 3} }
cell { name: "mipi_inst1_DATA[3]" type: "io" mode: "inpad" fixed {x: 338 y: 616 k: 1} }
cell { name: "mipi_inst1_DATA[2]" type: "io" mode: "inpad" fixed {x: 338 y: 616 k: 3} }
cell { name: "mipi_inst1_DATA[1]" type: "io" mode: "inpad" fixed {x: 338 y: 617 k: 1} }
cell { name: "mipi_inst1_DATA[0]" type: "io" mode: "inpad" fixed {x: 338 y: 617 k: 3} }
cell { name: "mipi_inst1_ERR[9]" type: "io" mode: "inpad" fixed {x: 219 y: 643 k: 3} }
cell { name: "mipi_inst2_DPHY_RSTN" type: "io" mode: "outpad" fixed {x: 338 y: 571 k: 0} }
cell { name: "mipi_inst2_RSTN" type: "io" mode: "outpad" fixed {x: 338 y: 571 k: 2} }
cell { name: "mipi_inst2_VALID" type: "io" mode: "outpad" fixed {x: 338 y: 622 k: 2} }
cell { name: "mipi_inst2_HSYNC" type: "io" mode: "outpad" fixed {x: 338 y: 623 k: 0} }
cell { name: "mipi_inst2_VSYNC" type: "io" mode: "outpad" fixed {x: 338 y: 623 k: 2} }
cell { name: "mipi_inst2_DATA[63]" type: "io" mode: "outpad" fixed {x: 338 y: 590 k: 2} }
cell { name: "mipi_inst2_DATA[62]" type: "io" mode: "outpad" fixed {x: 338 y: 591 k: 0} }
cell { name: "mipi_inst2_DATA[61]" type: "io" mode: "outpad" fixed {x: 338 y: 591 k: 2} }
cell { name: "mipi_inst2_DATA[60]" type: "io" mode: "outpad" fixed {x: 338 y: 592 k: 0} }
cell { name: "mipi_inst2_DATA[59]" type: "io" mode: "outpad" fixed {x: 338 y: 592 k: 2} }
cell { name: "mipi_inst2_DATA[58]" type: "io" mode: "outpad" fixed {x: 338 y: 593 k: 0} }
cell { name: "mipi_inst2_DATA[57]" type: "io" mode: "outpad" fixed {x: 338 y: 593 k: 2} }
cell { name: "mipi_inst2_DATA[56]" type: "io" mode: "outpad" fixed {x: 338 y: 594 k: 0} }
cell { name: "mipi_inst2_DATA[55]" type: "io" mode: "outpad" fixed {x: 338 y: 594 k: 2} }
cell { name: "mipi_inst2_DATA[54]" type: "io" mode: "outpad" fixed {x: 338 y: 595 k: 0} }
cell { name: "mipi_inst2_DATA[53]" type: "io" mode: "outpad" fixed {x: 338 y: 595 k: 2} }
cell { name: "mipi_inst2_DATA[52]" type: "io" mode: "outpad" fixed {x: 338 y: 596 k: 0} }
cell { name: "mipi_inst2_DATA[51]" type: "io" mode: "outpad" fixed {x: 338 y: 596 k: 2} }
cell { name: "mipi_inst2_DATA[50]" type: "io" mode: "outpad" fixed {x: 338 y: 597 k: 0} }
cell { name: "mipi_inst2_DATA[49]" type: "io" mode: "outpad" fixed {x: 338 y: 597 k: 2} }
cell { name: "mipi_inst2_DATA[48]" type: "io" mode: "outpad" fixed {x: 338 y: 598 k: 0} }
cell { name: "mipi_inst2_DATA[47]" type: "io" mode: "outpad" fixed {x: 338 y: 598 k: 2} }
cell { name: "mipi_inst2_DATA[46]" type: "io" mode: "outpad" fixed {x: 338 y: 599 k: 0} }
cell { name: "mipi_inst2_DATA[45]" type: "io" mode: "outpad" fixed {x: 338 y: 599 k: 2} }
cell { name: "mipi_inst2_DATA[44]" type: "io" mode: "outpad" fixed {x: 338 y: 600 k: 0} }
cell { name: "mipi_inst2_DATA[43]" type: "io" mode: "outpad" fixed {x: 338 y: 600 k: 2} }
cell { name: "mipi_inst2_DATA[42]" type: "io" mode: "outpad" fixed {x: 338 y: 601 k: 0} }
cell { name: "mipi_inst2_DATA[41]" type: "io" mode: "outpad" fixed {x: 338 y: 601 k: 2} }
cell { name: "mipi_inst2_DATA[40]" type: "io" mode: "outpad" fixed {x: 338 y: 602 k: 0} }
cell { name: "mipi_inst2_DATA[39]" type: "io" mode: "outpad" fixed {x: 338 y: 602 k: 2} }
cell { name: "mipi_inst2_DATA[38]" type: "io" mode: "outpad" fixed {x: 338 y: 603 k: 0} }
cell { name: "mipi_inst2_DATA[37]" type: "io" mode: "outpad" fixed {x: 338 y: 603 k: 2} }
cell { name: "mipi_inst2_DATA[36]" type: "io" mode: "outpad" fixed {x: 338 y: 604 k: 0} }
cell { name: "mipi_inst2_DATA[35]" type: "io" mode: "outpad" fixed {x: 338 y: 604 k: 2} }
cell { name: "mipi_inst2_DATA[34]" type: "io" mode: "outpad" fixed {x: 338 y: 605 k: 0} }
cell { name: "mipi_inst2_DATA[33]" type: "io" mode: "outpad" fixed {x: 338 y: 605 k: 2} }
cell { name: "mipi_inst2_DATA[32]" type: "io" mode: "outpad" fixed {x: 338 y: 606 k: 0} }
cell { name: "mipi_inst2_DATA[31]" type: "io" mode: "outpad" fixed {x: 338 y: 606 k: 2} }
cell { name: "mipi_inst2_DATA[30]" type: "io" mode: "outpad" fixed {x: 338 y: 607 k: 0} }
cell { name: "mipi_inst2_DATA[29]" type: "io" mode: "outpad" fixed {x: 338 y: 607 k: 2} }
cell { name: "mipi_inst2_DATA[28]" type: "io" mode: "outpad" fixed {x: 338 y: 608 k: 0} }
cell { name: "mipi_inst2_DATA[27]" type: "io" mode: "outpad" fixed {x: 338 y: 608 k: 2} }
cell { name: "mipi_inst2_DATA[26]" type: "io" mode: "outpad" fixed {x: 338 y: 609 k: 0} }
cell { name: "mipi_inst2_DATA[25]" type: "io" mode: "outpad" fixed {x: 338 y: 609 k: 2} }
cell { name: "mipi_inst2_DATA[24]" type: "io" mode: "outpad" fixed {x: 338 y: 610 k: 0} }
cell { name: "mipi_inst2_DATA[23]" type: "io" mode: "outpad" fixed {x: 338 y: 610 k: 2} }
cell { name: "mipi_inst2_DATA[22]" type: "io" mode: "outpad" fixed {x: 338 y: 611 k: 0} }
cell { name: "mipi_inst2_DATA[21]" type: "io" mode: "outpad" fixed {x: 338 y: 611 k: 2} }
cell { name: "mipi_inst2_DATA[20]" type: "io" mode: "outpad" fixed {x: 338 y: 612 k: 0} }
cell { name: "mipi_inst2_DATA[19]" type: "io" mode: "outpad" fixed {x: 338 y: 612 k: 2} }
cell { name: "mipi_inst2_DATA[18]" type: "io" mode: "outpad" fixed {x: 338 y: 613 k: 0} }
cell { name: "mipi_inst2_DATA[17]" type: "io" mode: "outpad" fixed {x: 338 y: 613 k: 2} }
cell { name: "mipi_inst2_DATA[16]" type: "io" mode: "outpad" fixed {x: 338 y: 614 k: 0} }
cell { name: "mipi_inst2_DATA[15]" type: "io" mode: "outpad" fixed {x: 338 y: 614 k: 2} }
cell { name: "mipi_inst2_DATA[14]" type: "io" mode: "outpad" fixed {x: 338 y: 615 k: 0} }
cell { name: "mipi_inst2_DATA[13]" type: "io" mode: "outpad" fixed {x: 338 y: 615 k: 2} }
cell { name: "mipi_inst2_DATA[12]" type: "io" mode: "outpad" fixed {x: 338 y: 616 k: 0} }
cell { name: "mipi_inst2_DATA[11]" type: "io" mode: "outpad" fixed {x: 338 y: 616 k: 2} }
cell { name: "mipi_inst2_DATA[10]" type: "io" mode: "outpad" fixed {x: 338 y: 617 k: 0} }
cell { name: "mipi_inst2_DATA[9]" type: "io" mode: "outpad" fixed {x: 338 y: 617 k: 2} }
cell { name: "mipi_inst2_DATA[8]" type: "io" mode: "outpad" fixed {x: 338 y: 618 k: 0} }
cell { name: "mipi_inst2_DATA[7]" type: "io" mode: "outpad" fixed {x: 338 y: 618 k: 2} }
cell { name: "mipi_inst2_DATA[6]" type: "io" mode: "outpad" fixed {x: 338 y: 619 k: 0} }
cell { name: "mipi_inst2_DATA[5]" type: "io" mode: "outpad" fixed {x: 338 y: 619 k: 2} }
cell { name: "mipi_inst2_DATA[4]" type: "io" mode: "outpad" fixed {x: 338 y: 620 k: 0} }
cell { name: "mipi_inst2_DATA[3]" type: "io" mode: "outpad" fixed {x: 338 y: 620 k: 2} }
cell { name: "mipi_inst2_DATA[2]" type: "io" mode: "outpad" fixed {x: 338 y: 621 k: 0} }
cell { name: "mipi_inst2_DATA[1]" type: "io" mode: "outpad" fixed {x: 338 y: 621 k: 2} }
cell { name: "mipi_inst2_DATA[0]" type: "io" mode: "outpad" fixed {x: 338 y: 622 k: 0} }
cell { name: "mipi_inst2_TYPE[5]" type: "io" mode: "outpad" fixed {x: 338 y: 578 k: 2} }
cell { name: "mipi_inst2_TYPE[4]" type: "io" mode: "outpad" fixed {x: 338 y: 579 k: 0} }
cell { name: "mipi_inst2_TYPE[3]" type: "io" mode: "outpad" fixed {x: 338 y: 579 k: 2} }
cell { name: "mipi_inst2_TYPE[2]" type: "io" mode: "outpad" fixed {x: 338 y: 580 k: 0} }
cell { name: "mipi_inst2_TYPE[1]" type: "io" mode: "outpad" fixed {x: 338 y: 580 k: 2} }
cell { name: "mipi_inst2_TYPE[0]" type: "io" mode: "outpad" fixed {x: 338 y: 581 k: 0} }
cell { name: "mipi_inst2_LANES[1]" type: "io" mode: "outpad" fixed {x: 338 y: 577 k: 2} }
cell { name: "mipi_inst2_LANES[0]" type: "io" mode: "outpad" fixed {x: 338 y: 578 k: 0} }
cell { name: "mipi_inst2_FRAME_MODE" type: "io" mode: "outpad" fixed {x: 338 y: 577 k: 0} }
cell { name: "mipi_inst2_HRES[15]" type: "io" mode: "outpad" fixed {x: 338 y: 582 k: 2} }
cell { name: "mipi_inst2_HRES[14]" type: "io" mode: "outpad" fixed {x: 338 y: 583 k: 0} }
cell { name: "mipi_inst2_HRES[13]" type: "io" mode: "outpad" fixed {x: 338 y: 583 k: 2} }
cell { name: "mipi_inst2_HRES[12]" type: "io" mode: "outpad" fixed {x: 338 y: 584 k: 0} }
cell { name: "mipi_inst2_HRES[11]" type: "io" mode: "outpad" fixed {x: 338 y: 584 k: 2} }
cell { name: "mipi_inst2_HRES[10]" type: "io" mode: "outpad" fixed {x: 338 y: 585 k: 0} }
cell { name: "mipi_inst2_HRES[9]" type: "io" mode: "outpad" fixed {x: 338 y: 585 k: 2} }
cell { name: "mipi_inst2_HRES[8]" type: "io" mode: "outpad" fixed {x: 338 y: 586 k: 0} }
cell { name: "mipi_inst2_HRES[7]" type: "io" mode: "outpad" fixed {x: 338 y: 586 k: 2} }
cell { name: "mipi_inst2_HRES[6]" type: "io" mode: "outpad" fixed {x: 338 y: 587 k: 0} }
cell { name: "mipi_inst2_HRES[5]" type: "io" mode: "outpad" fixed {x: 338 y: 587 k: 2} }
cell { name: "mipi_inst2_HRES[4]" type: "io" mode: "outpad" fixed {x: 338 y: 588 k: 0} }
cell { name: "mipi_inst2_HRES[3]" type: "io" mode: "outpad" fixed {x: 338 y: 588 k: 2} }
cell { name: "mipi_inst2_HRES[2]" type: "io" mode: "outpad" fixed {x: 338 y: 589 k: 0} }
cell { name: "mipi_inst2_HRES[1]" type: "io" mode: "outpad" fixed {x: 338 y: 589 k: 2} }
cell { name: "mipi_inst2_HRES[0]" type: "io" mode: "outpad" fixed {x: 338 y: 590 k: 0} }
cell { name: "mipi_inst2_VC[1]" type: "io" mode: "outpad" fixed {x: 338 y: 581 k: 2} }
cell { name: "mipi_inst2_VC[0]" type: "io" mode: "outpad" fixed {x: 338 y: 582 k: 0} }
cell { name: "mipi_inst2_ULPS_ENTER[3]" type: "io" mode: "outpad" fixed {x: 338 y: 572 k: 2} }
cell { name: "mipi_inst2_ULPS_ENTER[2]" type: "io" mode: "outpad" fixed {x: 338 y: 573 k: 2} }
cell { name: "mipi_inst2_ULPS_ENTER[1]" type: "io" mode: "outpad" fixed {x: 338 y: 574 k: 2} }
cell { name: "mipi_inst2_ULPS_ENTER[0]" type: "io" mode: "outpad" fixed {x: 338 y: 575 k: 2} }
cell { name: "mipi_inst2_ULPS_EXIT[3]" type: "io" mode: "outpad" fixed {x: 338 y: 572 k: 0} }
cell { name: "mipi_inst2_ULPS_EXIT[2]" type: "io" mode: "outpad" fixed {x: 338 y: 573 k: 0} }
cell { name: "mipi_inst2_ULPS_EXIT[1]" type: "io" mode: "outpad" fixed {x: 338 y: 574 k: 0} }
cell { name: "mipi_inst2_ULPS_EXIT[0]" type: "io" mode: "outpad" fixed {x: 338 y: 575 k: 0} }
cell { name: "mipi_inst2_ULPS_CLK_ENTER" type: "io" mode: "outpad" fixed {x: 338 y: 576 k: 2} }
cell { name: "mipi_inst2_ULPS_CLK_EXIT" type: "io" mode: "outpad" fixed {x: 338 y: 576 k: 0} }
cell { name: "rx_status" type: "io" mode: "outpad" fixed {x: 323 y: 643 k: 0} }
cell { name: "standby" type: "io" mode: "outpad" fixed {x: 307 y: 643 k: 0} }
cell { name: "rx_status2" type: "io" mode: "outpad" fixed {x: 322 y: 643 k: 0} }
cell { name: "rx_status3" type: "io" mode: "outpad" fixed {x: 308 y: 643 k: 0} }
cell { name: "key1" type: "io" mode: "inpad" fixed {x: 327 y: 643 k: 3} }
cell { name: "key2" type: "io" mode: "inpad" fixed {x: 328 y: 643 k: 1} }
cell { name: "GND" type: "efl" mode: "logic" }
cell { name: "LUT__3516" type: "efl" mode: "logic" }
cell { name: "CLKBUF__0" type: "gbuf_block" mode: "gbuf_block" fixed {x: 1 y: 319 k: 0} }
cell { name: "AUX_ADD_CO__inst_line_buf/add_64/i10" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CO__inst_line_buf/add_88/i10" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_97/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_94/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_82/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_73/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_70/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_61/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_58/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_55/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_49/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_46/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_43/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_37/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_31/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_22/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_25/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "AUX_ADD_CI__inst_line_buf/sub_19/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_109/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_106/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_37/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_43/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_46/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_49/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_55/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_58/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_61/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_70/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i1" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_34/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_31/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_22/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_25/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_19/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_90/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_88/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_66/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_97/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/add_64/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_94/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_85/add_2/i2" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i5" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i4" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_82/add_2/i3" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i11" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i10" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i9" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i8" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i7" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/sub_73/add_2/i6" type: "efl" mode: "arithmetic" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_dly/ram__D$3" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" type: "memory" mode: "ram_4096x20_2_RCLK_RISING_WCLK_RISING" }
cell { name: "inst_dly/ram__D$0" type: "memory" mode: "ram_4096x20_0_RCLK_RISING_WCLK_RISING" }
cell { name: "LUT__3517" type: "efl" mode: "logic" }
cell { name: "LUT__3518" type: "efl" mode: "logic" }
cell { name: "LUT__3519" type: "efl" mode: "logic" }
cell { name: "LUT__3520" type: "efl" mode: "logic" }
cell { name: "LUT__3521" type: "efl" mode: "logic" }
cell { name: "LUT__3522" type: "efl" mode: "logic" }
cell { name: "LUT__3523" type: "efl" mode: "logic" }
cell { name: "LUT__3524" type: "efl" mode: "logic" }
cell { name: "LUT__3525" type: "efl" mode: "logic" }
cell { name: "LUT__3527" type: "efl" mode: "logic" }
cell { name: "LUT__3528" type: "efl" mode: "logic" }
cell { name: "LUT__3529" type: "efl" mode: "logic" }
cell { name: "LUT__3530" type: "efl" mode: "logic" }
cell { name: "LUT__3531" type: "efl" mode: "logic" }
cell { name: "LUT__3532" type: "efl" mode: "logic" }
cell { name: "LUT__3533" type: "efl" mode: "logic" }
cell { name: "LUT__3534" type: "efl" mode: "logic" }
cell { name: "LUT__3535" type: "efl" mode: "logic" }
cell { name: "LUT__3536" type: "efl" mode: "logic" }
cell { name: "LUT__3537" type: "efl" mode: "logic" }
cell { name: "LUT__3538" type: "efl" mode: "logic" }
cell { name: "LUT__3539" type: "efl" mode: "logic" }
cell { name: "LUT__3540" type: "efl" mode: "logic" }
cell { name: "LUT__3541" type: "efl" mode: "logic" }
cell { name: "LUT__3542" type: "efl" mode: "logic" }
cell { name: "LUT__3543" type: "efl" mode: "logic" }
cell { name: "LUT__3544" type: "efl" mode: "logic" }
cell { name: "LUT__3545" type: "efl" mode: "logic" }
cell { name: "LUT__3546" type: "efl" mode: "logic" }
cell { name: "LUT__3550" type: "efl" mode: "logic" }
cell { name: "LUT__3553" type: "efl" mode: "logic" }
cell { name: "LUT__3556" type: "efl" mode: "logic" }
cell { name: "LUT__3560" type: "efl" mode: "logic" }
cell { name: "LUT__3561" type: "efl" mode: "logic" }
cell { name: "LUT__3564" type: "efl" mode: "logic" }
cell { name: "LUT__3568" type: "efl" mode: "logic" }
cell { name: "LUT__3569" type: "efl" mode: "logic" }
cell { name: "LUT__3570" type: "efl" mode: "logic" }
cell { name: "LUT__3571" type: "efl" mode: "logic" }
cell { name: "LUT__3573" type: "efl" mode: "logic" }
cell { name: "LUT__3576" type: "efl" mode: "logic" }
cell { name: "LUT__3579" type: "efl" mode: "logic" }
cell { name: "LUT__3582" type: "efl" mode: "logic" }
cell { name: "LUT__3586" type: "efl" mode: "logic" }
cell { name: "LUT__3588" type: "efl" mode: "logic" }
cell { name: "LUT__3590" type: "efl" mode: "logic" }
cell { name: "LUT__3592" type: "efl" mode: "logic" }
cell { name: "LUT__3597" type: "efl" mode: "logic" }
cell { name: "LUT__3598" type: "efl" mode: "logic" }
cell { name: "LUT__3599" type: "efl" mode: "logic" }
cell { name: "LUT__3600" type: "efl" mode: "logic" }
cell { name: "LUT__3601" type: "efl" mode: "logic" }
cell { name: "LUT__3602" type: "efl" mode: "logic" }
cell { name: "LUT__3604" type: "efl" mode: "logic" }
cell { name: "LUT__3606" type: "efl" mode: "logic" }
cell { name: "LUT__3607" type: "efl" mode: "logic" }
cell { name: "LUT__3608" type: "efl" mode: "logic" }
cell { name: "LUT__3609" type: "efl" mode: "logic" }
cell { name: "LUT__3610" type: "efl" mode: "logic" }
cell { name: "LUT__3611" type: "efl" mode: "logic" }
cell { name: "LUT__3613" type: "efl" mode: "logic" }
cell { name: "LUT__3614" type: "efl" mode: "logic" }
cell { name: "LUT__3615" type: "efl" mode: "logic" }
cell { name: "LUT__3617" type: "efl" mode: "logic" }
cell { name: "LUT__3619" type: "efl" mode: "logic" }
cell { name: "LUT__3621" type: "efl" mode: "logic" }
cell { name: "LUT__3622" type: "efl" mode: "logic" }
cell { name: "LUT__3623" type: "efl" mode: "logic" }
cell { name: "LUT__3624" type: "efl" mode: "logic" }
cell { name: "LUT__3625" type: "efl" mode: "logic" }
cell { name: "LUT__3635" type: "efl" mode: "logic" }
cell { name: "LUT__3636" type: "efl" mode: "logic" }
cell { name: "LUT__3637" type: "efl" mode: "logic" }
cell { name: "LUT__3639" type: "efl" mode: "logic" }
cell { name: "LUT__3640" type: "efl" mode: "logic" }
cell { name: "LUT__3642" type: "efl" mode: "logic" }
cell { name: "LUT__3643" type: "efl" mode: "logic" }
cell { name: "LUT__3645" type: "efl" mode: "logic" }
cell { name: "LUT__3646" type: "efl" mode: "logic" }
cell { name: "LUT__3648" type: "efl" mode: "logic" }
cell { name: "LUT__3649" type: "efl" mode: "logic" }
cell { name: "LUT__3651" type: "efl" mode: "logic" }
cell { name: "LUT__3652" type: "efl" mode: "logic" }
cell { name: "LUT__3654" type: "efl" mode: "logic" }
cell { name: "LUT__3655" type: "efl" mode: "logic" }
cell { name: "LUT__3657" type: "efl" mode: "logic" }
cell { name: "LUT__3658" type: "efl" mode: "logic" }
cell { name: "LUT__3660" type: "efl" mode: "logic" }
cell { name: "LUT__3661" type: "efl" mode: "logic" }
cell { name: "LUT__3663" type: "efl" mode: "logic" }
cell { name: "LUT__3664" type: "efl" mode: "logic" }
cell { name: "LUT__3676" type: "efl" mode: "logic" }
cell { name: "LUT__3677" type: "efl" mode: "logic" }
cell { name: "LUT__3678" type: "efl" mode: "logic" }
cell { name: "LUT__3680" type: "efl" mode: "logic" }
cell { name: "LUT__3681" type: "efl" mode: "logic" }
cell { name: "LUT__3683" type: "efl" mode: "logic" }
cell { name: "LUT__3684" type: "efl" mode: "logic" }
cell { name: "LUT__3686" type: "efl" mode: "logic" }
cell { name: "LUT__3687" type: "efl" mode: "logic" }
cell { name: "LUT__3689" type: "efl" mode: "logic" }
cell { name: "LUT__3690" type: "efl" mode: "logic" }
cell { name: "LUT__3692" type: "efl" mode: "logic" }
cell { name: "LUT__3693" type: "efl" mode: "logic" }
cell { name: "LUT__3695" type: "efl" mode: "logic" }
cell { name: "LUT__3696" type: "efl" mode: "logic" }
cell { name: "LUT__3698" type: "efl" mode: "logic" }
cell { name: "LUT__3699" type: "efl" mode: "logic" }
cell { name: "LUT__3701" type: "efl" mode: "logic" }
cell { name: "LUT__3702" type: "efl" mode: "logic" }
cell { name: "LUT__3704" type: "efl" mode: "logic" }
cell { name: "LUT__3705" type: "efl" mode: "logic" }
cell { name: "LUT__3708" type: "efl" mode: "logic" }
cell { name: "LUT__3711" type: "efl" mode: "logic" }
cell { name: "LUT__3714" type: "efl" mode: "logic" }
cell { name: "LUT__3717" type: "efl" mode: "logic" }
cell { name: "LUT__3721" type: "efl" mode: "logic" }
cell { name: "LUT__3723" type: "efl" mode: "logic" }
cell { name: "LUT__3726" type: "efl" mode: "logic" }
cell { name: "LUT__3728" type: "efl" mode: "logic" }
cell { name: "LUT__3729" type: "efl" mode: "logic" }
cell { name: "LUT__3731" type: "efl" mode: "logic" }
cell { name: "LUT__3733" type: "efl" mode: "logic" }
cell { name: "LUT__3735" type: "efl" mode: "logic" }
cell { name: "LUT__3858" type: "efl" mode: "logic" }
cell { name: "LUT__3859" type: "efl" mode: "logic" }
cell { name: "LUT__3860" type: "efl" mode: "logic" }
cell { name: "LUT__3861" type: "efl" mode: "logic" }
cell { name: "LUT__3862" type: "efl" mode: "logic" }
cell { name: "LUT__3863" type: "efl" mode: "logic" }
cell { name: "LUT__3864" type: "efl" mode: "logic" }
cell { name: "LUT__3865" type: "efl" mode: "logic" }
cell { name: "LUT__3866" type: "efl" mode: "logic" }
cell { name: "LUT__3867" type: "efl" mode: "logic" }
cell { name: "LUT__3868" type: "efl" mode: "logic" }
cell { name: "LUT__3869" type: "efl" mode: "logic" }
cell { name: "LUT__3870" type: "efl" mode: "logic" }
cell { name: "LUT__3871" type: "efl" mode: "logic" }
cell { name: "LUT__3872" type: "efl" mode: "logic" }
cell { name: "LUT__3873" type: "efl" mode: "logic" }
cell { name: "LUT__3874" type: "efl" mode: "logic" }
cell { name: "LUT__3875" type: "efl" mode: "logic" }
cell { name: "LUT__3876" type: "efl" mode: "logic" }
cell { name: "LUT__3877" type: "efl" mode: "logic" }
cell { name: "LUT__3878" type: "efl" mode: "logic" }
cell { name: "LUT__3879" type: "efl" mode: "logic" }
cell { name: "LUT__3880" type: "efl" mode: "logic" }
cell { name: "LUT__3881" type: "efl" mode: "logic" }
cell { name: "LUT__3882" type: "efl" mode: "logic" }
cell { name: "LUT__3883" type: "efl" mode: "logic" }
cell { name: "LUT__3884" type: "efl" mode: "logic" }
cell { name: "LUT__3885" type: "efl" mode: "logic" }
cell { name: "LUT__3886" type: "efl" mode: "logic" }
cell { name: "LUT__3887" type: "efl" mode: "logic" }
cell { name: "LUT__3888" type: "efl" mode: "logic" }
cell { name: "LUT__3889" type: "efl" mode: "logic" }
cell { name: "LUT__3890" type: "efl" mode: "logic" }
cell { name: "LUT__3891" type: "efl" mode: "logic" }
cell { name: "LUT__3892" type: "efl" mode: "logic" }
cell { name: "LUT__3893" type: "efl" mode: "logic" }
cell { name: "LUT__3894" type: "efl" mode: "logic" }
cell { name: "LUT__3895" type: "efl" mode: "logic" }
cell { name: "LUT__3896" type: "efl" mode: "logic" }
cell { name: "LUT__3897" type: "efl" mode: "logic" }
cell { name: "LUT__3901" type: "efl" mode: "logic" }
cell { name: "LUT__3904" type: "efl" mode: "logic" }
cell { name: "LUT__3907" type: "efl" mode: "logic" }
cell { name: "LUT__3911" type: "efl" mode: "logic" }
cell { name: "LUT__3914" type: "efl" mode: "logic" }
cell { name: "LUT__3916" type: "efl" mode: "logic" }
cell { name: "LUT__3917" type: "efl" mode: "logic" }
cell { name: "LUT__3918" type: "efl" mode: "logic" }
cell { name: "LUT__3919" type: "efl" mode: "logic" }
cell { name: "LUT__3920" type: "efl" mode: "logic" }
cell { name: "LUT__3515" type: "efl" mode: "logic" }
cell { name: "mipi_cal_clk" type: "io" mode: "inpad" fixed {x: 0 y: 318 k: 1} }
cell { name: "mipi_cal_clk~CLKBUF" type: "gbuf_block" mode: "gbuf_block" fixed {x: 1 y: 318 k: 0} }
cell { name: "mipi_inst2_ESC_CLK" type: "io" mode: "inpad" fixed {x: 338 y: 322 k: 1} }
cell { name: "mipi_inst2_ESC_CLK~CLKBUF" type: "gbuf_block" mode: "gbuf_block" fixed {x: 337 y: 322 k: 0} }
net {
	name: "mipi_inst1_DATA[35]"
	terminal	{ cell: "mipi_inst1_DATA[35]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[35]~FF" port: "I[1]" }
 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "r_rden_1P~FF" port: "O" }
	terminal	{ cell: "r_mipi_rx_data_1P[35]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[34]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[21]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[20]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[39]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[38]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[37]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[36]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[19]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[18]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[17]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[16]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[15]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[14]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[13]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[12]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[11]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[23]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[10]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[9]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[8]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[7]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[22]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[6]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[5]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[4]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[3]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[2]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[1]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[33]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[0]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[32]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[31]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_valid_1P~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[30]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[29]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[28]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[25]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[24]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[0]_2~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[27]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_data_1P[26]~FF" port: "CE" }
	terminal	{ cell: "r_mipi_rx_hsync_1P[0]~FF" port: "CE" }
	terminal	{ cell: "green_gain[2]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[7]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[8]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[9]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[10]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[11]~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[12]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[0]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_valid_1P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_2P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[0]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_inc_1P~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[0]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_1P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_1P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_2P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_2P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_3P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_3P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[0]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_4P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_4P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_5P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_5P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_hsync~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_valid~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_1P~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[1]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[2]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[3]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[4]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[5]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[6]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[7]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[8]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[9]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[10]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[11]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[12]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[13]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[14]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[15]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[16]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[17]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[18]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[19]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[20]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[21]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[22]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[23]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[24]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[25]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[26]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[27]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[28]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[29]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[30]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[31]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[32]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[33]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[34]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[35]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[36]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[37]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[38]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[39]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[1]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[2]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[3]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[4]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[5]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[6]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[7]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[8]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[9]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[1]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[2]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[3]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[4]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[5]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[6]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[7]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[8]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[9]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[10]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[11]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[12]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[13]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[14]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[15]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[16]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[17]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[18]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[19]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[20]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[21]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[22]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[23]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[24]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[25]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[26]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[27]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[28]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[29]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[30]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[31]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[32]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[33]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[34]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[35]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[36]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[37]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[38]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[39]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[40]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[41]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[42]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[43]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[44]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[45]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[46]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[47]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[48]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[49]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[50]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[51]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[52]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[53]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[54]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[55]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[56]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[57]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[58]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[59]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[60]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[61]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[62]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[63]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[64]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[65]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[66]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[67]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[68]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[69]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[70]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[71]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[72]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[73]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[74]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[75]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[76]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[77]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[78]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[79]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[80]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[81]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[82]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[83]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[84]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[85]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[86]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[87]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[88]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[89]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[90]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[91]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[92]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[93]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[94]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[95]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[96]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[97]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[98]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[99]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[100]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[101]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[102]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[103]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[104]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[105]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[106]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[107]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[108]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[109]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[110]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[111]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[112]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[113]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[114]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[115]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[116]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[117]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[118]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[119]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[1]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[2]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[3]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[4]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[5]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[6]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[7]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[8]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[9]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[10]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[11]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[12]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[13]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[14]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[15]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[16]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[17]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[18]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[19]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[20]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[21]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[22]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[23]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[24]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[25]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[26]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[27]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[28]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[29]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[30]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[31]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[32]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[33]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[34]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[35]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[36]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[37]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[38]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[39]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[40]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[41]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[42]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[43]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[44]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[45]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[46]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[47]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[48]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[49]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[50]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[51]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[52]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[53]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[54]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[55]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[56]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[57]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[58]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[59]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[60]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[61]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[62]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[63]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[64]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[65]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[66]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[67]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[68]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[69]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[70]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[71]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[72]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[73]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[74]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[75]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[76]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[77]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[78]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[79]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[80]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[81]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[82]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[83]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[84]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[85]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[86]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[87]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[88]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[89]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[90]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[91]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[92]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[93]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[94]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[95]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[96]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[97]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[98]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[99]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[100]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[101]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[102]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[103]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[104]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[105]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[106]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[107]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[108]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[109]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[110]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[111]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[112]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[113]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[114]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[115]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[116]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[117]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[118]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[119]~FF" port: "CE" }
	terminal	{ cell: "inst_dly/w_mipi_tx_vsync~FF" port: "CE" }
	terminal	{ cell: "mipi_inst1_DPHY_RSTN" port: "outpad" }
	terminal	{ cell: "mipi_inst1_RSTN" port: "outpad" }
	terminal	{ cell: "mipi_inst1_VC_ENA[0]" port: "outpad" }
	terminal	{ cell: "mipi_inst1_LANES[0]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_DPHY_RSTN" port: "outpad" }
	terminal	{ cell: "mipi_inst2_RSTN" port: "outpad" }
	terminal	{ cell: "mipi_inst2_TYPE[5]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_TYPE[3]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_TYPE[1]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_TYPE[0]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_LANES[0]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[10]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[9]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[8]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[7]" port: "outpad" }
	terminal	{ cell: "CLKBUF__0" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_97/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_97/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_94/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_94/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_82/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_82/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_73/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_73/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_70/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_70/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_61/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_61/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_58/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_58/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_55/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_55/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_49/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_49/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_46/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_46/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_43/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_43/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_37/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_37/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_31/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_31/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_22/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_22/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_25/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_25/add_2/i1" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_19/add_2/i1" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_19/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RCLKE" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WCLKE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RCLKE" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WCLKE" }
	terminal	{ cell: "mipi_cal_clk~CLKBUF" port: "I[0]" }
	terminal	{ cell: "mipi_inst2_ESC_CLK~CLKBUF" port: "I[0]" }
 }
net {
	name: "i_arstn"
	terminal	{ cell: "i_arstn" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[35]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[34]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[21]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[20]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[39]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[38]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[37]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[36]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[19]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[18]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[17]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[16]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[15]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[14]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[13]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[12]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[11]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[23]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[10]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[9]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[8]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[7]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[22]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[6]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[5]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[4]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[3]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[2]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[1]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[33]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[0]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[32]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[31]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_valid_1P~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[30]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[29]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[28]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[25]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[24]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[0]_2~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[27]~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_data_1P[26]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[0]_2~FF" port: "RE" }
	terminal	{ cell: "r_rden_1P~FF" port: "RE" }
	terminal	{ cell: "r_mipi_rx_hsync_1P[0]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[1]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[2]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[3]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[4]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[5]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[6]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[7]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[8]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[9]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[10]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[11]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[12]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[1]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[2]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[3]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[4]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[5]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[6]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[7]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[8]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[9]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[10]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[11]~FF" port: "RE" }
	terminal	{ cell: "r_raddr_1P[12]~FF" port: "RE" }
 }
net {
	name: "r_mipi_rx_data_1P[35]"
	terminal	{ cell: "r_mipi_rx_data_1P[35]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i6" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_64/i6" port: "I[0]" }
	terminal	{ cell: "LUT__3522" port: "I[1]" }
	terminal	{ cell: "LUT__3568" port: "I[1]" }
	terminal	{ cell: "LUT__3693" port: "I[2]" }
	terminal	{ cell: "LUT__3878" port: "I[0]" }
	terminal	{ cell: "LUT__3894" port: "I[0]" }
 }
net {
	name: "mipi_pclk~O"
	type: GLOBAL_CLOCK
	gbuf_driven: true
	terminal	{ cell: "CLKBUF__0" port: "clkout" }
	terminal	{ cell: "r_mipi_rx_data_1P[35]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[34]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[21]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[20]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[39]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[38]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[37]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[36]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[19]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[18]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[17]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[16]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[15]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[14]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[13]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[12]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[11]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[23]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[10]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[9]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[8]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[7]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[22]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[6]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[5]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[4]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[3]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[2]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[1]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[33]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[0]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[32]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[31]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_valid_1P~FF" port: "clk" }
	terminal	{ cell: "key1_counter[0]_2~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[30]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[29]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[28]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[0]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[25]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[24]~FF" port: "clk" }
	terminal	{ cell: "red_gain[0]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[0]_2~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[27]~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_data_1P[26]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[0]_2~FF" port: "clk" }
	terminal	{ cell: "r_rden_1P~FF" port: "clk" }
	terminal	{ cell: "r_mipi_rx_hsync_1P[0]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[1]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[2]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[3]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[4]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[5]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[6]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[7]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[8]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[9]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[10]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[11]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[12]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[13]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[14]~FF" port: "clk" }
	terminal	{ cell: "key1_counter[15]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[1]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[2]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[3]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[4]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[5]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[6]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[7]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[8]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[9]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[10]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[11]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[12]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[13]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[14]~FF" port: "clk" }
	terminal	{ cell: "key2_counter[15]~FF" port: "clk" }
	terminal	{ cell: "red_gain[1]~FF" port: "clk" }
	terminal	{ cell: "red_gain[2]~FF" port: "clk" }
	terminal	{ cell: "green_gain[2]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[1]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[2]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[3]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[4]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[5]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[6]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[7]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[8]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[9]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[10]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[11]~FF" port: "clk" }
	terminal	{ cell: "r_waddr_1P[12]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[0]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_valid_1P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[0]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_2P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[0]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_full_1P_2~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_en_1P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_inc_1P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[0]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[0]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_1P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_1P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_2P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_2P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_3P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_3P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[0]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_4P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_4P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_5P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_5P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_hsync~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_valid~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_1P~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[1]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[2]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[3]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[4]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[5]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[6]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[7]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[8]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[9]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[10]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[11]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[12]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[13]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[14]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[15]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[16]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[17]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[18]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[19]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[20]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[21]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[22]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[23]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[24]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[25]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[26]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[27]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[28]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[29]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[30]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[31]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[32]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[33]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[34]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[35]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[36]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[37]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[38]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[39]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[1]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[2]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[3]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[4]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[5]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[6]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[7]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[8]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[9]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[10]_2~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[1]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[2]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[3]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[4]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[5]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[6]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[7]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[8]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[9]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[10]_2~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[1]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[2]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[1]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[2]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[3]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[4]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[5]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[6]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[7]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[8]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[9]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[10]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[11]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[12]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[13]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[14]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[15]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[16]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[17]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[18]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[19]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[20]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[21]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[22]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[23]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[24]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[25]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[26]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[27]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[28]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[29]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[30]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[31]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[32]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[33]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[34]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[35]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[36]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[37]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[38]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[39]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[40]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[41]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[42]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[43]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[44]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[45]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[46]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[47]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[48]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[49]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[50]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[51]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[52]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[53]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[54]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[55]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[56]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[57]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[58]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[59]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[60]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[61]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[62]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[63]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[64]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[65]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[66]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[67]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[68]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[69]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[70]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[71]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[72]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[73]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[74]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[75]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[76]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[77]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[78]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[79]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[80]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[81]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[82]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[83]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[84]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[85]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[86]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[87]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[88]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[89]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[90]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[91]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[92]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[93]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[94]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[95]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[96]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[97]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[98]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[99]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[100]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[101]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[102]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[103]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[104]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[105]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[106]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[107]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[108]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[109]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[110]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[111]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[112]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[113]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[114]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[115]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[116]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[117]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[118]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[119]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[1]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[2]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[3]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[4]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[5]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[6]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[7]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[8]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[9]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[10]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[11]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[12]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[13]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[14]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[15]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[16]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[17]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[18]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[19]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[20]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[21]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[22]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[23]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[24]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[25]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[26]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[27]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[28]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[29]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[30]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[31]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[32]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[33]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[34]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[35]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[36]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[37]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[38]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[39]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[40]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[41]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[42]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[43]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[44]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[45]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[46]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[47]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[48]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[49]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[50]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[51]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[52]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[53]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[54]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[55]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[56]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[57]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[58]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[59]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[60]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[61]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[62]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[63]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[64]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[65]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[66]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[67]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[68]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[69]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[70]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[71]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[72]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[73]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[74]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[75]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[76]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[77]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[78]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[79]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[80]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[81]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[82]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[83]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[84]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[85]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[86]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[87]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[88]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[89]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[90]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[91]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[92]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[93]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[94]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[95]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[96]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[97]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[98]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[99]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[100]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[101]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[102]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[103]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[104]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[105]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[106]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[107]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[108]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[109]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[110]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[111]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[112]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[113]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[114]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[115]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[116]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[117]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[118]~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[119]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[1]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[2]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[3]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[4]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[5]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[6]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[7]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[8]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[9]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[10]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[11]~FF" port: "clk" }
	terminal	{ cell: "r_raddr_1P[12]~FF" port: "clk" }
	terminal	{ cell: "inst_dly/w_mipi_tx_vsync~FF" port: "clk" }
	terminal	{ cell: "inst_dly/n24~FF" port: "clk" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WCLK" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RCLK" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RCLK" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WCLK" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RCLK" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WCLK" }
 }
net {
	name: "mipi_inst1_DATA[34]"
	terminal	{ cell: "mipi_inst1_DATA[34]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[34]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[34]"
	terminal	{ cell: "r_mipi_rx_data_1P[34]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i5" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_64/i5" port: "I[0]" }
	terminal	{ cell: "LUT__3523" port: "I[1]" }
	terminal	{ cell: "LUT__3569" port: "I[1]" }
	terminal	{ cell: "LUT__3690" port: "I[2]" }
	terminal	{ cell: "LUT__3879" port: "I[0]" }
	terminal	{ cell: "LUT__3895" port: "I[0]" }
 }
net {
	name: "mipi_inst1_DATA[21]"
	terminal	{ cell: "mipi_inst1_DATA[21]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[21]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[21]"
	terminal	{ cell: "r_mipi_rx_data_1P[21]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[21]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i2" port: "I[0]" }
 }
net {
	name: "mipi_inst1_DATA[20]"
	terminal	{ cell: "mipi_inst1_DATA[20]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[20]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[20]"
	terminal	{ cell: "r_mipi_rx_data_1P[20]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[20]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i1" port: "I[0]" }
 }
net {
	name: "mipi_inst1_DATA[39]"
	terminal	{ cell: "mipi_inst1_DATA[39]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[39]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[39]"
	terminal	{ cell: "r_mipi_rx_data_1P[39]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i10" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_64/i10" port: "I[0]" }
	terminal	{ cell: "LUT__3525" port: "I[1]" }
	terminal	{ cell: "LUT__3705" port: "I[2]" }
	terminal	{ cell: "LUT__3874" port: "I[0]" }
	terminal	{ cell: "LUT__3890" port: "I[0]" }
	terminal	{ cell: "LUT__3918" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[38]"
	terminal	{ cell: "mipi_inst1_DATA[38]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[38]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[38]"
	terminal	{ cell: "r_mipi_rx_data_1P[38]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i9" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_64/i9" port: "I[0]" }
	terminal	{ cell: "LUT__3542" port: "I[1]" }
	terminal	{ cell: "LUT__3702" port: "I[2]" }
	terminal	{ cell: "LUT__3875" port: "I[0]" }
	terminal	{ cell: "LUT__3891" port: "I[0]" }
	terminal	{ cell: "LUT__3919" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[37]"
	terminal	{ cell: "mipi_inst1_DATA[37]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[37]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[37]"
	terminal	{ cell: "r_mipi_rx_data_1P[37]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i8" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_64/i8" port: "I[0]" }
	terminal	{ cell: "LUT__3545" port: "I[1]" }
	terminal	{ cell: "LUT__3699" port: "I[2]" }
	terminal	{ cell: "LUT__3876" port: "I[0]" }
	terminal	{ cell: "LUT__3892" port: "I[0]" }
	terminal	{ cell: "LUT__3920" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[36]"
	terminal	{ cell: "mipi_inst1_DATA[36]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[36]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[36]"
	terminal	{ cell: "r_mipi_rx_data_1P[36]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i7" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_64/i7" port: "I[0]" }
	terminal	{ cell: "LUT__3543" port: "I[1]" }
	terminal	{ cell: "LUT__3546" port: "I[1]" }
	terminal	{ cell: "LUT__3696" port: "I[2]" }
	terminal	{ cell: "LUT__3877" port: "I[0]" }
	terminal	{ cell: "LUT__3893" port: "I[0]" }
 }
net {
	name: "mipi_inst1_DATA[19]"
	terminal	{ cell: "mipi_inst1_DATA[19]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[19]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[19]"
	terminal	{ cell: "r_mipi_rx_data_1P[19]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i10" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i10" port: "I[0]" }
	terminal	{ cell: "LUT__3600" port: "I[1]" }
	terminal	{ cell: "LUT__3664" port: "I[2]" }
	terminal	{ cell: "LUT__3859" port: "I[0]" }
	terminal	{ cell: "LUT__3866" port: "I[0]" }
	terminal	{ cell: "LUT__3884" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[18]"
	terminal	{ cell: "mipi_inst1_DATA[18]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[18]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[18]"
	terminal	{ cell: "r_mipi_rx_data_1P[18]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i9" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i9" port: "I[0]" }
	terminal	{ cell: "LUT__3601" port: "I[1]" }
	terminal	{ cell: "LUT__3661" port: "I[2]" }
	terminal	{ cell: "LUT__3860" port: "I[0]" }
	terminal	{ cell: "LUT__3867" port: "I[0]" }
	terminal	{ cell: "LUT__3885" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[17]"
	terminal	{ cell: "mipi_inst1_DATA[17]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[17]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[17]"
	terminal	{ cell: "r_mipi_rx_data_1P[17]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i8" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i8" port: "I[0]" }
	terminal	{ cell: "LUT__3602" port: "I[1]" }
	terminal	{ cell: "LUT__3658" port: "I[2]" }
	terminal	{ cell: "LUT__3861" port: "I[0]" }
	terminal	{ cell: "LUT__3868" port: "I[0]" }
	terminal	{ cell: "LUT__3886" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[16]"
	terminal	{ cell: "mipi_inst1_DATA[16]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[16]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[16]"
	terminal	{ cell: "r_mipi_rx_data_1P[16]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i7" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i7" port: "I[0]" }
	terminal	{ cell: "LUT__3621" port: "I[1]" }
	terminal	{ cell: "LUT__3655" port: "I[2]" }
	terminal	{ cell: "LUT__3862" port: "I[0]" }
	terminal	{ cell: "LUT__3869" port: "I[0]" }
	terminal	{ cell: "LUT__3887" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[15]"
	terminal	{ cell: "mipi_inst1_DATA[15]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[15]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[15]"
	terminal	{ cell: "r_mipi_rx_data_1P[15]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i6" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i6" port: "I[0]" }
	terminal	{ cell: "LUT__3652" port: "I[2]" }
	terminal	{ cell: "LUT__3863" port: "I[0]" }
	terminal	{ cell: "LUT__3870" port: "I[0]" }
	terminal	{ cell: "LUT__3881" port: "I[1]" }
	terminal	{ cell: "LUT__3888" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[14]"
	terminal	{ cell: "mipi_inst1_DATA[14]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[14]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[14]"
	terminal	{ cell: "r_mipi_rx_data_1P[14]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i5" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i5" port: "I[0]" }
	terminal	{ cell: "LUT__3649" port: "I[2]" }
	terminal	{ cell: "LUT__3864" port: "I[0]" }
	terminal	{ cell: "LUT__3871" port: "I[0]" }
	terminal	{ cell: "LUT__3882" port: "I[1]" }
	terminal	{ cell: "LUT__3889" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[13]"
	terminal	{ cell: "mipi_inst1_DATA[13]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[13]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[13]"
	terminal	{ cell: "r_mipi_rx_data_1P[13]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i4" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i4" port: "I[0]" }
	terminal	{ cell: "LUT__3646" port: "I[2]" }
	terminal	{ cell: "LUT__3865" port: "I[0]" }
	terminal	{ cell: "LUT__3872" port: "I[0]" }
	terminal	{ cell: "LUT__3883" port: "I[1]" }
	terminal	{ cell: "LUT__3916" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[12]"
	terminal	{ cell: "mipi_inst1_DATA[12]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[12]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[12]"
	terminal	{ cell: "r_mipi_rx_data_1P[12]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i3" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i3" port: "I[0]" }
	terminal	{ cell: "LUT__3599" port: "I[0]" }
	terminal	{ cell: "LUT__3625" port: "I[1]" }
	terminal	{ cell: "LUT__3643" port: "I[2]" }
	terminal	{ cell: "LUT__3873" port: "I[0]" }
	terminal	{ cell: "LUT__3917" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[11]"
	terminal	{ cell: "mipi_inst1_DATA[11]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[11]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[11]"
	terminal	{ cell: "r_mipi_rx_data_1P[11]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i2" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i2" port: "I[0]" }
	terminal	{ cell: "LUT__3598" port: "I[0]" }
	terminal	{ cell: "LUT__3624" port: "I[1]" }
	terminal	{ cell: "LUT__3640" port: "I[2]" }
 }
net {
	name: "mipi_inst1_DATA[23]"
	terminal	{ cell: "mipi_inst1_DATA[23]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[23]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[23]"
	terminal	{ cell: "r_mipi_rx_data_1P[23]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[23]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i4" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i3" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[10]"
	terminal	{ cell: "mipi_inst1_DATA[10]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[10]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[10]"
	terminal	{ cell: "r_mipi_rx_data_1P[10]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/add_88/i1" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i1" port: "I[0]" }
	terminal	{ cell: "LUT__3637" port: "I[2]" }
 }
net {
	name: "mipi_inst1_DATA[9]"
	terminal	{ cell: "mipi_inst1_DATA[9]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[9]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[9]"
	terminal	{ cell: "r_mipi_rx_data_1P[9]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[9]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i10" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i9" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[8]"
	terminal	{ cell: "mipi_inst1_DATA[8]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[8]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[8]"
	terminal	{ cell: "r_mipi_rx_data_1P[8]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[8]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i9" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i8" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[7]"
	terminal	{ cell: "mipi_inst1_DATA[7]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[7]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[7]"
	terminal	{ cell: "r_mipi_rx_data_1P[7]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[7]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i8" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i7" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[22]"
	terminal	{ cell: "mipi_inst1_DATA[22]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[22]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[22]"
	terminal	{ cell: "r_mipi_rx_data_1P[22]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[22]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_37/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_34/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i3" port: "I[0]" }
 }
net {
	name: "mipi_inst1_DATA[6]"
	terminal	{ cell: "mipi_inst1_DATA[6]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[6]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[6]"
	terminal	{ cell: "r_mipi_rx_data_1P[6]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[6]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i7" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i6" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[5]"
	terminal	{ cell: "mipi_inst1_DATA[5]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[5]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[5]"
	terminal	{ cell: "r_mipi_rx_data_1P[5]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[5]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i6" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i5" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[4]"
	terminal	{ cell: "mipi_inst1_DATA[4]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[4]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[4]"
	terminal	{ cell: "r_mipi_rx_data_1P[4]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[4]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i5" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i4" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[3]"
	terminal	{ cell: "mipi_inst1_DATA[3]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[3]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[3]"
	terminal	{ cell: "r_mipi_rx_data_1P[3]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[3]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i4" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i3" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[2]"
	terminal	{ cell: "mipi_inst1_DATA[2]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[2]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[2]"
	terminal	{ cell: "r_mipi_rx_data_1P[2]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[2]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i3" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_61/add_2/i1" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[1]"
	terminal	{ cell: "mipi_inst1_DATA[1]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[1]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[1]"
	terminal	{ cell: "r_mipi_rx_data_1P[1]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[1]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i2" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_58/add_2/i1" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[33]"
	terminal	{ cell: "mipi_inst1_DATA[33]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[33]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[33]"
	terminal	{ cell: "r_mipi_rx_data_1P[33]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i4" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_64/i4" port: "I[0]" }
	terminal	{ cell: "LUT__3524" port: "I[1]" }
	terminal	{ cell: "LUT__3570" port: "I[1]" }
	terminal	{ cell: "LUT__3687" port: "I[2]" }
	terminal	{ cell: "LUT__3880" port: "I[0]" }
	terminal	{ cell: "LUT__3896" port: "I[0]" }
 }
net {
	name: "mipi_inst1_DATA[0]"
	terminal	{ cell: "mipi_inst1_DATA[0]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[0]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[0]"
	terminal	{ cell: "r_mipi_rx_data_1P[0]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[0]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i1" port: "I[0]" }
 }
net {
	name: "mipi_inst1_DATA[32]"
	terminal	{ cell: "mipi_inst1_DATA[32]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[32]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[32]"
	terminal	{ cell: "r_mipi_rx_data_1P[32]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i2" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i3" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/add_64/i3" port: "I[0]" }
	terminal	{ cell: "LUT__3571" port: "I[1]" }
	terminal	{ cell: "LUT__3597" port: "I[0]" }
	terminal	{ cell: "LUT__3623" port: "I[1]" }
	terminal	{ cell: "LUT__3684" port: "I[2]" }
	terminal	{ cell: "LUT__3897" port: "I[0]" }
 }
net {
	name: "mipi_inst1_DATA[31]"
	terminal	{ cell: "mipi_inst1_DATA[31]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[31]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[31]"
	terminal	{ cell: "r_mipi_rx_data_1P[31]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i1" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i2" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/add_64/i2" port: "I[0]" }
	terminal	{ cell: "LUT__3544" port: "I[0]" }
	terminal	{ cell: "LUT__3622" port: "I[1]" }
	terminal	{ cell: "LUT__3681" port: "I[2]" }
 }
net {
	name: "mipi_inst1_VALID"
	terminal	{ cell: "mipi_inst1_VALID" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_valid_1P~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_valid_1P_2"
	terminal	{ cell: "r_mipi_rx_valid_1P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_valid_1P~FF" port: "I[1]" }
 }
net {
	name: "key1_counter[0]_2"
	terminal	{ cell: "key1_counter[0]_2~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[0]_2~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "key1_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "key1_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3533" port: "I[3]" }
	terminal	{ cell: "LUT__3550" port: "I[0]" }
	terminal	{ cell: "LUT__3515" port: "I[0]" }
 }
net {
	name: "n271"
	terminal	{ cell: "LUT__3520" port: "O" }
	terminal	{ cell: "key1_counter[0]_2~FF" port: "CE" }
	terminal	{ cell: "key1_counter[1]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[2]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[3]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[4]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[5]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[6]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[7]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[8]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[9]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[10]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[11]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[12]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[13]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[14]~FF" port: "CE" }
	terminal	{ cell: "key1_counter[15]~FF" port: "CE" }
 }
net {
	name: "n874"
	terminal	{ cell: "LUT__3521" port: "O" }
	terminal	{ cell: "key1_counter[0]_2~FF" port: "RE" }
	terminal	{ cell: "key1_counter[1]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[2]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[3]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[4]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[5]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[6]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[7]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[8]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[9]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[10]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[11]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[12]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[13]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[14]~FF" port: "RE" }
	terminal	{ cell: "key1_counter[15]~FF" port: "RE" }
 }
net {
	name: "mipi_inst1_DATA[30]"
	terminal	{ cell: "mipi_inst1_DATA[30]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[30]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[30]"
	terminal	{ cell: "r_mipi_rx_data_1P[30]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/add_64/i1" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i1" port: "I[0]" }
	terminal	{ cell: "LUT__3678" port: "I[2]" }
 }
net {
	name: "mipi_inst1_DATA[29]"
	terminal	{ cell: "mipi_inst1_DATA[29]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[29]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[29]"
	terminal	{ cell: "r_mipi_rx_data_1P[29]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[29]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i10" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i8" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i9" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[28]"
	terminal	{ cell: "mipi_inst1_DATA[28]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[28]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[28]"
	terminal	{ cell: "r_mipi_rx_data_1P[28]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[28]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i9" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i7" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i8" port: "I[1]" }
 }
net {
	name: "key2"
	terminal	{ cell: "key2" port: "inpad" }
	terminal	{ cell: "key2_counter[0]~FF" port: "I[0]" }
	terminal	{ cell: "key2_counter[1]~FF" port: "I[0]" }
	terminal	{ cell: "key2_counter[2]~FF" port: "I[0]" }
	terminal	{ cell: "key2_counter[3]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[4]~FF" port: "I[0]" }
	terminal	{ cell: "key2_counter[5]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[6]~FF" port: "I[0]" }
	terminal	{ cell: "key2_counter[7]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[8]~FF" port: "I[0]" }
	terminal	{ cell: "key2_counter[9]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[10]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[11]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[12]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[13]~FF" port: "I[0]" }
	terminal	{ cell: "key2_counter[14]~FF" port: "I[0]" }
	terminal	{ cell: "key2_counter[15]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3532" port: "I[0]" }
 }
net {
	name: "key2_counter[0]"
	terminal	{ cell: "key2_counter[0]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[0]~FF" port: "I[1]" }
	terminal	{ cell: "key2_counter[1]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3527" port: "I[0]" }
	terminal	{ cell: "LUT__3537" port: "I[2]" }
	terminal	{ cell: "LUT__3573" port: "I[0]" }
	terminal	{ cell: "LUT__3576" port: "I[0]" }
 }
net {
	name: "ceg_net83"
	terminal	{ cell: "LUT__3536" port: "O" }
	terminal	{ cell: "key2_counter[0]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[1]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[2]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[3]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[4]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[5]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[6]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[7]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[8]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[9]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[10]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[11]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[12]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[13]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[14]~FF" port: "CE" }
	terminal	{ cell: "key2_counter[15]~FF" port: "CE" }
 }
net {
	name: "rx_status2"
	terminal	{ cell: "mipi_inst1_ERR[9]" port: "inpad" }
	terminal	{ cell: "key2_counter[0]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[1]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[2]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[3]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[4]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[5]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[6]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[7]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[8]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[9]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[10]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[11]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[12]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[13]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[14]~FF" port: "RE" }
	terminal	{ cell: "key2_counter[15]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[0]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_valid_1P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[0]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_2P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[0]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_full_1P_2~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_en_1P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_inc_1P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[0]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[0]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_1P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_1P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_2P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_2P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_3P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_3P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[0]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_4P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_4P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_5P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_5P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_hsync~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_valid~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_1P~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[1]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[2]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[3]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[4]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[5]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[6]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[7]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[8]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[9]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[10]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[11]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[12]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[13]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[14]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[15]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[16]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[17]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[18]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[19]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[20]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[21]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[22]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[23]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[24]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[25]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[26]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[27]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[28]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[29]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[30]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[31]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[32]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[33]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[34]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[35]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[36]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[37]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[38]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[39]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[1]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[2]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[3]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[4]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[5]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[6]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[7]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[8]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[9]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[10]_2~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[1]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[2]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[3]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[4]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[5]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[6]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[7]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[8]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[9]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[10]_2~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[1]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[2]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[1]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[2]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[3]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[4]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[5]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[6]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[7]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[8]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[9]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[10]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[11]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[12]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[13]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[14]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[15]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[16]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[17]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[18]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[19]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[20]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[21]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[22]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[23]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[24]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[25]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[26]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[27]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[28]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[29]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[30]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[31]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[32]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[33]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[34]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[35]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[36]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[37]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[38]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[39]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[40]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[41]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[42]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[43]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[44]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[45]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[46]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[47]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[48]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[49]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[50]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[51]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[52]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[53]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[54]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[55]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[56]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[57]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[58]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[59]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[60]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[61]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[62]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[63]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[64]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[65]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[66]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[67]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[68]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[69]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[70]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[71]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[72]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[73]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[74]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[75]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[76]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[77]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[78]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[79]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[80]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[81]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[82]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[83]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[84]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[85]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[86]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[87]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[88]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[89]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[90]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[91]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[92]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[93]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[94]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[95]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[96]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[97]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[98]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[99]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[100]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[101]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[102]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[103]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[104]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[105]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[106]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[107]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[108]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[109]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[110]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[111]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[112]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[113]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[114]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[115]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[116]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[117]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[118]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[119]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[1]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[2]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[3]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[4]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[5]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[6]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[7]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[8]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[9]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[10]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[11]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[12]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[13]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[14]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[15]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[16]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[17]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[18]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[19]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[20]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[21]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[22]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[23]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[24]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[25]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[26]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[27]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[28]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[29]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[30]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[31]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[32]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[33]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[34]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[35]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[36]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[37]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[38]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[39]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[40]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[41]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[42]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[43]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[44]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[45]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[46]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[47]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[48]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[49]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[50]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[51]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[52]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[53]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[54]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[55]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[56]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[57]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[58]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[59]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[60]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[61]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[62]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[63]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[64]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[65]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[66]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[67]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[68]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[69]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[70]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[71]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[72]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[73]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[74]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[75]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[76]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[77]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[78]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[79]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[80]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[81]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[82]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[83]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[84]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[85]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[86]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[87]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[88]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[89]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[90]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[91]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[92]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[93]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[94]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[95]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[96]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[97]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[98]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[99]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[100]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[101]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[102]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[103]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[104]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[105]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[106]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[107]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[108]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[109]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[110]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[111]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[112]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[113]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[114]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[115]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[116]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[117]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[118]~FF" port: "RE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[119]~FF" port: "RE" }
	terminal	{ cell: "rx_status2" port: "outpad" }
	terminal	{ cell: "LUT__3521" port: "I[1]" }
	terminal	{ cell: "LUT__3532" port: "I[1]" }
	terminal	{ cell: "LUT__3541" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[25]"
	terminal	{ cell: "mipi_inst1_DATA[25]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[25]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[25]"
	terminal	{ cell: "r_mipi_rx_data_1P[25]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[25]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i6" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i4" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i5" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[24]"
	terminal	{ cell: "mipi_inst1_DATA[24]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[24]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[24]"
	terminal	{ cell: "r_mipi_rx_data_1P[24]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[24]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i5" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i3" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i4" port: "I[1]" }
 }
net {
	name: "red_gain[0]"
	terminal	{ cell: "red_gain[0]~FF" port: "O_seq" }
	terminal	{ cell: "red_gain[0]~FF" port: "I[1]" }
	terminal	{ cell: "red_gain[1]~FF" port: "I[0]" }
	terminal	{ cell: "red_gain[2]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3522" port: "I[0]" }
	terminal	{ cell: "LUT__3523" port: "I[0]" }
	terminal	{ cell: "LUT__3524" port: "I[0]" }
	terminal	{ cell: "LUT__3543" port: "I[0]" }
	terminal	{ cell: "LUT__3597" port: "I[1]" }
	terminal	{ cell: "LUT__3599" port: "I[1]" }
	terminal	{ cell: "LUT__3600" port: "I[0]" }
	terminal	{ cell: "LUT__3601" port: "I[0]" }
	terminal	{ cell: "LUT__3602" port: "I[0]" }
	terminal	{ cell: "LUT__3621" port: "I[0]" }
	terminal	{ cell: "LUT__3623" port: "I[0]" }
	terminal	{ cell: "LUT__3625" port: "I[0]" }
	terminal	{ cell: "LUT__3859" port: "I[1]" }
	terminal	{ cell: "LUT__3860" port: "I[1]" }
	terminal	{ cell: "LUT__3861" port: "I[1]" }
	terminal	{ cell: "LUT__3862" port: "I[1]" }
	terminal	{ cell: "LUT__3863" port: "I[1]" }
	terminal	{ cell: "LUT__3864" port: "I[1]" }
	terminal	{ cell: "LUT__3865" port: "I[1]" }
	terminal	{ cell: "LUT__3874" port: "I[1]" }
	terminal	{ cell: "LUT__3875" port: "I[1]" }
	terminal	{ cell: "LUT__3876" port: "I[1]" }
	terminal	{ cell: "LUT__3877" port: "I[1]" }
	terminal	{ cell: "LUT__3878" port: "I[1]" }
	terminal	{ cell: "LUT__3879" port: "I[1]" }
	terminal	{ cell: "LUT__3880" port: "I[1]" }
	terminal	{ cell: "LUT__3881" port: "I[0]" }
	terminal	{ cell: "LUT__3882" port: "I[0]" }
	terminal	{ cell: "LUT__3883" port: "I[0]" }
	terminal	{ cell: "LUT__3918" port: "I[0]" }
	terminal	{ cell: "LUT__3919" port: "I[0]" }
	terminal	{ cell: "LUT__3920" port: "I[0]" }
 }
net {
	name: "equal_59/n31"
	terminal	{ cell: "LUT__3540" port: "O" }
	terminal	{ cell: "red_gain[0]~FF" port: "CE" }
	terminal	{ cell: "red_gain[1]~FF" port: "CE" }
	terminal	{ cell: "red_gain[2]~FF" port: "CE" }
 }
net {
	name: "n875"
	terminal	{ cell: "LUT__3541" port: "O" }
	terminal	{ cell: "red_gain[0]~FF" port: "RE" }
	terminal	{ cell: "red_gain[1]~FF" port: "RE" }
	terminal	{ cell: "red_gain[2]~FF" port: "RE" }
	terminal	{ cell: "green_gain[2]~FF" port: "CE" }
 }
net {
	name: "r_waddr_1P[0]_2"
	terminal	{ cell: "r_waddr_1P[0]_2~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[0]_2~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[1]~FF" port: "I[1]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[8]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[8]" }
 }
net {
	name: "mipi_inst1_DATA[27]"
	terminal	{ cell: "mipi_inst1_DATA[27]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[27]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[27]"
	terminal	{ cell: "r_mipi_rx_data_1P[27]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[27]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i8" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i6" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i7" port: "I[1]" }
 }
net {
	name: "mipi_inst1_DATA[26]"
	terminal	{ cell: "mipi_inst1_DATA[26]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_data_1P[26]~FF" port: "I[1]" }
 }
net {
	name: "r_mipi_rx_data_1P[26]"
	terminal	{ cell: "r_mipi_rx_data_1P[26]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[26]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i7" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i5" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i6" port: "I[1]" }
 }
net {
	name: "r_raddr_1P[0]_2"
	terminal	{ cell: "r_raddr_1P[0]_2~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[0]_2~FF" port: "I[1]" }
	terminal	{ cell: "r_raddr_1P[1]~FF" port: "I[0]" }
	terminal	{ cell: "r_raddr_1P[2]~FF" port: "I[0]" }
	terminal	{ cell: "r_raddr_1P[3]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[8]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[8]" }
	terminal	{ cell: "LUT__3901" port: "I[0]" }
 }
net {
	name: "r_rden_1P_2"
	terminal	{ cell: "r_rden_1P~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[0]_2~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[7]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[8]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[9]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[10]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[11]~FF" port: "CE" }
	terminal	{ cell: "r_raddr_1P[12]~FF" port: "CE" }
	terminal	{ cell: "inst_dly/n24~FF" port: "CE" }
	terminal	{ cell: "LUT__3858" port: "I[0]" }
	terminal	{ cell: "LUT__3914" port: "I[1]" }
 }
net {
	name: "r_waddr_1P[10]_2"
	terminal	{ cell: "r_waddr_1P[10]~FF" port: "O_seq" }
	terminal	{ cell: "r_rden_1P~FF" port: "CE" }
	terminal	{ cell: "r_waddr_1P[10]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[6]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[6]" }
 }
net {
	name: "standby"
	terminal	{ cell: "mipi_inst1_HSYNC[0]" port: "inpad" }
	terminal	{ cell: "r_mipi_rx_hsync_1P[0]~FF" port: "I[1]" }
	terminal	{ cell: "standby" port: "outpad" }
 }
net {
	name: "r_mipi_rx_hsync_1P[0]_2"
	terminal	{ cell: "r_mipi_rx_hsync_1P[0]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_1P~FF" port: "I[1]" }
 }
net {
	name: "key1_counter[1]"
	terminal	{ cell: "key1_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[1]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[2]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[3]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3534" port: "I[0]" }
	terminal	{ cell: "LUT__3550" port: "I[1]" }
	terminal	{ cell: "LUT__3515" port: "I[1]" }
 }
net {
	name: "key1_counter[2]"
	terminal	{ cell: "key1_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[2]~FF" port: "I[2]" }
	terminal	{ cell: "key1_counter[3]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3534" port: "I[1]" }
	terminal	{ cell: "LUT__3550" port: "I[2]" }
	terminal	{ cell: "LUT__3515" port: "I[2]" }
 }
net {
	name: "key1_counter[3]"
	terminal	{ cell: "key1_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[3]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3534" port: "I[3]" }
	terminal	{ cell: "LUT__3550" port: "I[3]" }
	terminal	{ cell: "LUT__3515" port: "I[3]" }
 }
net {
	name: "key1_counter[4]"
	terminal	{ cell: "key1_counter[4]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[4]~FF" port: "I[0]" }
	terminal	{ cell: "key1_counter[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3516" port: "I[1]" }
	terminal	{ cell: "LUT__3534" port: "I[2]" }
	terminal	{ cell: "LUT__3553" port: "I[0]" }
 }
net {
	name: "n2347"
	terminal	{ cell: "LUT__3550" port: "O" }
	terminal	{ cell: "key1_counter[4]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[5]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[6]~FF" port: "I[0]" }
	terminal	{ cell: "key1_counter[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3556" port: "I[2]" }
 }
net {
	name: "key1_counter[5]"
	terminal	{ cell: "key1_counter[5]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[5]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3516" port: "I[2]" }
	terminal	{ cell: "LUT__3533" port: "I[0]" }
	terminal	{ cell: "LUT__3553" port: "I[1]" }
 }
net {
	name: "n2348"
	terminal	{ cell: "LUT__3553" port: "O" }
	terminal	{ cell: "key1_counter[6]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[7]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3556" port: "I[3]" }
 }
net {
	name: "key1_counter[6]"
	terminal	{ cell: "key1_counter[6]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[6]~FF" port: "I[2]" }
	terminal	{ cell: "key1_counter[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3516" port: "I[3]" }
	terminal	{ cell: "LUT__3533" port: "I[2]" }
	terminal	{ cell: "LUT__3556" port: "I[0]" }
 }
net {
	name: "key1_counter[7]"
	terminal	{ cell: "key1_counter[7]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[7]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3520" port: "I[0]" }
	terminal	{ cell: "LUT__3533" port: "I[1]" }
	terminal	{ cell: "LUT__3556" port: "I[1]" }
 }
net {
	name: "key1_counter[8]"
	terminal	{ cell: "key1_counter[8]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[8]~FF" port: "I[0]" }
	terminal	{ cell: "key1_counter[9]~FF" port: "I[0]" }
	terminal	{ cell: "key1_counter[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3517" port: "I[0]" }
	terminal	{ cell: "LUT__3560" port: "I[0]" }
 }
net {
	name: "n2349"
	terminal	{ cell: "LUT__3556" port: "O" }
	terminal	{ cell: "key1_counter[8]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[9]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[10]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3561" port: "I[0]" }
	terminal	{ cell: "LUT__3564" port: "I[2]" }
 }
net {
	name: "key1_counter[9]"
	terminal	{ cell: "key1_counter[9]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[9]~FF" port: "I[2]" }
	terminal	{ cell: "key1_counter[10]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3517" port: "I[1]" }
	terminal	{ cell: "LUT__3560" port: "I[1]" }
 }
net {
	name: "key1_counter[10]"
	terminal	{ cell: "key1_counter[10]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[10]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3518" port: "I[0]" }
	terminal	{ cell: "LUT__3560" port: "I[2]" }
 }
net {
	name: "key1_counter[11]"
	terminal	{ cell: "key1_counter[11]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[11]~FF" port: "I[0]" }
	terminal	{ cell: "key1_counter[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3518" port: "I[1]" }
	terminal	{ cell: "LUT__3564" port: "I[0]" }
 }
net {
	name: "n2351"
	terminal	{ cell: "LUT__3561" port: "O" }
	terminal	{ cell: "key1_counter[11]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[12]~FF" port: "I[1]" }
 }
net {
	name: "key1_counter[12]"
	terminal	{ cell: "key1_counter[12]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[12]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3518" port: "I[2]" }
	terminal	{ cell: "LUT__3564" port: "I[1]" }
 }
net {
	name: "key1_counter[13]"
	terminal	{ cell: "key1_counter[13]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[13]~FF" port: "I[0]" }
	terminal	{ cell: "key1_counter[14]~FF" port: "I[0]" }
	terminal	{ cell: "key1_counter[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3518" port: "I[3]" }
 }
net {
	name: "n2352"
	terminal	{ cell: "LUT__3564" port: "O" }
	terminal	{ cell: "key1_counter[13]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[14]~FF" port: "I[1]" }
	terminal	{ cell: "key1_counter[15]~FF" port: "I[2]" }
 }
net {
	name: "key1_counter[14]"
	terminal	{ cell: "key1_counter[14]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[14]~FF" port: "I[2]" }
	terminal	{ cell: "key1_counter[15]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3517" port: "I[2]" }
	terminal	{ cell: "LUT__3519" port: "I[2]" }
 }
net {
	name: "key1_counter[15]"
	terminal	{ cell: "key1_counter[15]~FF" port: "O_seq" }
	terminal	{ cell: "key1_counter[15]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3517" port: "I[3]" }
	terminal	{ cell: "LUT__3519" port: "I[1]" }
 }
net {
	name: "key2_counter[1]"
	terminal	{ cell: "key2_counter[1]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[1]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3527" port: "I[1]" }
	terminal	{ cell: "LUT__3538" port: "I[0]" }
	terminal	{ cell: "LUT__3573" port: "I[1]" }
	terminal	{ cell: "LUT__3576" port: "I[1]" }
 }
net {
	name: "key2_counter[2]"
	terminal	{ cell: "key2_counter[2]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[2]~FF" port: "I[1]" }
	terminal	{ cell: "key2_counter[3]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3527" port: "I[2]" }
	terminal	{ cell: "LUT__3538" port: "I[1]" }
	terminal	{ cell: "LUT__3576" port: "I[2]" }
 }
net {
	name: "n2353"
	terminal	{ cell: "LUT__3573" port: "O" }
	terminal	{ cell: "key2_counter[2]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[3]~FF" port: "I[1]" }
 }
net {
	name: "key2_counter[3]"
	terminal	{ cell: "key2_counter[3]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[3]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3527" port: "I[3]" }
	terminal	{ cell: "LUT__3537" port: "I[1]" }
	terminal	{ cell: "LUT__3576" port: "I[3]" }
 }
net {
	name: "key2_counter[4]"
	terminal	{ cell: "key2_counter[4]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[4]~FF" port: "I[1]" }
	terminal	{ cell: "key2_counter[5]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3528" port: "I[1]" }
	terminal	{ cell: "LUT__3537" port: "I[0]" }
	terminal	{ cell: "LUT__3579" port: "I[0]" }
 }
net {
	name: "n2354"
	terminal	{ cell: "LUT__3576" port: "O" }
	terminal	{ cell: "key2_counter[4]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3579" port: "I[2]" }
 }
net {
	name: "key2_counter[5]"
	terminal	{ cell: "key2_counter[5]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[5]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3528" port: "I[2]" }
	terminal	{ cell: "LUT__3538" port: "I[2]" }
	terminal	{ cell: "LUT__3579" port: "I[1]" }
 }
net {
	name: "key2_counter[6]"
	terminal	{ cell: "key2_counter[6]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[6]~FF" port: "I[1]" }
	terminal	{ cell: "key2_counter[7]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3528" port: "I[3]" }
	terminal	{ cell: "LUT__3537" port: "I[3]" }
	terminal	{ cell: "LUT__3582" port: "I[0]" }
	terminal	{ cell: "LUT__3588" port: "I[0]" }
 }
net {
	name: "n2355"
	terminal	{ cell: "LUT__3579" port: "O" }
	terminal	{ cell: "key2_counter[6]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[7]~FF" port: "I[1]" }
	terminal	{ cell: "key2_counter[12]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3582" port: "I[2]" }
	terminal	{ cell: "LUT__3590" port: "I[1]" }
	terminal	{ cell: "LUT__3592" port: "I[2]" }
 }
net {
	name: "key2_counter[7]"
	terminal	{ cell: "key2_counter[7]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[7]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3531" port: "I[0]" }
	terminal	{ cell: "LUT__3538" port: "I[3]" }
	terminal	{ cell: "LUT__3582" port: "I[1]" }
	terminal	{ cell: "LUT__3588" port: "I[1]" }
 }
net {
	name: "key2_counter[8]"
	terminal	{ cell: "key2_counter[8]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[8]~FF" port: "I[1]" }
	terminal	{ cell: "key2_counter[9]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3529" port: "I[0]" }
	terminal	{ cell: "LUT__3586" port: "I[0]" }
 }
net {
	name: "n2356"
	terminal	{ cell: "LUT__3582" port: "O" }
	terminal	{ cell: "key2_counter[8]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[9]~FF" port: "I[1]" }
	terminal	{ cell: "key2_counter[10]~FF" port: "I[1]" }
	terminal	{ cell: "key2_counter[11]~FF" port: "I[0]" }
 }
net {
	name: "key2_counter[9]"
	terminal	{ cell: "key2_counter[9]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[9]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3529" port: "I[1]" }
	terminal	{ cell: "LUT__3586" port: "I[1]" }
 }
net {
	name: "n2337"
	terminal	{ cell: "LUT__3529" port: "O" }
	terminal	{ cell: "key2_counter[10]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3531" port: "I[2]" }
	terminal	{ cell: "LUT__3539" port: "I[2]" }
 }
net {
	name: "key2_counter[10]"
	terminal	{ cell: "key2_counter[10]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[10]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3530" port: "I[0]" }
	terminal	{ cell: "LUT__3586" port: "I[2]" }
 }
net {
	name: "n2357"
	terminal	{ cell: "LUT__3586" port: "O" }
	terminal	{ cell: "key2_counter[11]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3588" port: "I[3]" }
 }
net {
	name: "key2_counter[11]"
	terminal	{ cell: "key2_counter[11]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[11]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3530" port: "I[1]" }
	terminal	{ cell: "LUT__3588" port: "I[2]" }
 }
net {
	name: "n2358"
	terminal	{ cell: "LUT__3588" port: "O" }
	terminal	{ cell: "key2_counter[12]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3590" port: "I[2]" }
	terminal	{ cell: "LUT__3592" port: "I[3]" }
 }
net {
	name: "key2_counter[12]"
	terminal	{ cell: "key2_counter[12]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[12]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3530" port: "I[2]" }
	terminal	{ cell: "LUT__3590" port: "I[0]" }
	terminal	{ cell: "LUT__3592" port: "I[0]" }
 }
net {
	name: "key2_counter[13]"
	terminal	{ cell: "key2_counter[13]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[13]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3530" port: "I[3]" }
	terminal	{ cell: "LUT__3592" port: "I[1]" }
 }
net {
	name: "n2359"
	terminal	{ cell: "LUT__3590" port: "O" }
	terminal	{ cell: "key2_counter[13]~FF" port: "I[2]" }
 }
net {
	name: "key2_counter[14]"
	terminal	{ cell: "key2_counter[14]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[14]~FF" port: "I[1]" }
	terminal	{ cell: "key2_counter[15]~FF" port: "I[0]" }
	terminal	{ cell: "LUT__3532" port: "I[2]" }
	terminal	{ cell: "LUT__3539" port: "I[0]" }
 }
net {
	name: "n2360"
	terminal	{ cell: "LUT__3592" port: "O" }
	terminal	{ cell: "key2_counter[14]~FF" port: "I[2]" }
	terminal	{ cell: "key2_counter[15]~FF" port: "I[1]" }
 }
net {
	name: "key2_counter[15]"
	terminal	{ cell: "key2_counter[15]~FF" port: "O_seq" }
	terminal	{ cell: "key2_counter[15]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3532" port: "I[3]" }
	terminal	{ cell: "LUT__3539" port: "I[1]" }
 }
net {
	name: "red_gain[1]"
	terminal	{ cell: "red_gain[1]~FF" port: "O_seq" }
	terminal	{ cell: "red_gain[1]~FF" port: "I[1]" }
	terminal	{ cell: "red_gain[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3525" port: "I[0]" }
	terminal	{ cell: "LUT__3542" port: "I[0]" }
	terminal	{ cell: "LUT__3544" port: "I[1]" }
	terminal	{ cell: "LUT__3545" port: "I[0]" }
	terminal	{ cell: "LUT__3546" port: "I[0]" }
	terminal	{ cell: "LUT__3568" port: "I[0]" }
	terminal	{ cell: "LUT__3569" port: "I[0]" }
	terminal	{ cell: "LUT__3570" port: "I[0]" }
	terminal	{ cell: "LUT__3571" port: "I[0]" }
	terminal	{ cell: "LUT__3598" port: "I[1]" }
	terminal	{ cell: "LUT__3622" port: "I[0]" }
	terminal	{ cell: "LUT__3624" port: "I[0]" }
	terminal	{ cell: "LUT__3866" port: "I[1]" }
	terminal	{ cell: "LUT__3867" port: "I[1]" }
	terminal	{ cell: "LUT__3868" port: "I[1]" }
	terminal	{ cell: "LUT__3869" port: "I[1]" }
	terminal	{ cell: "LUT__3870" port: "I[1]" }
	terminal	{ cell: "LUT__3871" port: "I[1]" }
	terminal	{ cell: "LUT__3872" port: "I[1]" }
	terminal	{ cell: "LUT__3873" port: "I[1]" }
	terminal	{ cell: "LUT__3884" port: "I[0]" }
	terminal	{ cell: "LUT__3885" port: "I[0]" }
	terminal	{ cell: "LUT__3886" port: "I[0]" }
	terminal	{ cell: "LUT__3887" port: "I[0]" }
	terminal	{ cell: "LUT__3888" port: "I[0]" }
	terminal	{ cell: "LUT__3889" port: "I[0]" }
	terminal	{ cell: "LUT__3890" port: "I[1]" }
	terminal	{ cell: "LUT__3891" port: "I[1]" }
	terminal	{ cell: "LUT__3892" port: "I[1]" }
	terminal	{ cell: "LUT__3893" port: "I[1]" }
	terminal	{ cell: "LUT__3894" port: "I[1]" }
	terminal	{ cell: "LUT__3895" port: "I[1]" }
	terminal	{ cell: "LUT__3896" port: "I[1]" }
	terminal	{ cell: "LUT__3897" port: "I[1]" }
	terminal	{ cell: "LUT__3916" port: "I[0]" }
	terminal	{ cell: "LUT__3917" port: "I[0]" }
 }
net {
	name: "red_gain[2]"
	terminal	{ cell: "red_gain[2]~FF" port: "O_seq" }
	terminal	{ cell: "red_gain[2]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3635" port: "I[2]" }
	terminal	{ cell: "LUT__3636" port: "I[2]" }
	terminal	{ cell: "LUT__3639" port: "I[2]" }
	terminal	{ cell: "LUT__3642" port: "I[2]" }
	terminal	{ cell: "LUT__3645" port: "I[2]" }
	terminal	{ cell: "LUT__3648" port: "I[2]" }
	terminal	{ cell: "LUT__3651" port: "I[2]" }
	terminal	{ cell: "LUT__3654" port: "I[2]" }
	terminal	{ cell: "LUT__3657" port: "I[2]" }
	terminal	{ cell: "LUT__3660" port: "I[2]" }
	terminal	{ cell: "LUT__3663" port: "I[2]" }
	terminal	{ cell: "LUT__3676" port: "I[2]" }
	terminal	{ cell: "LUT__3677" port: "I[2]" }
	terminal	{ cell: "LUT__3680" port: "I[2]" }
	terminal	{ cell: "LUT__3683" port: "I[2]" }
	terminal	{ cell: "LUT__3686" port: "I[2]" }
	terminal	{ cell: "LUT__3689" port: "I[2]" }
	terminal	{ cell: "LUT__3692" port: "I[2]" }
	terminal	{ cell: "LUT__3695" port: "I[2]" }
	terminal	{ cell: "LUT__3698" port: "I[2]" }
	terminal	{ cell: "LUT__3701" port: "I[2]" }
	terminal	{ cell: "LUT__3704" port: "I[2]" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "O" }
	terminal	{ cell: "green_gain[2]~FF" port: "RE" }
	terminal	{ cell: "r_waddr_1P[2]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[3]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[4]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[5]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[6]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[7]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[8]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[9]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[10]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[11]~FF" port: "I[1]" }
	terminal	{ cell: "r_waddr_1P[12]~FF" port: "I[1]" }
	terminal	{ cell: "inst_dly/w_mipi_tx_vsync~FF" port: "RE" }
	terminal	{ cell: "inst_dly/n24~FF" port: "RE" }
	terminal	{ cell: "mipi_inst1_VC_ENA[3]" port: "outpad" }
	terminal	{ cell: "mipi_inst1_VC_ENA[2]" port: "outpad" }
	terminal	{ cell: "mipi_inst1_VC_ENA[1]" port: "outpad" }
	terminal	{ cell: "mipi_inst1_LANES[1]" port: "outpad" }
	terminal	{ cell: "mipi_inst1_CLEAR" port: "outpad" }
	terminal	{ cell: "mipi_inst2_DATA[63]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_DATA[62]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_DATA[61]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_DATA[60]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_TYPE[4]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_TYPE[2]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_LANES[1]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_FRAME_MODE" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[15]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[14]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[13]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[12]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[11]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[6]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[5]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[4]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[3]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[2]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[1]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_HRES[0]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_VC[1]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_VC[0]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_ENTER[3]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_ENTER[2]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_ENTER[1]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_ENTER[0]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_EXIT[3]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_EXIT[2]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_EXIT[1]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_EXIT[0]" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_CLK_ENTER" port: "outpad" }
	terminal	{ cell: "mipi_inst2_ULPS_CLK_EXIT" port: "outpad" }
	terminal	{ cell: "AUX_ADD_CO__inst_line_buf/add_64/i10" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CO__inst_line_buf/add_64/i10" port: "I[1]" }
	terminal	{ cell: "AUX_ADD_CO__inst_line_buf/add_88/i10" port: "I[0]" }
	terminal	{ cell: "AUX_ADD_CO__inst_line_buf/add_88/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i11" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i11" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i11" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i11" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/add_90/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_90/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_90/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_88/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_66/i11" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_66/i10" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_66/i9" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/add_64/i10" port: "I[1]" }
 }
net {
	name: "green_gain[2]"
	terminal	{ cell: "green_gain[2]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[0]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[1]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[2]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[3]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[4]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[5]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[6]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[7]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[8]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[9]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[20]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[21]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[22]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[23]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[24]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[25]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[26]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[27]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[28]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[29]~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3637" port: "I[3]" }
	terminal	{ cell: "LUT__3640" port: "I[3]" }
	terminal	{ cell: "LUT__3643" port: "I[3]" }
	terminal	{ cell: "LUT__3646" port: "I[3]" }
	terminal	{ cell: "LUT__3649" port: "I[3]" }
	terminal	{ cell: "LUT__3652" port: "I[3]" }
	terminal	{ cell: "LUT__3655" port: "I[3]" }
	terminal	{ cell: "LUT__3658" port: "I[3]" }
	terminal	{ cell: "LUT__3661" port: "I[3]" }
	terminal	{ cell: "LUT__3664" port: "I[3]" }
	terminal	{ cell: "LUT__3678" port: "I[3]" }
	terminal	{ cell: "LUT__3681" port: "I[3]" }
	terminal	{ cell: "LUT__3684" port: "I[3]" }
	terminal	{ cell: "LUT__3687" port: "I[3]" }
	terminal	{ cell: "LUT__3690" port: "I[3]" }
	terminal	{ cell: "LUT__3693" port: "I[3]" }
	terminal	{ cell: "LUT__3696" port: "I[3]" }
	terminal	{ cell: "LUT__3699" port: "I[3]" }
	terminal	{ cell: "LUT__3702" port: "I[3]" }
	terminal	{ cell: "LUT__3705" port: "I[3]" }
 }
net {
	name: "r_waddr_1P[1]_2"
	terminal	{ cell: "r_waddr_1P[1]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[1]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[9]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[9]" }
 }
net {
	name: "n142"
	terminal	{ cell: "r_waddr_1P[1]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[2]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[2]_2"
	terminal	{ cell: "r_waddr_1P[2]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[2]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[10]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[10]" }
 }
net {
	name: "n1063"
	terminal	{ cell: "r_waddr_1P[2]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[3]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[3]_2"
	terminal	{ cell: "r_waddr_1P[3]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[3]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[11]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[11]" }
 }
net {
	name: "n1061"
	terminal	{ cell: "r_waddr_1P[3]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[4]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[4]_2"
	terminal	{ cell: "r_waddr_1P[4]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[4]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[0]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[0]" }
 }
net {
	name: "n1059"
	terminal	{ cell: "r_waddr_1P[4]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[5]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[5]_2"
	terminal	{ cell: "r_waddr_1P[5]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[5]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[1]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[1]" }
 }
net {
	name: "n1057"
	terminal	{ cell: "r_waddr_1P[5]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[6]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[6]_2"
	terminal	{ cell: "r_waddr_1P[6]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[6]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[2]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[2]" }
 }
net {
	name: "n1029"
	terminal	{ cell: "r_waddr_1P[6]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[7]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[7]_2"
	terminal	{ cell: "r_waddr_1P[7]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[7]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[3]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[3]" }
 }
net {
	name: "n1027"
	terminal	{ cell: "r_waddr_1P[7]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[8]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[8]_2"
	terminal	{ cell: "r_waddr_1P[8]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[8]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[4]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[4]" }
 }
net {
	name: "n1001"
	terminal	{ cell: "r_waddr_1P[8]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[9]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[9]_2"
	terminal	{ cell: "r_waddr_1P[9]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[9]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[5]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[5]" }
 }
net {
	name: "n999"
	terminal	{ cell: "r_waddr_1P[9]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[10]~FF" port: "cin" }
 }
net {
	name: "n996"
	terminal	{ cell: "r_waddr_1P[10]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[11]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[11]_2"
	terminal	{ cell: "r_waddr_1P[11]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[11]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WADDR[7]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WADDR[7]" }
 }
net {
	name: "n980"
	terminal	{ cell: "r_waddr_1P[11]~FF" port: "cout" }
	terminal	{ cell: "r_waddr_1P[12]~FF" port: "cin" }
 }
net {
	name: "r_waddr_1P[12]_2"
	terminal	{ cell: "r_waddr_1P[12]~FF" port: "O_seq" }
	terminal	{ cell: "r_waddr_1P[12]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WE" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WE" }
 }
net {
	name: "n206"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[0]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[1]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[2]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[3]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[4]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[5]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[6]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[7]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[8]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[9]~FF" port: "I[0]" }
 }
net {
	name: "n413"
	terminal	{ cell: "inst_line_buf/sub_61/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[0]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[0]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[0]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WDATA[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_valid_1P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_valid_1P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WE" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WE" }
	terminal	{ cell: "LUT__3606" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[0]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[0]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[0]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[1]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[9]" }
	terminal	{ cell: "LUT__3708" port: "I[0]" }
	terminal	{ cell: "LUT__3711" port: "I[0]" }
 }
net {
	name: "inst_line_buf/n1283"
	terminal	{ cell: "LUT__3604" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[0]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[1]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[2]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[3]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[4]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[5]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[6]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[7]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[8]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[9]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[10]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__3606" port: "I[1]" }
	terminal	{ cell: "LUT__3613" port: "I[1]" }
 }
net {
	name: "ceg_net98"
	terminal	{ cell: "LUT__3606" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[0]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[1]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[2]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[3]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[4]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[5]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[6]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[7]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[8]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[9]~FF" port: "CE" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_hsync_1P"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_1P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_2P~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3604" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_hsync_2P"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_hsync_2P~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3604" port: "I[1]" }
 }
net {
	name: "n2365"
	terminal	{ cell: "LUT__3611" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[0]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[1]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[2]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[3]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[4]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[5]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[6]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[7]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[8]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[9]~FF" port: "I[2]" }
 }
net {
	name: "n2364"
	terminal	{ cell: "LUT__3610" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[0]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[1]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[2]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[3]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[4]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[5]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[6]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[7]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[8]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[9]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[0]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[0]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[0]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[1]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[9]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[9]" }
	terminal	{ cell: "LUT__3607" port: "I[0]" }
	terminal	{ cell: "LUT__3721" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_full_1P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_full_1P_2~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_full_1P_2~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_inc_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__3610" port: "I[3]" }
	terminal	{ cell: "LUT__3613" port: "I[0]" }
	terminal	{ cell: "LUT__3615" port: "I[0]" }
	terminal	{ cell: "LUT__3619" port: "I[0]" }
 }
net {
	name: "ceg_net101"
	terminal	{ cell: "LUT__3613" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_full_1P_2~FF" port: "CE" }
 }
net {
	name: "inst_line_buf/n2531"
	terminal	{ cell: "LUT__3614" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_en_1P~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[10]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__3615" port: "I[1]" }
 }
net {
	name: "ceg_net104"
	terminal	{ cell: "LUT__3615" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_en_1P~FF" port: "CE" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_en_1P"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_en_1P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_1P~FF" port: "I[3]" }
	terminal	{ cell: "LUT__3610" port: "I[2]" }
	terminal	{ cell: "LUT__3611" port: "I[2]" }
	terminal	{ cell: "LUT__3614" port: "I[0]" }
	terminal	{ cell: "LUT__3619" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_inc_1P"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_inc_1P~FF" port: "O_seq" }
	terminal	{ cell: "LUT__3610" port: "I[0]" }
	terminal	{ cell: "LUT__3611" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_b_1P[0]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[0]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[0]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_1P~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[1]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[2]~FF" port: "I[0]" }
 }
net {
	name: "n2366"
	terminal	{ cell: "LUT__3617" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[0]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[1]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[2]~FF" port: "I[3]" }
 }
net {
	name: "ceg_net140"
	terminal	{ cell: "LUT__3619" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[0]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_1P~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[1]~FF" port: "CE" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[2]~FF" port: "CE" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[40]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[40]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[0]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[40]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[0]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[0]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[0]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_hsync_1P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_1P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_2P~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_b_1P[2]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[2]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_1P~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[2]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_b_1P[1]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[1]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_1P~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[1]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_b_1P[2]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/n1387"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_1P~FF" port: "O" }
	terminal	{ cell: "LUT__3617" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_valid_1P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_1P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_2P~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_hsync_2P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_2P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_3P~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_valid_2P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_2P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_3P~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_hsync_3P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_3P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_4P~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_valid_3P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_3P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_4P~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[60]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[60]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[0]~FF" port: "I[0]" }
 }
net {
	name: "mipi_inst2_VALID"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_valid~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[0]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[1]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[2]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[3]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[4]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[5]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[6]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[7]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[8]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[9]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[10]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[11]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[12]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[13]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[14]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[15]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[16]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[17]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[18]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[19]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[20]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[21]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[22]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[23]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[24]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[25]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[26]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[27]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[28]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[29]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[30]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[31]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[32]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[33]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[34]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[35]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[36]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[37]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[38]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[39]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[40]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[41]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[42]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[43]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[44]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[45]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[46]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[47]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[48]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[49]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[50]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[51]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[52]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[53]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[54]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[55]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[56]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[57]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[58]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[59]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[60]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[61]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[62]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[63]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[64]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[65]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[66]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[67]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[68]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[69]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[70]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[71]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[72]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[73]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[74]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[75]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[76]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[77]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[78]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[79]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[80]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[81]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[82]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[83]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[84]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[85]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[86]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[87]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[88]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[89]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[90]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[91]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[92]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[93]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[94]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[95]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[96]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[97]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[98]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[99]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[100]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[101]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[102]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[103]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[104]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[105]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[106]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[107]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[108]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[109]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[110]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[111]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[112]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[113]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[114]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[115]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[116]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[117]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[118]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[119]~FF" port: "I[0]" }
	terminal	{ cell: "mipi_inst2_VALID" port: "outpad" }
 }
net {
	name: "mipi_inst2_DATA[0]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[0]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[0]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_hsync_4P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_4P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_5P~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_valid_4P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_4P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_5P~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_hsync_5P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_hsync_5P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_hsync~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_valid_5P_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_valid_5P~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_valid~FF" port: "I[1]" }
 }
net {
	name: "rx_status3"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_hsync~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_HSYNC" port: "outpad" }
	terminal	{ cell: "rx_status3" port: "outpad" }
 }
net {
	name: "n223"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[1]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[1]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[1]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WDATA[1]" }
 }
net {
	name: "n221"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[2]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[2]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[2]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WDATA[0]" }
 }
net {
	name: "n219"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[3]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[3]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[3]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WDATA[1]" }
 }
net {
	name: "n217"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[4]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[4]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[4]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WDATA[0]" }
 }
net {
	name: "n215"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[5]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[5]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[5]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WDATA[1]" }
 }
net {
	name: "n213"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[6]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[6]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[6]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WDATA[0]" }
 }
net {
	name: "n211"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[7]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[7]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[7]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WDATA[1]" }
 }
net {
	name: "n209"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[8]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[8]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[8]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WDATA[0]" }
 }
net {
	name: "n207"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[9]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[9]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[9]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WDATA[1]" }
 }
net {
	name: "n2368"
	terminal	{ cell: "LUT__3636" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[10]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[11]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[12]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[13]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[14]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[15]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[16]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[17]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[18]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[19]~FF" port: "I[0]" }
 }
net {
	name: "n2367"
	terminal	{ cell: "LUT__3635" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[10]~FF" port: "I[1]" }
 }
net {
	name: "n2369"
	terminal	{ cell: "LUT__3637" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[10]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[10]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[10]_2~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[10]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[11]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[12]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[13]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[14]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[15]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[16]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[17]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[18]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[19]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[30]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[31]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[32]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[33]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[34]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[35]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[36]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[37]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[38]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[39]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[10]_2~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[7]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[10]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[10]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WDATA[0]" }
 }
net {
	name: "n2370"
	terminal	{ cell: "LUT__3639" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[11]~FF" port: "I[1]" }
 }
net {
	name: "n2371"
	terminal	{ cell: "LUT__3640" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[11]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[11]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[11]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WDATA[1]" }
 }
net {
	name: "n2372"
	terminal	{ cell: "LUT__3642" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[12]~FF" port: "I[1]" }
 }
net {
	name: "n2373"
	terminal	{ cell: "LUT__3643" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[12]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[12]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[12]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WDATA[0]" }
 }
net {
	name: "n2374"
	terminal	{ cell: "LUT__3645" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[13]~FF" port: "I[1]" }
 }
net {
	name: "n2375"
	terminal	{ cell: "LUT__3646" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[13]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[13]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[13]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WDATA[1]" }
 }
net {
	name: "n2376"
	terminal	{ cell: "LUT__3648" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[14]~FF" port: "I[1]" }
 }
net {
	name: "n2377"
	terminal	{ cell: "LUT__3649" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[14]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[14]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[14]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WDATA[0]" }
 }
net {
	name: "n2378"
	terminal	{ cell: "LUT__3651" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[15]~FF" port: "I[1]" }
 }
net {
	name: "n2379"
	terminal	{ cell: "LUT__3652" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[15]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[15]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[15]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WDATA[1]" }
 }
net {
	name: "n2380"
	terminal	{ cell: "LUT__3654" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[16]~FF" port: "I[1]" }
 }
net {
	name: "n2381"
	terminal	{ cell: "LUT__3655" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[16]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[16]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[16]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WDATA[0]" }
 }
net {
	name: "n2382"
	terminal	{ cell: "LUT__3657" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[17]~FF" port: "I[1]" }
 }
net {
	name: "n2383"
	terminal	{ cell: "LUT__3658" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[17]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[17]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[17]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WDATA[1]" }
 }
net {
	name: "n2384"
	terminal	{ cell: "LUT__3660" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[18]~FF" port: "I[1]" }
 }
net {
	name: "n2385"
	terminal	{ cell: "LUT__3661" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[18]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[18]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[18]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WDATA[0]" }
 }
net {
	name: "n2386"
	terminal	{ cell: "LUT__3663" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[19]~FF" port: "I[1]" }
 }
net {
	name: "n2387"
	terminal	{ cell: "LUT__3664" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[19]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[19]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[19]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WDATA[1]" }
 }
net {
	name: "n401"
	terminal	{ cell: "inst_line_buf/sub_37/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[20]~FF" port: "I[0]" }
 }
net {
	name: "n1034"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[20]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[21]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[22]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[23]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[24]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[25]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[26]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[27]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[28]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[29]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[20]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[20]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WDATA[0]" }
 }
net {
	name: "n1051"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[21]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[21]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[21]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WDATA[1]" }
 }
net {
	name: "n1049"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[22]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[22]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[22]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WDATA[0]" }
 }
net {
	name: "n1047"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[23]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[23]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[23]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WDATA[1]" }
 }
net {
	name: "n1045"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[24]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[24]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[24]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WDATA[0]" }
 }
net {
	name: "n1043"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[25]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[25]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[25]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WDATA[1]" }
 }
net {
	name: "n1041"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[26]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[26]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[26]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WDATA[0]" }
 }
net {
	name: "n1039"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[27]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[27]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[27]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WDATA[1]" }
 }
net {
	name: "n1037"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[28]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[28]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[28]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WDATA[0]" }
 }
net {
	name: "n1035"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[29]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[29]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[29]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WDATA[1]" }
 }
net {
	name: "n2389"
	terminal	{ cell: "LUT__3677" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[30]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[31]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[32]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[33]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[34]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[35]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[36]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[37]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[38]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[39]~FF" port: "I[0]" }
 }
net {
	name: "n2388"
	terminal	{ cell: "LUT__3676" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[30]~FF" port: "I[1]" }
 }
net {
	name: "n2390"
	terminal	{ cell: "LUT__3678" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[30]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[30]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[30]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WDATA[0]" }
 }
net {
	name: "n2391"
	terminal	{ cell: "LUT__3680" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[31]~FF" port: "I[1]" }
 }
net {
	name: "n2392"
	terminal	{ cell: "LUT__3681" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[31]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[31]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[31]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WDATA[1]" }
 }
net {
	name: "n2393"
	terminal	{ cell: "LUT__3683" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[32]~FF" port: "I[1]" }
 }
net {
	name: "n2394"
	terminal	{ cell: "LUT__3684" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[32]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[32]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[32]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WDATA[0]" }
 }
net {
	name: "n2395"
	terminal	{ cell: "LUT__3686" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[33]~FF" port: "I[1]" }
 }
net {
	name: "n2396"
	terminal	{ cell: "LUT__3687" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[33]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[33]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[33]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WDATA[1]" }
 }
net {
	name: "n2397"
	terminal	{ cell: "LUT__3689" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[34]~FF" port: "I[1]" }
 }
net {
	name: "n2398"
	terminal	{ cell: "LUT__3690" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[34]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[34]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[34]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WDATA[0]" }
 }
net {
	name: "n2399"
	terminal	{ cell: "LUT__3692" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[35]~FF" port: "I[1]" }
 }
net {
	name: "n2400"
	terminal	{ cell: "LUT__3693" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[35]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[35]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[35]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WDATA[1]" }
 }
net {
	name: "n2401"
	terminal	{ cell: "LUT__3695" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[36]~FF" port: "I[1]" }
 }
net {
	name: "n2402"
	terminal	{ cell: "LUT__3696" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[36]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[36]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[36]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WDATA[0]" }
 }
net {
	name: "n2403"
	terminal	{ cell: "LUT__3698" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[37]~FF" port: "I[1]" }
 }
net {
	name: "n2404"
	terminal	{ cell: "LUT__3699" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[37]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[37]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[37]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WDATA[1]" }
 }
net {
	name: "n2405"
	terminal	{ cell: "LUT__3701" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[38]~FF" port: "I[1]" }
 }
net {
	name: "n2406"
	terminal	{ cell: "LUT__3702" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[38]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[38]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[38]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WDATA[0]" }
 }
net {
	name: "n2407"
	terminal	{ cell: "LUT__3704" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[39]~FF" port: "I[1]" }
 }
net {
	name: "n2408"
	terminal	{ cell: "LUT__3705" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[39]~FF" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_data_1P[39]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_data_1P[39]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WDATA[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[1]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[1]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[1]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[10]" }
	terminal	{ cell: "LUT__3708" port: "I[1]" }
	terminal	{ cell: "LUT__3711" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[2]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[2]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[2]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[3]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[11]" }
	terminal	{ cell: "LUT__3711" port: "I[2]" }
 }
net {
	name: "n2409"
	terminal	{ cell: "LUT__3708" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[2]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[3]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[3]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[3]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[3]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[0]" }
	terminal	{ cell: "LUT__3711" port: "I[3]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[4]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[4]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[4]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[5]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[1]" }
	terminal	{ cell: "LUT__3714" port: "I[0]" }
 }
net {
	name: "n2410"
	terminal	{ cell: "LUT__3711" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[4]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[5]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3714" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[5]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[5]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[5]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[2]" }
	terminal	{ cell: "LUT__3714" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[6]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[6]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[6]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[7]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[3]" }
	terminal	{ cell: "LUT__3717" port: "I[0]" }
 }
net {
	name: "n2411"
	terminal	{ cell: "LUT__3714" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[6]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3717" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[7]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[7]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[7]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[4]" }
	terminal	{ cell: "LUT__3717" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[8]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[8]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[8]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[9]~FF" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[5]" }
 }
net {
	name: "n2412"
	terminal	{ cell: "LUT__3717" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[8]~FF" port: "I[2]" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[9]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_rx_x_2P[9]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[9]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_rx_x_2P[9]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "WADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "WADDR[6]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[1]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[1]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[1]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[10]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[10]" }
	terminal	{ cell: "LUT__3607" port: "I[1]" }
	terminal	{ cell: "LUT__3721" port: "I[1]" }
 }
net {
	name: "n2413"
	terminal	{ cell: "LUT__3721" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[2]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3723" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[2]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[2]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[2]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[11]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[11]" }
	terminal	{ cell: "LUT__3607" port: "I[2]" }
	terminal	{ cell: "LUT__3723" port: "I[0]" }
 }
net {
	name: "n2414"
	terminal	{ cell: "LUT__3723" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[3]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[3]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[3]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[3]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[0]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[0]" }
	terminal	{ cell: "LUT__3607" port: "I[3]" }
 }
net {
	name: "n2361"
	terminal	{ cell: "LUT__3607" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[4]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3609" port: "I[2]" }
	terminal	{ cell: "LUT__3726" port: "I[1]" }
	terminal	{ cell: "LUT__3729" port: "I[0]" }
	terminal	{ cell: "LUT__3733" port: "I[2]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[4]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[4]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[4]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[1]" }
	terminal	{ cell: "LUT__3608" port: "I[3]" }
	terminal	{ cell: "LUT__3726" port: "I[0]" }
	terminal	{ cell: "LUT__3728" port: "I[0]" }
 }
net {
	name: "n2415"
	terminal	{ cell: "LUT__3726" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[5]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[5]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[5]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[5]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[2]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[2]" }
	terminal	{ cell: "LUT__3608" port: "I[0]" }
	terminal	{ cell: "LUT__3728" port: "I[1]" }
 }
net {
	name: "n2417"
	terminal	{ cell: "LUT__3729" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[6]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3731" port: "I[1]" }
	terminal	{ cell: "LUT__3735" port: "I[3]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[6]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[6]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[6]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[3]" }
	terminal	{ cell: "LUT__3609" port: "I[0]" }
	terminal	{ cell: "LUT__3731" port: "I[0]" }
	terminal	{ cell: "LUT__3733" port: "I[0]" }
	terminal	{ cell: "LUT__3735" port: "I[0]" }
 }
net {
	name: "n2418"
	terminal	{ cell: "LUT__3731" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[7]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[7]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[7]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[7]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[4]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[4]" }
	terminal	{ cell: "LUT__3609" port: "I[1]" }
	terminal	{ cell: "LUT__3733" port: "I[1]" }
	terminal	{ cell: "LUT__3735" port: "I[1]" }
 }
net {
	name: "n2419"
	terminal	{ cell: "LUT__3733" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[8]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[8]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[8]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[8]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[5]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[5]" }
	terminal	{ cell: "LUT__3608" port: "I[2]" }
	terminal	{ cell: "LUT__3735" port: "I[2]" }
 }
net {
	name: "n2420"
	terminal	{ cell: "LUT__3735" port: "O" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[9]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[9]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[9]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[9]~FF" port: "I[3]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[6]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[6]" }
	terminal	{ cell: "LUT__3608" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_x_1P[10]_2"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[10]_2~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_x_1P[10]_2~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RADDR[7]" }
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RADDR[7]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[41]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[41]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[1]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[41]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[1]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[1]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[1]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[42]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[42]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[2]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[42]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[2]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[2]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[2]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[43]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[43]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[3]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[43]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[3]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[3]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[3]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[44]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[44]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[4]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[44]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[4]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[4]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[4]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[45]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[45]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[5]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[45]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[5]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[5]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[5]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[46]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[46]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[6]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[46]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[6]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[6]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[6]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[47]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[47]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[7]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[47]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[7]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[7]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[7]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[48]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[48]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[8]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[48]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[8]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[8]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[8]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[49]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[49]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[9]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[49]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[9]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[9]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[9]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[50]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[50]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[10]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[50]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[10]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[10]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[10]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[51]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[51]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[11]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[51]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[11]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[11]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[11]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[52]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[52]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[12]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[52]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[12]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[12]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[12]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[53]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[53]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[13]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[53]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[13]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[13]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[13]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[54]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[54]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[14]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[54]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[14]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[14]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[14]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[55]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[55]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[15]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[55]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[15]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[15]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[15]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[56]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[56]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[16]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[56]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[16]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[16]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[16]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[57]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[57]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[17]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[57]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[17]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[17]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[17]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[58]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[58]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[18]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[58]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[18]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[18]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[18]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[59]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[59]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[19]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[59]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[19]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[19]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[19]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[60]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[60]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[20]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[60]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[20]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[20]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[20]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[61]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[61]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[21]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[61]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[21]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[21]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[21]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[62]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[62]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[22]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[62]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[22]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[22]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[22]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[63]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[63]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[23]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[63]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[23]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[23]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[23]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[64]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[64]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[24]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[64]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[24]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[24]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[24]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[65]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[65]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[25]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[65]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[25]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[25]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[25]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[66]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[66]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[26]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[66]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[26]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[26]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[26]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[67]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[67]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[27]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[67]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[27]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[27]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[27]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[68]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[68]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[28]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[68]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[28]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[28]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[28]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[69]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[69]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[29]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[69]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[29]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[29]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[29]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[70]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[70]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[30]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[70]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[30]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[30]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[30]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[71]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[71]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[31]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[71]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[31]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[31]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[31]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[72]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[72]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[32]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[72]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[32]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[32]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[32]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[73]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[73]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[33]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[73]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[33]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[33]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[33]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[74]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[74]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[34]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[74]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[34]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[34]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[34]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[75]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[75]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[35]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[75]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[35]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[35]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[35]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[76]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[76]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[36]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[76]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[36]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[36]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[36]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[77]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[77]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[37]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[77]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[37]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[37]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[37]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[78]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[78]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[38]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[78]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[38]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[38]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[38]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[79]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[79]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[39]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[79]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[39]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[39]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[39]~FF" port: "I[0]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[80]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[80]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[40]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[80]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[81]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[81]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[41]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[81]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[82]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[82]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[42]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[82]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[83]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[83]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[43]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[83]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[84]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[84]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[44]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[84]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[85]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[85]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[45]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[85]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[86]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[86]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[46]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[86]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[87]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[87]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[47]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[87]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[88]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[88]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[48]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[88]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[89]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[89]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[49]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[89]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[90]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[90]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[50]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[90]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[91]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[91]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[51]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[91]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[92]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[92]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[52]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[92]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[93]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[93]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[53]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[93]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[94]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[94]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[54]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[94]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[95]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[95]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[55]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[95]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[96]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[96]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[56]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[96]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[97]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[97]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[57]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[97]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[98]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[98]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[58]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[98]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[99]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[99]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[59]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[99]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[100]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[100]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[60]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[100]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[101]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[101]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[61]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[101]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[102]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[102]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[62]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[102]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[103]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[103]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[63]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[103]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[104]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[104]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[64]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[104]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[105]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[105]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[65]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[105]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[106]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[106]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[66]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[106]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[107]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[107]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[67]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[107]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[108]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[108]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[68]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[108]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[109]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[109]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[69]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[109]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[110]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[110]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[70]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[110]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[111]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[111]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[71]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[111]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[112]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[112]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[72]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[112]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[113]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[113]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[73]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[113]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[114]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[114]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[74]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[114]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[115]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[115]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[75]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[115]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[116]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[116]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[76]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[116]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[117]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[117]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[77]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[117]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[118]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[118]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[78]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[118]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_4P[119]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[119]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[79]~FF" port: "I[1]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[119]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[0]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[80]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[1]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$2" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[81]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[2]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[82]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[3]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[83]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[4]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[84]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[5]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$b12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[85]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[6]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[86]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[7]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$c12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[87]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[8]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[88]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[9]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$d12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[89]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[10]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[90]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[11]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$e12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[91]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[12]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[92]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[13]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$f12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[93]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[14]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[94]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[15]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$g12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[95]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[16]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[96]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[17]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$h12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[97]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[18]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[98]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[19]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$i12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[99]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[20]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[100]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[21]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$j12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[101]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[22]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[102]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[23]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$k12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[103]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[24]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[104]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[25]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$l12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[105]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[26]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[106]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[27]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$m12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[107]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[28]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[108]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[29]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$n12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[109]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[30]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[110]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[31]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$o12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[111]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[32]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[112]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[33]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$p12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[113]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[34]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[114]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[35]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$q12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[115]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[36]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[116]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[37]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$r12" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[117]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[38]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RDATA[10]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[118]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/w_mipi_tx_data_3P[39]"
	terminal	{ cell: "inst_line_buf/inst_simple_dual_port_ram/ram__D$s1" port: "RDATA[11]" }
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_4P[119]~FF" port: "I[1]" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[61]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[61]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[1]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[1]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[1]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[1]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[62]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[62]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[2]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[2]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[2]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[2]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[63]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[63]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[3]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[3]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[3]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[3]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[64]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[64]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[4]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[4]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[4]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[4]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[65]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[65]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[5]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[5]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[5]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[5]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[66]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[66]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[6]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[6]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[6]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[6]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[67]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[67]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[7]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[7]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[7]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[7]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[68]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[68]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[8]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[8]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[8]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[8]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[69]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[69]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[9]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[9]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[9]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[9]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[70]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[70]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[10]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[10]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[10]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[10]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[71]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[71]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[11]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[11]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[11]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[11]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[72]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[72]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[12]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[12]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[12]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[12]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[73]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[73]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[13]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[13]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[13]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[13]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[74]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[74]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[14]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[14]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[14]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[14]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[75]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[75]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[15]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[15]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[15]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[15]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[76]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[76]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[16]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[16]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[16]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[16]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[77]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[77]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[17]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[17]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[17]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[17]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[78]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[78]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[18]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[18]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[18]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[18]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[79]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[79]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[19]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[19]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[19]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[19]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[80]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[80]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[20]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[20]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[20]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[20]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[81]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[81]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[21]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[21]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[21]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[21]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[82]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[82]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[22]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[22]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[22]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[22]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[83]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[83]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[23]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[23]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[23]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[23]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[84]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[84]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[24]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[24]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[24]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[24]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[85]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[85]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[25]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[25]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[25]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[25]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[86]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[86]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[26]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[26]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[26]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[26]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[87]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[87]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[27]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[27]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[27]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[27]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[88]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[88]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[28]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[28]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[28]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[28]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[89]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[89]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[29]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[29]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[29]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[29]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[90]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[90]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[30]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[30]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[30]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[30]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[91]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[91]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[31]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[31]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[31]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[31]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[92]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[92]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[32]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[32]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[32]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[32]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[93]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[93]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[33]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[33]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[33]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[33]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[94]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[94]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[34]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[34]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[34]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[34]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[95]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[95]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[35]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[35]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[35]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[35]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[96]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[96]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[36]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[36]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[36]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[36]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[97]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[97]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[37]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[37]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[37]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[37]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[98]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[98]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[38]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[38]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[38]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[38]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[99]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[99]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[39]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[39]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[39]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[39]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[100]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[100]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[40]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[40]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[40]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[40]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[101]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[101]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[41]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[41]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[41]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[41]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[102]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[102]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[42]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[42]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[42]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[42]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[103]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[103]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[43]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[43]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[43]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[43]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[104]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[104]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[44]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[44]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[44]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[44]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[105]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[105]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[45]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[45]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[45]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[45]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[106]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[106]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[46]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[46]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[46]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[46]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[107]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[107]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[47]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[47]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[47]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[47]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[108]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[108]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[48]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[48]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[48]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[48]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[109]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[109]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[49]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[49]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[49]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[49]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[110]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[110]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[50]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[50]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[50]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[50]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[111]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[111]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[51]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[51]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[51]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[51]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[112]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[112]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[52]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[52]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[52]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[52]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[113]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[113]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[53]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[53]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[53]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[53]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[114]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[114]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[54]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[54]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[54]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[54]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[115]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[115]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[55]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[55]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[55]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[55]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[116]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[116]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[56]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[56]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[56]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[56]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[117]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[117]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[57]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[57]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[57]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[57]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[118]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[118]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[58]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[58]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[58]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[58]" port: "outpad" }
 }
net {
	name: "inst_line_buf/r_mipi_tx_data_5P[119]"
	terminal	{ cell: "inst_line_buf/r_mipi_tx_data_5P[119]~FF" port: "O_seq" }
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[59]~FF" port: "I[1]" }
 }
net {
	name: "mipi_inst2_DATA[59]"
	terminal	{ cell: "inst_line_buf/w_mipi_tx_data[59]~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_DATA[59]" port: "outpad" }
 }
net {
	name: "r_raddr_1P[1]_2"
	terminal	{ cell: "r_raddr_1P[1]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[1]~FF" port: "I[1]" }
	terminal	{ cell: "r_raddr_1P[2]~FF" port: "I[1]" }
	terminal	{ cell: "r_raddr_1P[3]~FF" port: "I[1]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[9]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[9]" }
	terminal	{ cell: "LUT__3901" port: "I[1]" }
 }
net {
	name: "r_raddr_1P[2]_2"
	terminal	{ cell: "r_raddr_1P[2]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[2]~FF" port: "I[2]" }
	terminal	{ cell: "r_raddr_1P[3]~FF" port: "I[2]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[10]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[10]" }
	terminal	{ cell: "LUT__3901" port: "I[2]" }
 }
net {
	name: "r_raddr_1P[3]_2"
	terminal	{ cell: "r_raddr_1P[3]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[3]~FF" port: "I[3]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[11]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[11]" }
	terminal	{ cell: "LUT__3901" port: "I[3]" }
 }
net {
	name: "r_raddr_1P[4]_2"
	terminal	{ cell: "r_raddr_1P[4]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[4]~FF" port: "I[0]" }
	terminal	{ cell: "r_raddr_1P[5]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[0]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[0]" }
	terminal	{ cell: "LUT__3904" port: "I[0]" }
 }
net {
	name: "n2421"
	terminal	{ cell: "LUT__3901" port: "O" }
	terminal	{ cell: "r_raddr_1P[4]~FF" port: "I[1]" }
	terminal	{ cell: "r_raddr_1P[5]~FF" port: "I[1]" }
	terminal	{ cell: "r_raddr_1P[6]~FF" port: "I[0]" }
	terminal	{ cell: "r_raddr_1P[7]~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3907" port: "I[2]" }
 }
net {
	name: "r_raddr_1P[5]_2"
	terminal	{ cell: "r_raddr_1P[5]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[5]~FF" port: "I[2]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[1]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[1]" }
	terminal	{ cell: "LUT__3904" port: "I[1]" }
 }
net {
	name: "n2422"
	terminal	{ cell: "LUT__3904" port: "O" }
	terminal	{ cell: "r_raddr_1P[6]~FF" port: "I[1]" }
	terminal	{ cell: "r_raddr_1P[7]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3907" port: "I[3]" }
 }
net {
	name: "r_raddr_1P[6]_2"
	terminal	{ cell: "r_raddr_1P[6]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[6]~FF" port: "I[2]" }
	terminal	{ cell: "r_raddr_1P[7]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[2]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[2]" }
	terminal	{ cell: "LUT__3907" port: "I[0]" }
 }
net {
	name: "r_raddr_1P[7]_2"
	terminal	{ cell: "r_raddr_1P[7]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[7]~FF" port: "I[3]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[3]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[3]" }
	terminal	{ cell: "LUT__3907" port: "I[1]" }
 }
net {
	name: "r_raddr_1P[8]_2"
	terminal	{ cell: "r_raddr_1P[8]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[8]~FF" port: "I[0]" }
	terminal	{ cell: "r_raddr_1P[9]~FF" port: "I[0]" }
	terminal	{ cell: "r_raddr_1P[10]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[4]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[4]" }
	terminal	{ cell: "LUT__3911" port: "I[0]" }
 }
net {
	name: "n2423"
	terminal	{ cell: "LUT__3907" port: "O" }
	terminal	{ cell: "r_raddr_1P[8]~FF" port: "I[1]" }
	terminal	{ cell: "r_raddr_1P[9]~FF" port: "I[1]" }
	terminal	{ cell: "r_raddr_1P[10]~FF" port: "I[2]" }
	terminal	{ cell: "LUT__3911" port: "I[3]" }
 }
net {
	name: "r_raddr_1P[9]_2"
	terminal	{ cell: "r_raddr_1P[9]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[9]~FF" port: "I[2]" }
	terminal	{ cell: "r_raddr_1P[10]~FF" port: "I[1]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[5]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[5]" }
	terminal	{ cell: "LUT__3911" port: "I[1]" }
 }
net {
	name: "r_raddr_1P[10]_2"
	terminal	{ cell: "r_raddr_1P[10]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[10]~FF" port: "I[3]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[6]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[6]" }
	terminal	{ cell: "LUT__3911" port: "I[2]" }
 }
net {
	name: "r_raddr_1P[11]_2"
	terminal	{ cell: "r_raddr_1P[11]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[11]~FF" port: "I[0]" }
	terminal	{ cell: "r_raddr_1P[12]~FF" port: "I[0]" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RADDR[7]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RADDR[7]" }
 }
net {
	name: "n2424"
	terminal	{ cell: "LUT__3911" port: "O" }
	terminal	{ cell: "r_raddr_1P[11]~FF" port: "I[1]" }
	terminal	{ cell: "r_raddr_1P[12]~FF" port: "I[1]" }
 }
net {
	name: "r_raddr_1P[12]_2"
	terminal	{ cell: "r_raddr_1P[12]~FF" port: "O_seq" }
	terminal	{ cell: "r_raddr_1P[12]~FF" port: "I[2]" }
	terminal	{ cell: "inst_dly/n24~FF" port: "I[1]" }
	terminal	{ cell: "LUT__3858" port: "I[1]" }
	terminal	{ cell: "LUT__3914" port: "I[0]" }
 }
net {
	name: "inst_dly/n29"
	terminal	{ cell: "inst_dly/ram__D$0" port: "RDATA[10]" }
	terminal	{ cell: "inst_dly/w_mipi_tx_vsync~FF" port: "I[0]" }
 }
net {
	name: "inst_dly/n28"
	terminal	{ cell: "inst_dly/ram__D$3" port: "RDATA[10]" }
	terminal	{ cell: "inst_dly/w_mipi_tx_vsync~FF" port: "I[1]" }
 }
net {
	name: "inst_dly/n24"
	terminal	{ cell: "inst_dly/n24~FF" port: "O_seq" }
	terminal	{ cell: "inst_dly/w_mipi_tx_vsync~FF" port: "I[2]" }
 }
net {
	name: "mipi_inst2_VSYNC"
	terminal	{ cell: "inst_dly/w_mipi_tx_vsync~FF" port: "O_seq" }
	terminal	{ cell: "mipi_inst2_VSYNC" port: "outpad" }
 }
net {
	name: "mipi_pclk"
	gbuf_driven: true
	terminal	{ cell: "mipi_pclk" port: "inpad" }
	terminal	{ cell: "CLKBUF__0" port: "IO_in" }
 }
net {
	name: "rx_status"
	terminal	{ cell: "mipi_inst1_VSYNC[0]" port: "inpad" }
	terminal	{ cell: "rx_status" port: "outpad" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "WDATA[0]" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "WDATA[0]" }
 }
net {
	name: "key1"
	terminal	{ cell: "key1" port: "inpad" }
	terminal	{ cell: "LUT__3519" port: "I[3]" }
	terminal	{ cell: "LUT__3521" port: "I[0]" }
 }
net {
	name: "n2330"
	terminal	{ cell: "LUT__3515" port: "O" }
	terminal	{ cell: "LUT__3516" port: "I[0]" }
 }
net {
	name: "n2331"
	terminal	{ cell: "LUT__3516" port: "O" }
	terminal	{ cell: "LUT__3520" port: "I[1]" }
 }
net {
	name: "n2442"
	terminal	{ cell: "inst_line_buf/add_64/i10" port: "cout" }
	terminal	{ cell: "AUX_ADD_CO__inst_line_buf/add_64/i10" port: "cin" }
 }
net {
	name: "n961"
	terminal	{ cell: "AUX_ADD_CO__inst_line_buf/add_64/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i11" port: "I[0]" }
 }
net {
	name: "n2441"
	terminal	{ cell: "inst_line_buf/add_88/i10" port: "cout" }
	terminal	{ cell: "AUX_ADD_CO__inst_line_buf/add_88/i10" port: "cin" }
 }
net {
	name: "n903"
	terminal	{ cell: "AUX_ADD_CO__inst_line_buf/add_88/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i11" port: "I[0]" }
 }
net {
	name: "n2440"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_97/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i1" port: "cin" }
 }
net {
	name: "n2439"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_94/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i1" port: "cin" }
 }
net {
	name: "n2438"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_82/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i1" port: "cin" }
 }
net {
	name: "n2437"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_73/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i1" port: "cin" }
 }
net {
	name: "n2436"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_70/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i1" port: "cin" }
 }
net {
	name: "n2435"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_61/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_61/add_2/i1" port: "cin" }
 }
net {
	name: "n2434"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_58/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_58/add_2/i1" port: "cin" }
 }
net {
	name: "n2433"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_55/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i1" port: "cin" }
 }
net {
	name: "n2432"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_49/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i1" port: "cin" }
 }
net {
	name: "n2431"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_46/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i1" port: "cin" }
 }
net {
	name: "n2430"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_43/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i1" port: "cin" }
 }
net {
	name: "n2429"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_37/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_37/add_2/i1" port: "cin" }
 }
net {
	name: "n2428"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_31/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i1" port: "cin" }
 }
net {
	name: "n2427"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_22/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i1" port: "cin" }
 }
net {
	name: "n2426"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_25/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i1" port: "cin" }
 }
net {
	name: "n2425"
	terminal	{ cell: "AUX_ADD_CI__inst_line_buf/sub_19/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i1" port: "cin" }
 }
net {
	name: "n200"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i4" port: "I[0]" }
 }
net {
	name: "n1247"
	terminal	{ cell: "LUT__3522" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i4" port: "I[1]" }
 }
net {
	name: "n154"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i4" port: "cin" }
 }
net {
	name: "n150"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__3686" port: "I[1]" }
 }
net {
	name: "n151"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i5" port: "cin" }
 }
net {
	name: "n202"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i3" port: "I[0]" }
 }
net {
	name: "n1251"
	terminal	{ cell: "LUT__3523" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i3" port: "I[1]" }
 }
net {
	name: "n156"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i3" port: "cin" }
 }
net {
	name: "n153"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__3683" port: "I[1]" }
 }
net {
	name: "n204"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i2" port: "I[0]" }
 }
net {
	name: "n1254"
	terminal	{ cell: "LUT__3524" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i2" port: "I[1]" }
 }
net {
	name: "n418"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i2" port: "cin" }
 }
net {
	name: "n155"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__3680" port: "I[1]" }
 }
net {
	name: "n864"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i11" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i11" port: "I[0]" }
 }
net {
	name: "n159_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i11" port: "cin" }
 }
net {
	name: "n157"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i11" port: "I[0]" }
 }
net {
	name: "n865"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i10" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i10" port: "I[0]" }
 }
net {
	name: "n161_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i10" port: "cin" }
 }
net {
	name: "n158_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i10" port: "I[0]" }
 }
net {
	name: "n867"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i9" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i9" port: "I[0]" }
 }
net {
	name: "n1261"
	terminal	{ cell: "LUT__3525" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i9" port: "I[1]" }
 }
net {
	name: "n168_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i9" port: "cin" }
 }
net {
	name: "n160_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i9" port: "I[0]" }
 }
net {
	name: "n869"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i8" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i8" port: "I[0]" }
 }
net {
	name: "n1272"
	terminal	{ cell: "LUT__3542" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i8" port: "I[1]" }
 }
net {
	name: "n176_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i8" port: "cin" }
 }
net {
	name: "n167_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i8" port: "I[0]" }
 }
net {
	name: "n198"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i5" port: "I[0]" }
 }
net {
	name: "n1277"
	terminal	{ cell: "LUT__3543" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i5" port: "I[1]" }
 }
net {
	name: "n171_2"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__3689" port: "I[1]" }
 }
net {
	name: "n172_2"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i6" port: "cin" }
 }
net {
	name: "n1280"
	terminal	{ cell: "LUT__3544" port: "O" }
	terminal	{ cell: "inst_line_buf/add_64/i1" port: "I[1]" }
 }
net {
	name: "n173_2"
	terminal	{ cell: "inst_line_buf/add_64/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i1" port: "I[0]" }
 }
net {
	name: "n174_2"
	terminal	{ cell: "inst_line_buf/add_64/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_64/i2" port: "cin" }
 }
net {
	name: "n871"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i7" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i7" port: "I[0]" }
 }
net {
	name: "n1282"
	terminal	{ cell: "LUT__3545" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i7" port: "I[1]" }
 }
net {
	name: "n180_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i7" port: "cin" }
 }
net {
	name: "n175_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i7" port: "I[0]" }
 }
net {
	name: "n873"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i6" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i6" port: "I[0]" }
 }
net {
	name: "n1288"
	terminal	{ cell: "LUT__3546" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i6" port: "I[1]" }
 }
net {
	name: "n199"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i6" port: "cin" }
 }
net {
	name: "n179_2"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i6" port: "I[0]" }
 }
net {
	name: "n875_2"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i5" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i5" port: "I[0]" }
 }
net {
	name: "n1309"
	terminal	{ cell: "LUT__3568" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i5" port: "I[1]" }
 }
net {
	name: "n201"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i5" port: "cin" }
 }
net {
	name: "n877"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i4" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i4" port: "I[0]" }
 }
net {
	name: "n1312"
	terminal	{ cell: "LUT__3569" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i4" port: "I[1]" }
 }
net {
	name: "n203"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i4" port: "cin" }
 }
net {
	name: "n879"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i3" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i3" port: "I[0]" }
 }
net {
	name: "n1315"
	terminal	{ cell: "LUT__3570" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i3" port: "I[1]" }
 }
net {
	name: "n205"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i3" port: "cin" }
 }
net {
	name: "n881"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i2" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i2" port: "I[0]" }
 }
net {
	name: "n1318"
	terminal	{ cell: "LUT__3571" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i2" port: "I[1]" }
 }
net {
	name: "n416"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i2" port: "cin" }
 }
net {
	name: "n225"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i11" port: "I[0]" }
 }
net {
	name: "n208"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i11" port: "cin" }
 }
net {
	name: "n226"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i10" port: "I[0]" }
 }
net {
	name: "n210"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i10" port: "cin" }
 }
net {
	name: "n324"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i9" port: "I[0]" }
 }
net {
	name: "n212"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i9" port: "cin" }
 }
net {
	name: "n326"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i8" port: "I[0]" }
 }
net {
	name: "n214"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i8" port: "cin" }
 }
net {
	name: "n330"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i7" port: "I[0]" }
 }
net {
	name: "n216"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i7" port: "cin" }
 }
net {
	name: "n332"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i6" port: "I[0]" }
 }
net {
	name: "n218"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i6" port: "cin" }
 }
net {
	name: "n336"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i5" port: "I[0]" }
 }
net {
	name: "n220"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i5" port: "cin" }
 }
net {
	name: "n338"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i4" port: "I[0]" }
 }
net {
	name: "n222"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i4" port: "cin" }
 }
net {
	name: "n342"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i3" port: "I[0]" }
 }
net {
	name: "n224"
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i3" port: "cin" }
 }
net {
	name: "n344"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i2" port: "I[0]" }
 }
net {
	name: "n414"
	terminal	{ cell: "inst_line_buf/sub_61/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_109/add_2/i2" port: "cin" }
 }
net {
	name: "n228"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i11" port: "I[0]" }
 }
net {
	name: "n227"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i11" port: "cin" }
 }
net {
	name: "n229"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i10" port: "I[0]" }
 }
net {
	name: "n325"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i10" port: "cin" }
 }
net {
	name: "n230"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i11" port: "cin" }
 }
net {
	name: "n232"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i10" port: "cin" }
 }
net {
	name: "n234"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i9" port: "cin" }
 }
net {
	name: "n231"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i9" port: "I[0]" }
 }
net {
	name: "n236"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i8" port: "cin" }
 }
net {
	name: "n233"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i8" port: "I[0]" }
 }
net {
	name: "n238"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i7" port: "cin" }
 }
net {
	name: "n235"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i7" port: "I[0]" }
 }
net {
	name: "n240"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i6" port: "cin" }
 }
net {
	name: "n237"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i6" port: "I[0]" }
 }
net {
	name: "n242"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i5" port: "cin" }
 }
net {
	name: "n239"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i5" port: "I[0]" }
 }
net {
	name: "n244"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i4" port: "cin" }
 }
net {
	name: "n241"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i4" port: "I[0]" }
 }
net {
	name: "n246"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i3" port: "cin" }
 }
net {
	name: "n243"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i3" port: "I[0]" }
 }
net {
	name: "n410"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i2" port: "cin" }
 }
net {
	name: "n245"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i2" port: "I[0]" }
 }
net {
	name: "n266"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i11" port: "I[0]" }
 }
net {
	name: "n249"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i11" port: "cin" }
 }
net {
	name: "n247"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__3637" port: "I[0]" }
	terminal	{ cell: "LUT__3640" port: "I[0]" }
	terminal	{ cell: "LUT__3643" port: "I[0]" }
	terminal	{ cell: "LUT__3646" port: "I[0]" }
	terminal	{ cell: "LUT__3649" port: "I[0]" }
	terminal	{ cell: "LUT__3652" port: "I[0]" }
	terminal	{ cell: "LUT__3655" port: "I[0]" }
	terminal	{ cell: "LUT__3658" port: "I[0]" }
	terminal	{ cell: "LUT__3661" port: "I[0]" }
	terminal	{ cell: "LUT__3664" port: "I[0]" }
 }
net {
	name: "n267"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i10" port: "I[0]" }
 }
net {
	name: "n251"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i10" port: "cin" }
 }
net {
	name: "n248"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__3664" port: "I[1]" }
 }
net {
	name: "n269"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i9" port: "I[0]" }
 }
net {
	name: "n253"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i9" port: "cin" }
 }
net {
	name: "n250"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__3661" port: "I[1]" }
 }
net {
	name: "n271_2"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i8" port: "I[0]" }
 }
net {
	name: "n255"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i8" port: "cin" }
 }
net {
	name: "n252"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__3658" port: "I[1]" }
 }
net {
	name: "n273"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i7" port: "I[0]" }
 }
net {
	name: "n257"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i7" port: "cin" }
 }
net {
	name: "n254"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__3655" port: "I[1]" }
 }
net {
	name: "n275"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i6" port: "I[0]" }
 }
net {
	name: "n259"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i6" port: "cin" }
 }
net {
	name: "n256"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__3652" port: "I[1]" }
 }
net {
	name: "n277"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i5" port: "I[0]" }
 }
net {
	name: "n261"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i5" port: "cin" }
 }
net {
	name: "n258"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__3649" port: "I[1]" }
 }
net {
	name: "n279"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i4" port: "I[0]" }
 }
net {
	name: "n263"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i4" port: "cin" }
 }
net {
	name: "n260"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__3646" port: "I[1]" }
 }
net {
	name: "n281"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i3" port: "I[0]" }
 }
net {
	name: "n265"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i3" port: "cin" }
 }
net {
	name: "n262"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__3643" port: "I[1]" }
 }
net {
	name: "n283"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i2" port: "I[0]" }
 }
net {
	name: "n408"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i2" port: "cin" }
 }
net {
	name: "n264"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__3640" port: "I[1]" }
 }
net {
	name: "n285"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i11" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i11" port: "I[0]" }
 }
net {
	name: "n268"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i11" port: "cin" }
 }
net {
	name: "n286"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i10" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i10" port: "I[0]" }
 }
net {
	name: "n270"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i10" port: "cin" }
 }
net {
	name: "n288"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i9" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i9" port: "I[0]" }
 }
net {
	name: "n272"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i9" port: "cin" }
 }
net {
	name: "n308"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i8" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i8" port: "I[0]" }
 }
net {
	name: "n274"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i8" port: "cin" }
 }
net {
	name: "n322"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i7" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i7" port: "I[0]" }
 }
net {
	name: "n276"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i7" port: "cin" }
 }
net {
	name: "n328"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i6" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i6" port: "I[0]" }
 }
net {
	name: "n278"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i6" port: "cin" }
 }
net {
	name: "n334"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i5" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i5" port: "I[0]" }
 }
net {
	name: "n280"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i5" port: "cin" }
 }
net {
	name: "n340"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i4" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i4" port: "I[0]" }
 }
net {
	name: "n282"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i4" port: "cin" }
 }
net {
	name: "n346"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i3" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i3" port: "I[0]" }
 }
net {
	name: "n284"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i3" port: "cin" }
 }
net {
	name: "n352"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i2" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i2" port: "I[0]" }
 }
net {
	name: "n406"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i2" port: "cin" }
 }
net {
	name: "n287"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i11" port: "cin" }
 }
net {
	name: "n289"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i10" port: "cin" }
 }
net {
	name: "n309"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i9" port: "cin" }
 }
net {
	name: "n323"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i8" port: "cin" }
 }
net {
	name: "n329"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i7" port: "cin" }
 }
net {
	name: "n327"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i9" port: "cin" }
 }
net {
	name: "n331"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i8" port: "cin" }
 }
net {
	name: "n335"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i6" port: "cin" }
 }
net {
	name: "n333"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i7" port: "cin" }
 }
net {
	name: "n337"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i6" port: "cin" }
 }
net {
	name: "n341"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i5" port: "cin" }
 }
net {
	name: "n339"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i5" port: "cin" }
 }
net {
	name: "n343"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i4" port: "cin" }
 }
net {
	name: "n347"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i4" port: "cin" }
 }
net {
	name: "n345"
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i3" port: "cin" }
 }
net {
	name: "n412"
	terminal	{ cell: "inst_line_buf/sub_58/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_106/add_2/i2" port: "cin" }
 }
net {
	name: "n353"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i3" port: "cin" }
 }
net {
	name: "n1482"
	terminal	{ cell: "LUT__3597" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i1" port: "I[1]" }
 }
net {
	name: "n348"
	terminal	{ cell: "inst_line_buf/add_66/i1" port: "O" }
	terminal	{ cell: "LUT__3676" port: "I[1]" }
 }
net {
	name: "n349"
	terminal	{ cell: "inst_line_buf/add_66/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i2" port: "cin" }
 }
net {
	name: "n1484"
	terminal	{ cell: "LUT__3598" port: "O" }
	terminal	{ cell: "inst_line_buf/add_88/i1" port: "I[1]" }
 }
net {
	name: "n350"
	terminal	{ cell: "inst_line_buf/add_88/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i1" port: "I[0]" }
 }
net {
	name: "n351"
	terminal	{ cell: "inst_line_buf/add_88/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_88/i2" port: "cin" }
 }
net {
	name: "n404"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i2" port: "cin" }
 }
net {
	name: "n945_2"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i11" port: "I[0]" }
 }
net {
	name: "n360"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i11" port: "cin" }
 }
net {
	name: "n354"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__3636" port: "I[0]" }
 }
net {
	name: "n1490"
	terminal	{ cell: "LUT__3599" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i1" port: "I[1]" }
 }
net {
	name: "n355"
	terminal	{ cell: "inst_line_buf/add_90/i1" port: "O" }
	terminal	{ cell: "LUT__3635" port: "I[1]" }
 }
net {
	name: "n356"
	terminal	{ cell: "inst_line_buf/add_90/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i2" port: "cin" }
 }
net {
	name: "n357"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i1" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i1" port: "I[0]" }
 }
net {
	name: "n358"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i2" port: "cin" }
 }
net {
	name: "n946"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i10" port: "I[0]" }
 }
net {
	name: "n362"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i10" port: "cin" }
 }
net {
	name: "n359"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__3663" port: "I[0]" }
 }
net {
	name: "n948"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i9" port: "I[0]" }
 }
net {
	name: "n366_2"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i9" port: "cin" }
 }
net {
	name: "n361"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__3660" port: "I[0]" }
 }
net {
	name: "n369_2"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i1" port: "I[0]" }
 }
net {
	name: "n363"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__3678" port: "I[0]" }
 }
net {
	name: "n364"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i2" port: "cin" }
 }
net {
	name: "n950_2"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i8" port: "I[0]" }
 }
net {
	name: "n1498"
	terminal	{ cell: "LUT__3600" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i8" port: "I[1]" }
 }
net {
	name: "n368_2"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i8" port: "cin" }
 }
net {
	name: "n365_2"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__3657" port: "I[0]" }
 }
net {
	name: "n952"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i7" port: "I[0]" }
 }
net {
	name: "n1501"
	terminal	{ cell: "LUT__3601" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i7" port: "I[1]" }
 }
net {
	name: "n372_2"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i7" port: "cin" }
 }
net {
	name: "n367_2"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__3654" port: "I[0]" }
 }
net {
	name: "n370_2"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i2" port: "cin" }
 }
net {
	name: "n954"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i6" port: "I[0]" }
 }
net {
	name: "n1506"
	terminal	{ cell: "LUT__3602" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i6" port: "I[1]" }
 }
net {
	name: "n395"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i6" port: "cin" }
 }
net {
	name: "n371_2"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__3651" port: "I[0]" }
 }
net {
	name: "n373_2"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i1" port: "I[0]" }
 }
net {
	name: "n374_2"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i2" port: "cin" }
 }
net {
	name: "n956"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i5" port: "I[0]" }
 }
net {
	name: "n1533"
	terminal	{ cell: "LUT__3621" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i5" port: "I[1]" }
 }
net {
	name: "n940_2"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i5" port: "cin" }
 }
net {
	name: "n394"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__3648" port: "I[0]" }
 }
net {
	name: "n419"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_37/add_2/i1" port: "I[0]" }
 }
net {
	name: "n402"
	terminal	{ cell: "inst_line_buf/sub_37/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i2" port: "cin" }
 }
net {
	name: "n403"
	terminal	{ cell: "inst_line_buf/sub_43/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i1" port: "I[0]" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i1" port: "I[0]" }
 }
net {
	name: "n405"
	terminal	{ cell: "inst_line_buf/sub_46/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i1" port: "I[0]" }
 }
net {
	name: "n407"
	terminal	{ cell: "inst_line_buf/sub_49/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__3637" port: "I[1]" }
 }
net {
	name: "n409"
	terminal	{ cell: "inst_line_buf/sub_55/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_58/add_2/i1" port: "I[0]" }
 }
net {
	name: "n411"
	terminal	{ cell: "inst_line_buf/sub_58/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_61/add_2/i1" port: "I[0]" }
 }
net {
	name: "n1548"
	terminal	{ cell: "LUT__3622" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i1" port: "I[1]" }
 }
net {
	name: "n415"
	terminal	{ cell: "inst_line_buf/sub_70/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i1" port: "I[0]" }
 }
net {
	name: "n1550"
	terminal	{ cell: "LUT__3623" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i1" port: "I[1]" }
 }
net {
	name: "n417"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__3676" port: "I[0]" }
 }
net {
	name: "n420"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_34/add_2/i2" port: "cin" }
 }
net {
	name: "n1553"
	terminal	{ cell: "LUT__3624" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i1" port: "I[1]" }
 }
net {
	name: "n421"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i1" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i1" port: "I[0]" }
 }
net {
	name: "n422"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i2" port: "cin" }
 }
net {
	name: "n1555"
	terminal	{ cell: "LUT__3625" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i1" port: "I[1]" }
 }
net {
	name: "n423"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i1" port: "O" }
	terminal	{ cell: "LUT__3635" port: "I[0]" }
 }
net {
	name: "n424"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i1" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i2" port: "cin" }
 }
net {
	name: "n824"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_34/add_2/i2" port: "I[0]" }
 }
net {
	name: "n805"
	terminal	{ cell: "inst_line_buf/sub_34/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i2" port: "I[0]" }
 }
net {
	name: "n806"
	terminal	{ cell: "inst_line_buf/sub_34/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i3" port: "cin" }
 }
net {
	name: "n809"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i11" port: "cin" }
 }
net {
	name: "n807"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i11" port: "I[0]" }
 }
net {
	name: "n811"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i10" port: "cin" }
 }
net {
	name: "n808"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i10" port: "I[0]" }
 }
net {
	name: "n813"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i9" port: "cin" }
 }
net {
	name: "n810"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i9" port: "I[0]" }
 }
net {
	name: "n815"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i8" port: "cin" }
 }
net {
	name: "n812"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i8" port: "I[0]" }
 }
net {
	name: "n817"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i7" port: "cin" }
 }
net {
	name: "n814"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i7" port: "I[0]" }
 }
net {
	name: "n819"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i6" port: "cin" }
 }
net {
	name: "n816"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i6" port: "I[0]" }
 }
net {
	name: "n821"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i5" port: "cin" }
 }
net {
	name: "n818"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i5" port: "I[0]" }
 }
net {
	name: "n823"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i4" port: "cin" }
 }
net {
	name: "n820"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i4" port: "I[0]" }
 }
net {
	name: "n825"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i3" port: "cin" }
 }
net {
	name: "n822"
	terminal	{ cell: "inst_line_buf/sub_31/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i3" port: "I[0]" }
 }
net {
	name: "n828"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i11" port: "cin" }
 }
net {
	name: "n826"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i11" port: "I[0]" }
 }
net {
	name: "n830"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i10" port: "cin" }
 }
net {
	name: "n827"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i10" port: "I[0]" }
 }
net {
	name: "n832"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i9" port: "cin" }
 }
net {
	name: "n829"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i9" port: "I[0]" }
 }
net {
	name: "n834"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i8" port: "cin" }
 }
net {
	name: "n831"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i8" port: "I[0]" }
 }
net {
	name: "n836"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i7" port: "cin" }
 }
net {
	name: "n833"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i7" port: "I[0]" }
 }
net {
	name: "n838"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i6" port: "cin" }
 }
net {
	name: "n835"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i6" port: "I[0]" }
 }
net {
	name: "n840"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i5" port: "cin" }
 }
net {
	name: "n837"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i5" port: "I[0]" }
 }
net {
	name: "n842"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i4" port: "cin" }
 }
net {
	name: "n839"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i4" port: "I[0]" }
 }
net {
	name: "n844"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i3" port: "cin" }
 }
net {
	name: "n841"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i3" port: "I[0]" }
 }
net {
	name: "n843"
	terminal	{ cell: "inst_line_buf/sub_22/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i2" port: "I[0]" }
 }
net {
	name: "n847"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i11" port: "cin" }
 }
net {
	name: "n845"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__3678" port: "I[1]" }
	terminal	{ cell: "LUT__3681" port: "I[0]" }
	terminal	{ cell: "LUT__3684" port: "I[0]" }
	terminal	{ cell: "LUT__3687" port: "I[0]" }
	terminal	{ cell: "LUT__3690" port: "I[0]" }
	terminal	{ cell: "LUT__3693" port: "I[0]" }
	terminal	{ cell: "LUT__3696" port: "I[0]" }
	terminal	{ cell: "LUT__3699" port: "I[0]" }
	terminal	{ cell: "LUT__3702" port: "I[0]" }
	terminal	{ cell: "LUT__3705" port: "I[0]" }
 }
net {
	name: "n849"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i10" port: "cin" }
 }
net {
	name: "n846"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__3705" port: "I[1]" }
 }
net {
	name: "n851"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i9" port: "cin" }
 }
net {
	name: "n848"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__3702" port: "I[1]" }
 }
net {
	name: "n853"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i8" port: "cin" }
 }
net {
	name: "n850"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__3699" port: "I[1]" }
 }
net {
	name: "n855"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i7" port: "cin" }
 }
net {
	name: "n852"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__3696" port: "I[1]" }
 }
net {
	name: "n857"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i6" port: "cin" }
 }
net {
	name: "n854"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__3693" port: "I[1]" }
 }
net {
	name: "n859"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i5" port: "cin" }
 }
net {
	name: "n856"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i5" port: "O" }
	terminal	{ cell: "LUT__3690" port: "I[1]" }
 }
net {
	name: "n861"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i4" port: "cin" }
 }
net {
	name: "n858"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__3687" port: "I[1]" }
 }
net {
	name: "n863"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i3" port: "cin" }
 }
net {
	name: "n860"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__3684" port: "I[1]" }
 }
net {
	name: "n862"
	terminal	{ cell: "inst_line_buf/sub_25/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__3681" port: "I[1]" }
 }
net {
	name: "n866"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i11" port: "cin" }
 }
net {
	name: "n868"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i10" port: "cin" }
 }
net {
	name: "n870"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i9" port: "cin" }
 }
net {
	name: "n872"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i8" port: "cin" }
 }
net {
	name: "n874_2"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i7" port: "cin" }
 }
net {
	name: "n876"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i6" port: "cin" }
 }
net {
	name: "n878"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i5" port: "cin" }
 }
net {
	name: "n880"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i4" port: "cin" }
 }
net {
	name: "n882"
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_19/add_2/i3" port: "cin" }
 }
net {
	name: "n885_2"
	terminal	{ cell: "inst_line_buf/add_90/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i11" port: "cin" }
 }
net {
	name: "n883"
	terminal	{ cell: "inst_line_buf/add_90/i11" port: "O" }
	terminal	{ cell: "LUT__3636" port: "I[1]" }
 }
net {
	name: "n902"
	terminal	{ cell: "inst_line_buf/add_88/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i10" port: "I[0]" }
 }
net {
	name: "n887"
	terminal	{ cell: "inst_line_buf/add_90/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i10" port: "cin" }
 }
net {
	name: "n884"
	terminal	{ cell: "inst_line_buf/add_90/i10" port: "O" }
	terminal	{ cell: "LUT__3663" port: "I[1]" }
 }
net {
	name: "n904"
	terminal	{ cell: "inst_line_buf/add_88/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i9" port: "I[0]" }
 }
net {
	name: "n889"
	terminal	{ cell: "inst_line_buf/add_90/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i9" port: "cin" }
 }
net {
	name: "n886"
	terminal	{ cell: "inst_line_buf/add_90/i9" port: "O" }
	terminal	{ cell: "LUT__3660" port: "I[1]" }
 }
net {
	name: "n906"
	terminal	{ cell: "inst_line_buf/add_88/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i8" port: "I[0]" }
 }
net {
	name: "n2071"
	terminal	{ cell: "LUT__3859" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i8" port: "I[1]" }
 }
net {
	name: "n891"
	terminal	{ cell: "inst_line_buf/add_90/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i8" port: "cin" }
 }
net {
	name: "n888"
	terminal	{ cell: "inst_line_buf/add_90/i8" port: "O" }
	terminal	{ cell: "LUT__3657" port: "I[1]" }
 }
net {
	name: "n908"
	terminal	{ cell: "inst_line_buf/add_88/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i7" port: "I[0]" }
 }
net {
	name: "n2074"
	terminal	{ cell: "LUT__3860" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i7" port: "I[1]" }
 }
net {
	name: "n893"
	terminal	{ cell: "inst_line_buf/add_90/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i7" port: "cin" }
 }
net {
	name: "n890_2"
	terminal	{ cell: "inst_line_buf/add_90/i7" port: "O" }
	terminal	{ cell: "LUT__3654" port: "I[1]" }
 }
net {
	name: "n910_2"
	terminal	{ cell: "inst_line_buf/add_88/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i6" port: "I[0]" }
 }
net {
	name: "n2077"
	terminal	{ cell: "LUT__3861" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i6" port: "I[1]" }
 }
net {
	name: "n895_2"
	terminal	{ cell: "inst_line_buf/add_90/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i6" port: "cin" }
 }
net {
	name: "n892"
	terminal	{ cell: "inst_line_buf/add_90/i6" port: "O" }
	terminal	{ cell: "LUT__3651" port: "I[1]" }
 }
net {
	name: "n912"
	terminal	{ cell: "inst_line_buf/add_88/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i5" port: "I[0]" }
 }
net {
	name: "n2080"
	terminal	{ cell: "LUT__3862" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i5" port: "I[1]" }
 }
net {
	name: "n897"
	terminal	{ cell: "inst_line_buf/add_90/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i5" port: "cin" }
 }
net {
	name: "n894"
	terminal	{ cell: "inst_line_buf/add_90/i5" port: "O" }
	terminal	{ cell: "LUT__3648" port: "I[1]" }
 }
net {
	name: "n914"
	terminal	{ cell: "inst_line_buf/add_88/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i4" port: "I[0]" }
 }
net {
	name: "n2083"
	terminal	{ cell: "LUT__3863" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i4" port: "I[1]" }
 }
net {
	name: "n899"
	terminal	{ cell: "inst_line_buf/add_90/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i4" port: "cin" }
 }
net {
	name: "n896"
	terminal	{ cell: "inst_line_buf/add_90/i4" port: "O" }
	terminal	{ cell: "LUT__3645" port: "I[1]" }
 }
net {
	name: "n916"
	terminal	{ cell: "inst_line_buf/add_88/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i3" port: "I[0]" }
 }
net {
	name: "n2086"
	terminal	{ cell: "LUT__3864" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i3" port: "I[1]" }
 }
net {
	name: "n901"
	terminal	{ cell: "inst_line_buf/add_90/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_90/i3" port: "cin" }
 }
net {
	name: "n898"
	terminal	{ cell: "inst_line_buf/add_90/i3" port: "O" }
	terminal	{ cell: "LUT__3642" port: "I[1]" }
 }
net {
	name: "n918"
	terminal	{ cell: "inst_line_buf/add_88/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i2" port: "I[0]" }
 }
net {
	name: "n2089"
	terminal	{ cell: "LUT__3865" port: "O" }
	terminal	{ cell: "inst_line_buf/add_90/i2" port: "I[1]" }
 }
net {
	name: "n900_2"
	terminal	{ cell: "inst_line_buf/add_90/i2" port: "O" }
	terminal	{ cell: "LUT__3639" port: "I[1]" }
 }
net {
	name: "n905_2"
	terminal	{ cell: "inst_line_buf/add_88/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_88/i10" port: "cin" }
 }
net {
	name: "n2092"
	terminal	{ cell: "LUT__3866" port: "O" }
	terminal	{ cell: "inst_line_buf/add_88/i9" port: "I[1]" }
 }
net {
	name: "n907"
	terminal	{ cell: "inst_line_buf/add_88/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_88/i9" port: "cin" }
 }
net {
	name: "n2094"
	terminal	{ cell: "LUT__3867" port: "O" }
	terminal	{ cell: "inst_line_buf/add_88/i8" port: "I[1]" }
 }
net {
	name: "n909"
	terminal	{ cell: "inst_line_buf/add_88/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_88/i8" port: "cin" }
 }
net {
	name: "n2096"
	terminal	{ cell: "LUT__3868" port: "O" }
	terminal	{ cell: "inst_line_buf/add_88/i7" port: "I[1]" }
 }
net {
	name: "n911"
	terminal	{ cell: "inst_line_buf/add_88/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_88/i7" port: "cin" }
 }
net {
	name: "n2098"
	terminal	{ cell: "LUT__3869" port: "O" }
	terminal	{ cell: "inst_line_buf/add_88/i6" port: "I[1]" }
 }
net {
	name: "n913"
	terminal	{ cell: "inst_line_buf/add_88/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_88/i6" port: "cin" }
 }
net {
	name: "n2100"
	terminal	{ cell: "LUT__3870" port: "O" }
	terminal	{ cell: "inst_line_buf/add_88/i5" port: "I[1]" }
 }
net {
	name: "n915_2"
	terminal	{ cell: "inst_line_buf/add_88/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_88/i5" port: "cin" }
 }
net {
	name: "n2102"
	terminal	{ cell: "LUT__3871" port: "O" }
	terminal	{ cell: "inst_line_buf/add_88/i4" port: "I[1]" }
 }
net {
	name: "n917"
	terminal	{ cell: "inst_line_buf/add_88/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_88/i4" port: "cin" }
 }
net {
	name: "n2104"
	terminal	{ cell: "LUT__3872" port: "O" }
	terminal	{ cell: "inst_line_buf/add_88/i3" port: "I[1]" }
 }
net {
	name: "n919"
	terminal	{ cell: "inst_line_buf/add_88/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_88/i3" port: "cin" }
 }
net {
	name: "n2106"
	terminal	{ cell: "LUT__3873" port: "O" }
	terminal	{ cell: "inst_line_buf/add_88/i2" port: "I[1]" }
 }
net {
	name: "n922"
	terminal	{ cell: "inst_line_buf/add_66/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i11" port: "cin" }
 }
net {
	name: "n920_2"
	terminal	{ cell: "inst_line_buf/add_66/i11" port: "O" }
	terminal	{ cell: "LUT__3677" port: "I[1]" }
 }
net {
	name: "n960"
	terminal	{ cell: "inst_line_buf/add_64/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i10" port: "I[0]" }
 }
net {
	name: "n924"
	terminal	{ cell: "inst_line_buf/add_66/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i10" port: "cin" }
 }
net {
	name: "n921"
	terminal	{ cell: "inst_line_buf/add_66/i10" port: "O" }
	terminal	{ cell: "LUT__3704" port: "I[1]" }
 }
net {
	name: "n962"
	terminal	{ cell: "inst_line_buf/add_64/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i9" port: "I[0]" }
 }
net {
	name: "n926"
	terminal	{ cell: "inst_line_buf/add_66/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i9" port: "cin" }
 }
net {
	name: "n923"
	terminal	{ cell: "inst_line_buf/add_66/i9" port: "O" }
	terminal	{ cell: "LUT__3701" port: "I[1]" }
 }
net {
	name: "n964"
	terminal	{ cell: "inst_line_buf/add_64/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i8" port: "I[0]" }
 }
net {
	name: "n2115"
	terminal	{ cell: "LUT__3874" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i8" port: "I[1]" }
 }
net {
	name: "n928"
	terminal	{ cell: "inst_line_buf/add_66/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i8" port: "cin" }
 }
net {
	name: "n925_2"
	terminal	{ cell: "inst_line_buf/add_66/i8" port: "O" }
	terminal	{ cell: "LUT__3698" port: "I[1]" }
 }
net {
	name: "n966"
	terminal	{ cell: "inst_line_buf/add_64/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i7" port: "I[0]" }
 }
net {
	name: "n2118"
	terminal	{ cell: "LUT__3875" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i7" port: "I[1]" }
 }
net {
	name: "n930_2"
	terminal	{ cell: "inst_line_buf/add_66/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i7" port: "cin" }
 }
net {
	name: "n927"
	terminal	{ cell: "inst_line_buf/add_66/i7" port: "O" }
	terminal	{ cell: "LUT__3695" port: "I[1]" }
 }
net {
	name: "n968"
	terminal	{ cell: "inst_line_buf/add_64/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i6" port: "I[0]" }
 }
net {
	name: "n2121"
	terminal	{ cell: "LUT__3876" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i6" port: "I[1]" }
 }
net {
	name: "n932"
	terminal	{ cell: "inst_line_buf/add_66/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i6" port: "cin" }
 }
net {
	name: "n929"
	terminal	{ cell: "inst_line_buf/add_66/i6" port: "O" }
	terminal	{ cell: "LUT__3692" port: "I[1]" }
 }
net {
	name: "n970"
	terminal	{ cell: "inst_line_buf/add_64/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i5" port: "I[0]" }
 }
net {
	name: "n2124"
	terminal	{ cell: "LUT__3877" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i5" port: "I[1]" }
 }
net {
	name: "n934"
	terminal	{ cell: "inst_line_buf/add_66/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i5" port: "cin" }
 }
net {
	name: "n931"
	terminal	{ cell: "inst_line_buf/add_66/i5" port: "O" }
	terminal	{ cell: "LUT__3689" port: "I[0]" }
 }
net {
	name: "n972"
	terminal	{ cell: "inst_line_buf/add_64/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i4" port: "I[0]" }
 }
net {
	name: "n2127"
	terminal	{ cell: "LUT__3878" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i4" port: "I[1]" }
 }
net {
	name: "n936"
	terminal	{ cell: "inst_line_buf/add_66/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i4" port: "cin" }
 }
net {
	name: "n933"
	terminal	{ cell: "inst_line_buf/add_66/i4" port: "O" }
	terminal	{ cell: "LUT__3686" port: "I[0]" }
 }
net {
	name: "n974"
	terminal	{ cell: "inst_line_buf/add_64/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i3" port: "I[0]" }
 }
net {
	name: "n2130"
	terminal	{ cell: "LUT__3879" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i3" port: "I[1]" }
 }
net {
	name: "n938"
	terminal	{ cell: "inst_line_buf/add_66/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_66/i3" port: "cin" }
 }
net {
	name: "n935_2"
	terminal	{ cell: "inst_line_buf/add_66/i3" port: "O" }
	terminal	{ cell: "LUT__3683" port: "I[0]" }
 }
net {
	name: "n976"
	terminal	{ cell: "inst_line_buf/add_64/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i2" port: "I[0]" }
 }
net {
	name: "n2133"
	terminal	{ cell: "LUT__3880" port: "O" }
	terminal	{ cell: "inst_line_buf/add_66/i2" port: "I[1]" }
 }
net {
	name: "n937"
	terminal	{ cell: "inst_line_buf/add_66/i2" port: "O" }
	terminal	{ cell: "LUT__3680" port: "I[0]" }
 }
net {
	name: "n958"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i4" port: "I[0]" }
 }
net {
	name: "n2136"
	terminal	{ cell: "LUT__3881" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i4" port: "I[1]" }
 }
net {
	name: "n942"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i4" port: "cin" }
 }
net {
	name: "n939"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i4" port: "O" }
	terminal	{ cell: "LUT__3645" port: "I[0]" }
 }
net {
	name: "n1030"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i3" port: "I[0]" }
 }
net {
	name: "n2139"
	terminal	{ cell: "LUT__3882" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i3" port: "I[1]" }
 }
net {
	name: "n944"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i3" port: "cin" }
 }
net {
	name: "n941"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i3" port: "O" }
	terminal	{ cell: "LUT__3642" port: "I[0]" }
 }
net {
	name: "n1032"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i2" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i2" port: "I[0]" }
 }
net {
	name: "n2142"
	terminal	{ cell: "LUT__3883" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i2" port: "I[1]" }
 }
net {
	name: "n943"
	terminal	{ cell: "inst_line_buf/sub_97/add_2/i2" port: "O" }
	terminal	{ cell: "LUT__3639" port: "I[0]" }
 }
net {
	name: "n947"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i11" port: "cin" }
 }
net {
	name: "n949"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i10" port: "cin" }
 }
net {
	name: "n2146"
	terminal	{ cell: "LUT__3884" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i9" port: "I[1]" }
 }
net {
	name: "n951"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i9" port: "cin" }
 }
net {
	name: "n2148"
	terminal	{ cell: "LUT__3885" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i8" port: "I[1]" }
 }
net {
	name: "n953"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i8" port: "cin" }
 }
net {
	name: "n2150"
	terminal	{ cell: "LUT__3886" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i7" port: "I[1]" }
 }
net {
	name: "n955_2"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i7" port: "cin" }
 }
net {
	name: "n2152"
	terminal	{ cell: "LUT__3887" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i6" port: "I[1]" }
 }
net {
	name: "n957"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i6" port: "cin" }
 }
net {
	name: "n2154"
	terminal	{ cell: "LUT__3888" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i5" port: "I[1]" }
 }
net {
	name: "n959"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i5" port: "cin" }
 }
net {
	name: "n2156"
	terminal	{ cell: "LUT__3889" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i4" port: "I[1]" }
 }
net {
	name: "n1031"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i4" port: "cin" }
 }
net {
	name: "n963"
	terminal	{ cell: "inst_line_buf/add_64/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_64/i10" port: "cin" }
 }
net {
	name: "n2159"
	terminal	{ cell: "LUT__3890" port: "O" }
	terminal	{ cell: "inst_line_buf/add_64/i9" port: "I[1]" }
 }
net {
	name: "n965"
	terminal	{ cell: "inst_line_buf/add_64/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_64/i9" port: "cin" }
 }
net {
	name: "n2161"
	terminal	{ cell: "LUT__3891" port: "O" }
	terminal	{ cell: "inst_line_buf/add_64/i8" port: "I[1]" }
 }
net {
	name: "n967"
	terminal	{ cell: "inst_line_buf/add_64/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_64/i8" port: "cin" }
 }
net {
	name: "n2163"
	terminal	{ cell: "LUT__3892" port: "O" }
	terminal	{ cell: "inst_line_buf/add_64/i7" port: "I[1]" }
 }
net {
	name: "n969"
	terminal	{ cell: "inst_line_buf/add_64/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_64/i7" port: "cin" }
 }
net {
	name: "n2165"
	terminal	{ cell: "LUT__3893" port: "O" }
	terminal	{ cell: "inst_line_buf/add_64/i6" port: "I[1]" }
 }
net {
	name: "n971"
	terminal	{ cell: "inst_line_buf/add_64/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_64/i6" port: "cin" }
 }
net {
	name: "n2167"
	terminal	{ cell: "LUT__3894" port: "O" }
	terminal	{ cell: "inst_line_buf/add_64/i5" port: "I[1]" }
 }
net {
	name: "n973"
	terminal	{ cell: "inst_line_buf/add_64/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_64/i5" port: "cin" }
 }
net {
	name: "n2169"
	terminal	{ cell: "LUT__3895" port: "O" }
	terminal	{ cell: "inst_line_buf/add_64/i4" port: "I[1]" }
 }
net {
	name: "n975"
	terminal	{ cell: "inst_line_buf/add_64/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_64/i4" port: "cin" }
 }
net {
	name: "n2171"
	terminal	{ cell: "LUT__3896" port: "O" }
	terminal	{ cell: "inst_line_buf/add_64/i3" port: "I[1]" }
 }
net {
	name: "n977"
	terminal	{ cell: "inst_line_buf/add_64/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/add_64/i3" port: "cin" }
 }
net {
	name: "n2173"
	terminal	{ cell: "LUT__3897" port: "O" }
	terminal	{ cell: "inst_line_buf/add_64/i2" port: "I[1]" }
 }
net {
	name: "n2221"
	terminal	{ cell: "LUT__3916" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i3" port: "I[1]" }
 }
net {
	name: "n1033"
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i3" port: "cin" }
 }
net {
	name: "n2223"
	terminal	{ cell: "LUT__3917" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_94/add_2/i2" port: "I[1]" }
 }
net {
	name: "n1053"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i11" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i11" port: "I[0]" }
 }
net {
	name: "n1036"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i11" port: "cin" }
 }
net {
	name: "n1054"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i10" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i10" port: "I[0]" }
 }
net {
	name: "n1038"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i10" port: "cin" }
 }
net {
	name: "n1065_2"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i9" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i9" port: "I[0]" }
 }
net {
	name: "n1040"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i9" port: "cin" }
 }
net {
	name: "n1067"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i8" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i8" port: "I[0]" }
 }
net {
	name: "n1042"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i8" port: "cin" }
 }
net {
	name: "n1071"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i7" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i7" port: "I[0]" }
 }
net {
	name: "n1044"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i7" port: "cin" }
 }
net {
	name: "n1073"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i6" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i6" port: "I[0]" }
 }
net {
	name: "n1046"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i6" port: "cin" }
 }
net {
	name: "n1075_2"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i5" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i5" port: "I[0]" }
 }
net {
	name: "n1048"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i5" port: "cin" }
 }
net {
	name: "n1077"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i4" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i4" port: "I[0]" }
 }
net {
	name: "n1050"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i4" port: "cin" }
 }
net {
	name: "n1079"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i3" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i3" port: "I[0]" }
 }
net {
	name: "n1052"
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i2" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_85/add_2/i3" port: "cin" }
 }
net {
	name: "n1055"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i11" port: "cin" }
 }
net {
	name: "n1066"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i10" port: "cin" }
 }
net {
	name: "n1068"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i9" port: "cin" }
 }
net {
	name: "n1072"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i8" port: "cin" }
 }
net {
	name: "n1074"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i7" port: "cin" }
 }
net {
	name: "n1076"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i5" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i6" port: "cin" }
 }
net {
	name: "n1078"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i4" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i5" port: "cin" }
 }
net {
	name: "n1080_2"
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i3" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_82/add_2/i4" port: "cin" }
 }
net {
	name: "n1083"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i10" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i11" port: "cin" }
 }
net {
	name: "n1081"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i11" port: "O" }
	terminal	{ cell: "LUT__3677" port: "I[0]" }
 }
net {
	name: "n1085_2"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i9" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i10" port: "cin" }
 }
net {
	name: "n1082"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i10" port: "O" }
	terminal	{ cell: "LUT__3704" port: "I[0]" }
 }
net {
	name: "n1087"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i8" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i9" port: "cin" }
 }
net {
	name: "n1084"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i9" port: "O" }
	terminal	{ cell: "LUT__3701" port: "I[0]" }
 }
net {
	name: "n2278"
	terminal	{ cell: "LUT__3918" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i8" port: "I[1]" }
 }
net {
	name: "n1089"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i7" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i8" port: "cin" }
 }
net {
	name: "n1086"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i8" port: "O" }
	terminal	{ cell: "LUT__3698" port: "I[0]" }
 }
net {
	name: "n2281"
	terminal	{ cell: "LUT__3919" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i7" port: "I[1]" }
 }
net {
	name: "n1091"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i6" port: "cout" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i7" port: "cin" }
 }
net {
	name: "n1088"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i7" port: "O" }
	terminal	{ cell: "LUT__3695" port: "I[0]" }
 }
net {
	name: "n2284"
	terminal	{ cell: "LUT__3920" port: "O" }
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i6" port: "I[1]" }
 }
net {
	name: "n1090_2"
	terminal	{ cell: "inst_line_buf/sub_73/add_2/i6" port: "O" }
	terminal	{ cell: "LUT__3692" port: "I[0]" }
 }
net {
	name: "n1502"
	terminal	{ cell: "LUT__3858" port: "O" }
	terminal	{ cell: "inst_dly/ram__D$3" port: "RCLKE" }
 }
net {
	name: "n1504"
	terminal	{ cell: "LUT__3914" port: "O" }
	terminal	{ cell: "inst_dly/ram__D$0" port: "RCLKE" }
 }
net {
	name: "n2332"
	terminal	{ cell: "LUT__3517" port: "O" }
	terminal	{ cell: "LUT__3520" port: "I[2]" }
	terminal	{ cell: "LUT__3535" port: "I[0]" }
 }
net {
	name: "n2333"
	terminal	{ cell: "LUT__3518" port: "O" }
	terminal	{ cell: "LUT__3519" port: "I[0]" }
	terminal	{ cell: "LUT__3535" port: "I[1]" }
 }
net {
	name: "n2334"
	terminal	{ cell: "LUT__3519" port: "O" }
	terminal	{ cell: "LUT__3520" port: "I[3]" }
 }
net {
	name: "n2335"
	terminal	{ cell: "LUT__3527" port: "O" }
	terminal	{ cell: "LUT__3528" port: "I[0]" }
 }
net {
	name: "n2336"
	terminal	{ cell: "LUT__3528" port: "O" }
	terminal	{ cell: "LUT__3531" port: "I[1]" }
 }
net {
	name: "n2338"
	terminal	{ cell: "LUT__3530" port: "O" }
	terminal	{ cell: "LUT__3531" port: "I[3]" }
	terminal	{ cell: "LUT__3540" port: "I[0]" }
 }
net {
	name: "n2339"
	terminal	{ cell: "LUT__3531" port: "O" }
	terminal	{ cell: "LUT__3536" port: "I[1]" }
 }
net {
	name: "n2340"
	terminal	{ cell: "LUT__3532" port: "O" }
	terminal	{ cell: "LUT__3536" port: "I[0]" }
 }
net {
	name: "n2341"
	terminal	{ cell: "LUT__3533" port: "O" }
	terminal	{ cell: "LUT__3535" port: "I[2]" }
 }
net {
	name: "n2342"
	terminal	{ cell: "LUT__3534" port: "O" }
	terminal	{ cell: "LUT__3535" port: "I[3]" }
 }
net {
	name: "n2343"
	terminal	{ cell: "LUT__3535" port: "O" }
	terminal	{ cell: "LUT__3536" port: "I[2]" }
	terminal	{ cell: "LUT__3541" port: "I[0]" }
 }
net {
	name: "n2344"
	terminal	{ cell: "LUT__3537" port: "O" }
	terminal	{ cell: "LUT__3540" port: "I[1]" }
 }
net {
	name: "n2345"
	terminal	{ cell: "LUT__3538" port: "O" }
	terminal	{ cell: "LUT__3540" port: "I[2]" }
 }
net {
	name: "n2346"
	terminal	{ cell: "LUT__3539" port: "O" }
	terminal	{ cell: "LUT__3540" port: "I[3]" }
 }
net {
	name: "n2350"
	terminal	{ cell: "LUT__3560" port: "O" }
	terminal	{ cell: "LUT__3561" port: "I[1]" }
	terminal	{ cell: "LUT__3564" port: "I[3]" }
 }
net {
	name: "n2362"
	terminal	{ cell: "LUT__3608" port: "O" }
	terminal	{ cell: "LUT__3609" port: "I[3]" }
 }
net {
	name: "n2363"
	terminal	{ cell: "LUT__3609" port: "O" }
	terminal	{ cell: "LUT__3610" port: "I[1]" }
	terminal	{ cell: "LUT__3611" port: "I[0]" }
	terminal	{ cell: "LUT__3614" port: "I[1]" }
	terminal	{ cell: "LUT__3617" port: "I[0]" }
 }
net {
	name: "n2416"
	terminal	{ cell: "LUT__3728" port: "O" }
	terminal	{ cell: "LUT__3729" port: "I[1]" }
	terminal	{ cell: "LUT__3733" port: "I[3]" }
 }
net {
	name: "mipi_cal_clk"
	gbuf_driven: true
	terminal	{ cell: "mipi_cal_clk" port: "inpad" }
	terminal	{ cell: "mipi_cal_clk~CLKBUF" port: "IO_in" }
 }
net {
	name: "mipi_cal_clk~CLKBUF"
	type: GLOBAL_CLOCK
	gbuf_driven: true
	terminal	{ cell: "mipi_cal_clk~CLKBUF" port: "clkout" }
 }
net {
	name: "mipi_inst2_ESC_CLK"
	gbuf_driven: true
	terminal	{ cell: "mipi_inst2_ESC_CLK" port: "inpad" }
	terminal	{ cell: "mipi_inst2_ESC_CLK~CLKBUF" port: "IO_in" }
 }
net {
	name: "mipi_inst2_ESC_CLK~CLKBUF"
	type: GLOBAL_CLOCK
	gbuf_driven: true
	terminal	{ cell: "mipi_inst2_ESC_CLK~CLKBUF" port: "clkout" }
 }
