Analysis & Synthesis report for HA
Thu Nov 07 18:35:09 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Elapsed Time Per Partition
 10. Analysis & Synthesis Messages
 11. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 07 18:35:09 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; HA                                         ;
; Top-level Entity Name              ; comp                                       ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 3                                          ;
;     Total combinational functions  ; 3                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 7                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; comp               ; HA                 ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                        ;
+----------------------------------+-----------------+------------------------+---------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path          ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------+---------+
; comp.v                           ; yes             ; User Verilog HDL File  ; E:/bb/verilog codes/behaviroul/comp.v ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 7                ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; b[1]~input       ;
; Maximum fan-out          ; 3                ;
; Total fan-out            ; 22               ;
; Average fan-out          ; 1.29             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |comp                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 7    ; 0            ; |comp               ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Nov 07 18:35:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off behaviour -c HA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ha.v
    Info (12023): Found entity 1: sum
Info (12021): Found 2 design units, including 2 entities, in source file fa.v
    Info (12023): Found entity 1: FA
    Info (12023): Found entity 2: FA_tb
Info (12021): Found 2 design units, including 2 entities, in source file facase.v
    Info (12023): Found entity 1: FAcase
    Info (12023): Found entity 2: FAcase_tb
Info (12021): Found 2 design units, including 2 entities, in source file hacase.v
    Info (12023): Found entity 1: HAcase
    Info (12023): Found entity 2: HAcase_tb
Info (12021): Found 2 design units, including 2 entities, in source file compc.v
    Info (12023): Found entity 1: compc
    Info (12023): Found entity 2: comp2_tb
Info (12021): Found 2 design units, including 2 entities, in source file comp.v
    Info (12023): Found entity 1: comp
    Info (12023): Found entity 2: comp_tb
Info (12021): Found 2 design units, including 2 entities, in source file oddpc.v
    Info (12023): Found entity 1: oddpc
    Info (12023): Found entity 2: oddp_tb
Info (12021): Found 2 design units, including 2 entities, in source file oddp.v
    Info (12023): Found entity 1: oddp
    Info (12023): Found entity 2: odd_tb
Info (12021): Found 2 design units, including 2 entities, in source file greytobin.v
    Info (12023): Found entity 1: greytobin
    Info (12023): Found entity 2: greytobin_tb
Info (12021): Found 2 design units, including 2 entities, in source file greytobinc.v
    Info (12023): Found entity 1: greytobinc
    Info (12023): Found entity 2: greytobinc_tb
Info (12021): Found 2 design units, including 2 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4
    Info (12023): Found entity 2: mux4_tb
Info (12021): Found 2 design units, including 2 entities, in source file demux.v
    Info (12023): Found entity 1: demux
    Info (12023): Found entity 2: demux_tb
Info (12021): Found 2 design units, including 2 entities, in source file demuxc.v
    Info (12023): Found entity 1: demuxc
    Info (12023): Found entity 2: demuxc_tb
Info (12021): Found 2 design units, including 2 entities, in source file decoderc.v
    Info (12023): Found entity 1: decoderc
    Info (12023): Found entity 2: decoderc_tb
Info (12021): Found 2 design units, including 2 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder
    Info (12023): Found entity 2: decoder_tb
Info (12021): Found 2 design units, including 2 entities, in source file encoder8.v
    Info (12023): Found entity 1: encoder8
    Info (12023): Found entity 2: encoder8_tb
Info (12021): Found 2 design units, including 2 entities, in source file seven.v
    Info (12023): Found entity 1: seven
    Info (12023): Found entity 2: seven_TB
Info (12021): Found 2 design units, including 2 entities, in source file dl.v
    Info (12023): Found entity 1: dl
    Info (12023): Found entity 2: dl_tb
Info (12021): Found 2 design units, including 2 entities, in source file dlret.v
    Info (12023): Found entity 1: dlret
    Info (12023): Found entity 2: dlret_tb
Info (12021): Found 2 design units, including 2 entities, in source file dlpre.v
    Info (12023): Found entity 1: dlpre
    Info (12023): Found entity 2: dlpre_tb
Info (12021): Found 2 design units, including 2 entities, in source file clk.v
    Info (12023): Found entity 1: clk
    Info (12023): Found entity 2: clk_tb
Info (12021): Found 2 design units, including 2 entities, in source file t.v
    Info (12023): Found entity 1: t
    Info (12023): Found entity 2: t_tb
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: countera_tb
Info (12021): Found 1 design units, including 1 entities, in source file muxr4.v
    Info (12023): Found entity 1: muxr4_tb
Info (12021): Found 2 design units, including 2 entities, in source file greycounter.v
    Info (12023): Found entity 1: greycounter
    Info (12023): Found entity 2: greycounter_tb
Info (12021): Found 2 design units, including 2 entities, in source file clkchange.v
    Info (12023): Found entity 1: clkchange
    Info (12023): Found entity 2: clkchange_tb
Info (12021): Found 2 design units, including 2 entities, in source file shift.v
    Info (12023): Found entity 1: shift
    Info (12023): Found entity 2: shift_tb
Info (12021): Found 2 design units, including 2 entities, in source file sram.v
    Info (12023): Found entity 1: sram
    Info (12023): Found entity 2: sram_tb
Info (12021): Found 2 design units, including 2 entities, in source file fsm111moore.v
    Info (12023): Found entity 1: fsm111moore
    Info (12023): Found entity 2: fsm111moore_tb
Info (12021): Found 2 design units, including 2 entities, in source file bidirectional_register.v
    Info (12023): Found entity 1: Bidirectional_Register
    Info (12023): Found entity 2: Bidirectional_Register_tb
Warning (10227): Verilog HDL Port Declaration warning at Bidirectional_Register.v(4): data type declaration for "YL" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Bidirectional_Register.v(2): see declaration for object "YL"
Warning (10227): Verilog HDL Port Declaration warning at Bidirectional_Register.v(5): data type declaration for "YR" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Bidirectional_Register.v(2): see declaration for object "YR"
Info (12127): Elaborating entity "comp" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file E:/bb/verilog codes/behaviroul/output_files/HA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 3 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4680 megabytes
    Info: Processing ended: Thu Nov 07 18:35:09 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/bb/verilog codes/behaviroul/output_files/HA.map.smsg.


