Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 25 17:17:15 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_sensor_timing_summary_routed.rpt -pb top_sensor_timing_summary_routed.pb -rpx top_sensor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_sensor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fnd/u_clock_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ubtn/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.200      -44.720                      4                  303        0.077        0.000                      0                  303        3.750        0.000                       0                   158  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.200      -44.720                      4                  303        0.077        0.000                      0                  303        3.750        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack      -11.200ns,  Total Violation      -44.720ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.200ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/uclock_Tx/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.215ns  (logic 10.324ns (48.663%)  route 10.891ns (51.336%))
  Logic Levels:           37  (CARRY4=19 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=10)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X57Y5          FDCE                                         r  usensor/data_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  usensor/data_reg_reg[1]_replica/Q
                         net (fo=14, routed)          0.654     6.203    usensor/data_reg[1]_repN
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.124     6.327 r  usensor/digit_10000_carry_i_134/O
                         net (fo=1, routed)           0.332     6.659    usensor/digit_10000_carry_i_134_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.179 r  usensor/digit_10000_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.179    usensor/digit_10000_carry_i_106_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.502 r  usensor/digit_10000_carry_i_72/O[1]
                         net (fo=4, routed)           0.521     8.023    usensor/digit_10000_carry_i_72_n_6
    SLICE_X54Y6          LUT3 (Prop_lut3_I2_O)        0.306     8.329 r  usensor/digit_10000_carry_i_66/O
                         net (fo=1, routed)           0.569     8.898    usensor/digit_10000_carry_i_66_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.283 r  usensor/digit_10000_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.283    usensor/digit_10000_carry_i_36_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  usensor/digit_10000_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.397    usensor/digit_10000_carry_i_15_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  usensor/digit_10000_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.511    usensor/digit_10000_carry_i_10_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.845 r  usensor/digit_10000_carry_i_8/O[1]
                         net (fo=28, routed)          1.137    10.982    usensor_n_12
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.303    11.285 r  digit_10000_carry_i_91/O
                         net (fo=1, routed)           0.000    11.285    digit_10000_carry_i_91_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  digit_10000_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.835    digit_10000_carry_i_47_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.057 r  digit_10000_carry_i_27/O[0]
                         net (fo=3, routed)           0.606    12.663    usensor/digit_10000_carry_i_14_0[0]
    SLICE_X59Y8          LUT4 (Prop_lut4_I2_O)        0.299    12.962 r  usensor/digit_10000_carry_i_62/O
                         net (fo=1, routed)           0.000    12.962    usensor/digit_10000_carry_i_62_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.360 r  usensor/digit_10000_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.360    usensor/digit_10000_carry_i_29_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.588 r  usensor/digit_10000_carry_i_14/CO[2]
                         net (fo=35, routed)          0.396    13.984    usensor/digit_10000_carry_i_14_n_1
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.313    14.297 r  usensor/digit_10000_carry_i_11/O
                         net (fo=52, routed)          0.832    15.129    usensor/digit_10000_carry_i_11_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I2_O)        0.124    15.253 r  usensor/o_data1002_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000    15.253    uuart/u_bit/o_data1002__37_carry_i_3[1]
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  uuart/u_bit/o_data1002_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.803    uuart/u_bit/o_data1002_carry__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.042 r  uuart/u_bit/o_data1002_carry__1/O[2]
                         net (fo=5, routed)           0.540    16.581    usensor/o_data1002__37_carry__1_i_6_0[2]
    SLICE_X57Y11         LUT4 (Prop_lut4_I3_O)        0.302    16.883 r  usensor/o_data1002__37_carry__1_i_11/O
                         net (fo=3, routed)           0.177    17.060    usensor/o_data1002__37_carry__1_i_11_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    17.184 r  usensor/o_data1002__37_carry__1_i_3/O
                         net (fo=2, routed)           0.363    17.547    usensor/data_reg_reg[15]_18[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.124    17.671 r  usensor/o_data1002__37_carry__1_i_7_comp/O
                         net (fo=1, routed)           0.000    17.671    uuart/u_bit/o_data1002__37_carry__2_1[1]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.204 r  uuart/u_bit/o_data1002__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.204    uuart/u_bit/o_data1002__37_carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.321 r  uuart/u_bit/o_data1002__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.321    uuart/u_bit/o_data1002__37_carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.438 r  uuart/u_bit/o_data1002__37_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.438    uuart/u_bit/o_data1002__37_carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.677 r  uuart/u_bit/o_data1002__37_carry__4/O[2]
                         net (fo=10, routed)          0.635    19.312    uuart/u_bit/o_data1002__37_carry__4_n_5
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.301    19.613 r  uuart/u_bit/o_data1002__90_carry__0_i_2/O
                         net (fo=1, routed)           0.619    20.231    uuart/u_bit/o_data1002__90_carry__0_i_2_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.629 r  uuart/u_bit/o_data1002__90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.629    uuart/u_bit/o_data1002__90_carry__0_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.963 r  uuart/u_bit/o_data1002__90_carry__1/O[1]
                         net (fo=3, routed)           0.669    21.632    uuart/u_bit/o_data1002__90_carry__1_n_6
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.303    21.935 r  uuart/u_bit/o_data1002__121_carry__2_i_2/O
                         net (fo=1, routed)           0.000    21.935    uuart/u_bit/o_data1002__121_carry__2_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.392 r  uuart/u_bit/o_data1002__121_carry__2/CO[1]
                         net (fo=9, routed)           0.529    22.921    uuart/u_bit/o_data1002__121_carry__2_n_2
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.329    23.250 r  uuart/u_bit/data_reg[3]_i_32_comp/O
                         net (fo=6, routed)           0.343    23.593    uuart/u_bit/data_reg[3]_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I3_O)        0.124    23.717 r  uuart/u_bit/data_reg[2]_i_15/O
                         net (fo=3, routed)           0.878    24.594    uuart/u_bit/data_reg[2]_i_15_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.124    24.718 r  uuart/u_bit/data_reg[3]_i_19/O
                         net (fo=2, routed)           0.294    25.012    uuart/u_bit/data_reg[3]_i_19_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.136 r  uuart/u_bit/data_reg[2]_i_6/O
                         net (fo=5, routed)           0.357    25.493    uuart/u_bit/data_reg[2]_i_6_n_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I3_O)        0.124    25.617 r  uuart/u_bit/data_reg[3]_i_9/O
                         net (fo=1, routed)           0.291    25.908    uuart/u_bit/data_reg[3]_i_9_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    26.032 r  uuart/u_bit/data_reg[3]_i_2/O
                         net (fo=1, routed)           0.151    26.183    uuart/uclock_Tx/data_reg_reg[3]_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.124    26.307 r  uuart/uclock_Tx/data_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    26.307    uuart/uclock_Tx/data_reg[3]_i_1__0_n_0
    SLICE_X59Y17         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.510    14.851    uuart/uclock_Tx/clk
    SLICE_X59Y17         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[3]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y17         FDCE (Setup_fdce_C_D)        0.031    15.107    uuart/uclock_Tx/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -26.307    
  -------------------------------------------------------------------
                         slack                                -11.200    

Slack (VIOLATED) :        -11.184ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/uclock_Tx/data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.244ns  (logic 10.200ns (48.013%)  route 11.044ns (51.987%))
  Logic Levels:           36  (CARRY4=19 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X57Y5          FDCE                                         r  usensor/data_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  usensor/data_reg_reg[1]_replica/Q
                         net (fo=14, routed)          0.654     6.203    usensor/data_reg[1]_repN
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.124     6.327 r  usensor/digit_10000_carry_i_134/O
                         net (fo=1, routed)           0.332     6.659    usensor/digit_10000_carry_i_134_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.179 r  usensor/digit_10000_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.179    usensor/digit_10000_carry_i_106_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.502 r  usensor/digit_10000_carry_i_72/O[1]
                         net (fo=4, routed)           0.521     8.023    usensor/digit_10000_carry_i_72_n_6
    SLICE_X54Y6          LUT3 (Prop_lut3_I2_O)        0.306     8.329 r  usensor/digit_10000_carry_i_66/O
                         net (fo=1, routed)           0.569     8.898    usensor/digit_10000_carry_i_66_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.283 r  usensor/digit_10000_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.283    usensor/digit_10000_carry_i_36_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  usensor/digit_10000_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.397    usensor/digit_10000_carry_i_15_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  usensor/digit_10000_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.511    usensor/digit_10000_carry_i_10_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.845 r  usensor/digit_10000_carry_i_8/O[1]
                         net (fo=28, routed)          1.137    10.982    usensor_n_12
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.303    11.285 r  digit_10000_carry_i_91/O
                         net (fo=1, routed)           0.000    11.285    digit_10000_carry_i_91_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  digit_10000_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.835    digit_10000_carry_i_47_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.057 r  digit_10000_carry_i_27/O[0]
                         net (fo=3, routed)           0.606    12.663    usensor/digit_10000_carry_i_14_0[0]
    SLICE_X59Y8          LUT4 (Prop_lut4_I2_O)        0.299    12.962 r  usensor/digit_10000_carry_i_62/O
                         net (fo=1, routed)           0.000    12.962    usensor/digit_10000_carry_i_62_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.360 r  usensor/digit_10000_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.360    usensor/digit_10000_carry_i_29_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.588 r  usensor/digit_10000_carry_i_14/CO[2]
                         net (fo=35, routed)          0.396    13.984    usensor/digit_10000_carry_i_14_n_1
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.313    14.297 r  usensor/digit_10000_carry_i_11/O
                         net (fo=52, routed)          0.832    15.129    usensor/digit_10000_carry_i_11_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I2_O)        0.124    15.253 r  usensor/o_data1002_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000    15.253    uuart/u_bit/o_data1002__37_carry_i_3[1]
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  uuart/u_bit/o_data1002_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.803    uuart/u_bit/o_data1002_carry__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.042 r  uuart/u_bit/o_data1002_carry__1/O[2]
                         net (fo=5, routed)           0.540    16.581    usensor/o_data1002__37_carry__1_i_6_0[2]
    SLICE_X57Y11         LUT4 (Prop_lut4_I3_O)        0.302    16.883 r  usensor/o_data1002__37_carry__1_i_11/O
                         net (fo=3, routed)           0.177    17.060    usensor/o_data1002__37_carry__1_i_11_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    17.184 r  usensor/o_data1002__37_carry__1_i_3/O
                         net (fo=2, routed)           0.363    17.547    usensor/data_reg_reg[15]_18[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.124    17.671 r  usensor/o_data1002__37_carry__1_i_7_comp/O
                         net (fo=1, routed)           0.000    17.671    uuart/u_bit/o_data1002__37_carry__2_1[1]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.204 r  uuart/u_bit/o_data1002__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.204    uuart/u_bit/o_data1002__37_carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.321 r  uuart/u_bit/o_data1002__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.321    uuart/u_bit/o_data1002__37_carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.438 r  uuart/u_bit/o_data1002__37_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.438    uuart/u_bit/o_data1002__37_carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.677 r  uuart/u_bit/o_data1002__37_carry__4/O[2]
                         net (fo=10, routed)          0.635    19.312    uuart/u_bit/o_data1002__37_carry__4_n_5
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.301    19.613 r  uuart/u_bit/o_data1002__90_carry__0_i_2/O
                         net (fo=1, routed)           0.619    20.231    uuart/u_bit/o_data1002__90_carry__0_i_2_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.629 r  uuart/u_bit/o_data1002__90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.629    uuart/u_bit/o_data1002__90_carry__0_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.963 r  uuart/u_bit/o_data1002__90_carry__1/O[1]
                         net (fo=3, routed)           0.669    21.632    uuart/u_bit/o_data1002__90_carry__1_n_6
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.303    21.935 r  uuart/u_bit/o_data1002__121_carry__2_i_2/O
                         net (fo=1, routed)           0.000    21.935    uuart/u_bit/o_data1002__121_carry__2_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.392 r  uuart/u_bit/o_data1002__121_carry__2/CO[1]
                         net (fo=9, routed)           0.529    22.921    uuart/u_bit/o_data1002__121_carry__2_n_2
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.329    23.250 r  uuart/u_bit/data_reg[3]_i_32_comp/O
                         net (fo=6, routed)           0.343    23.593    uuart/u_bit/data_reg[3]_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I3_O)        0.124    23.717 r  uuart/u_bit/data_reg[2]_i_15/O
                         net (fo=3, routed)           0.878    24.594    uuart/u_bit/data_reg[2]_i_15_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.124    24.718 r  uuart/u_bit/data_reg[3]_i_19/O
                         net (fo=2, routed)           0.294    25.012    uuart/u_bit/data_reg[3]_i_19_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.136 r  uuart/u_bit/data_reg[2]_i_6/O
                         net (fo=5, routed)           0.354    25.490    uuart/u_bit/data_reg[2]_i_6_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.124    25.614 r  uuart/u_bit/data_reg[1]_i_7/O
                         net (fo=1, routed)           0.599    26.213    uuart/uclock_Tx/data_reg_reg[1]_6
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.124    26.337 r  uuart/uclock_Tx/data_reg[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    26.337    uuart/uclock_Tx/data_reg[1]_i_1__0_n_0
    SLICE_X60Y18         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.508    14.849    uuart/uclock_Tx/clk
    SLICE_X60Y18         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.079    15.153    uuart/uclock_Tx/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -26.337    
  -------------------------------------------------------------------
                         slack                                -11.184    

Slack (VIOLATED) :        -11.174ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/uclock_Tx/data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.236ns  (logic 10.200ns (48.032%)  route 11.036ns (51.968%))
  Logic Levels:           36  (CARRY4=19 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X57Y5          FDCE                                         r  usensor/data_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  usensor/data_reg_reg[1]_replica/Q
                         net (fo=14, routed)          0.654     6.203    usensor/data_reg[1]_repN
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.124     6.327 r  usensor/digit_10000_carry_i_134/O
                         net (fo=1, routed)           0.332     6.659    usensor/digit_10000_carry_i_134_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.179 r  usensor/digit_10000_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.179    usensor/digit_10000_carry_i_106_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.502 r  usensor/digit_10000_carry_i_72/O[1]
                         net (fo=4, routed)           0.521     8.023    usensor/digit_10000_carry_i_72_n_6
    SLICE_X54Y6          LUT3 (Prop_lut3_I2_O)        0.306     8.329 r  usensor/digit_10000_carry_i_66/O
                         net (fo=1, routed)           0.569     8.898    usensor/digit_10000_carry_i_66_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.283 r  usensor/digit_10000_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.283    usensor/digit_10000_carry_i_36_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  usensor/digit_10000_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.397    usensor/digit_10000_carry_i_15_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  usensor/digit_10000_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.511    usensor/digit_10000_carry_i_10_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.845 r  usensor/digit_10000_carry_i_8/O[1]
                         net (fo=28, routed)          1.137    10.982    usensor_n_12
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.303    11.285 r  digit_10000_carry_i_91/O
                         net (fo=1, routed)           0.000    11.285    digit_10000_carry_i_91_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  digit_10000_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.835    digit_10000_carry_i_47_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.057 r  digit_10000_carry_i_27/O[0]
                         net (fo=3, routed)           0.606    12.663    usensor/digit_10000_carry_i_14_0[0]
    SLICE_X59Y8          LUT4 (Prop_lut4_I2_O)        0.299    12.962 r  usensor/digit_10000_carry_i_62/O
                         net (fo=1, routed)           0.000    12.962    usensor/digit_10000_carry_i_62_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.360 r  usensor/digit_10000_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.360    usensor/digit_10000_carry_i_29_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.588 r  usensor/digit_10000_carry_i_14/CO[2]
                         net (fo=35, routed)          0.396    13.984    usensor/digit_10000_carry_i_14_n_1
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.313    14.297 r  usensor/digit_10000_carry_i_11/O
                         net (fo=52, routed)          0.832    15.129    usensor/digit_10000_carry_i_11_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I2_O)        0.124    15.253 r  usensor/o_data1002_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000    15.253    uuart/u_bit/o_data1002__37_carry_i_3[1]
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  uuart/u_bit/o_data1002_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.803    uuart/u_bit/o_data1002_carry__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.042 r  uuart/u_bit/o_data1002_carry__1/O[2]
                         net (fo=5, routed)           0.540    16.581    usensor/o_data1002__37_carry__1_i_6_0[2]
    SLICE_X57Y11         LUT4 (Prop_lut4_I3_O)        0.302    16.883 r  usensor/o_data1002__37_carry__1_i_11/O
                         net (fo=3, routed)           0.177    17.060    usensor/o_data1002__37_carry__1_i_11_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    17.184 r  usensor/o_data1002__37_carry__1_i_3/O
                         net (fo=2, routed)           0.363    17.547    usensor/data_reg_reg[15]_18[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.124    17.671 r  usensor/o_data1002__37_carry__1_i_7_comp/O
                         net (fo=1, routed)           0.000    17.671    uuart/u_bit/o_data1002__37_carry__2_1[1]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.204 r  uuart/u_bit/o_data1002__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.204    uuart/u_bit/o_data1002__37_carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.321 r  uuart/u_bit/o_data1002__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.321    uuart/u_bit/o_data1002__37_carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.438 r  uuart/u_bit/o_data1002__37_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.438    uuart/u_bit/o_data1002__37_carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.677 r  uuart/u_bit/o_data1002__37_carry__4/O[2]
                         net (fo=10, routed)          0.635    19.312    uuart/u_bit/o_data1002__37_carry__4_n_5
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.301    19.613 r  uuart/u_bit/o_data1002__90_carry__0_i_2/O
                         net (fo=1, routed)           0.619    20.231    uuart/u_bit/o_data1002__90_carry__0_i_2_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.629 r  uuart/u_bit/o_data1002__90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.629    uuart/u_bit/o_data1002__90_carry__0_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.963 r  uuart/u_bit/o_data1002__90_carry__1/O[1]
                         net (fo=3, routed)           0.669    21.632    uuart/u_bit/o_data1002__90_carry__1_n_6
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.303    21.935 r  uuart/u_bit/o_data1002__121_carry__2_i_2/O
                         net (fo=1, routed)           0.000    21.935    uuart/u_bit/o_data1002__121_carry__2_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.392 r  uuart/u_bit/o_data1002__121_carry__2/CO[1]
                         net (fo=9, routed)           0.529    22.921    uuart/u_bit/o_data1002__121_carry__2_n_2
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.329    23.250 r  uuart/u_bit/data_reg[3]_i_32_comp/O
                         net (fo=6, routed)           0.343    23.593    uuart/u_bit/data_reg[3]_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I3_O)        0.124    23.717 r  uuart/u_bit/data_reg[2]_i_15/O
                         net (fo=3, routed)           0.878    24.594    uuart/u_bit/data_reg[2]_i_15_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.124    24.718 r  uuart/u_bit/data_reg[3]_i_19/O
                         net (fo=2, routed)           0.294    25.012    uuart/u_bit/data_reg[3]_i_19_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.136 r  uuart/u_bit/data_reg[2]_i_6/O
                         net (fo=5, routed)           0.339    25.475    uuart/u_bit/data_reg[2]_i_6_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.124    25.599 f  uuart/u_bit/data_reg[2]_i_3/O
                         net (fo=2, routed)           0.605    26.204    uuart/u_bit/data_reg[2]_i_9_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I2_O)        0.124    26.328 r  uuart/u_bit/data_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    26.328    uuart/uclock_Tx/D[1]
    SLICE_X60Y16         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.511    14.852    uuart/uclock_Tx/clk
    SLICE_X60Y16         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.077    15.154    uuart/uclock_Tx/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -26.328    
  -------------------------------------------------------------------
                         slack                                -11.174    

Slack (VIOLATED) :        -11.161ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/uclock_Tx/data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.224ns  (logic 10.200ns (48.059%)  route 11.024ns (51.941%))
  Logic Levels:           36  (CARRY4=19 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X57Y5          FDCE                                         r  usensor/data_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDCE (Prop_fdce_C_Q)         0.456     5.548 r  usensor/data_reg_reg[1]_replica/Q
                         net (fo=14, routed)          0.654     6.203    usensor/data_reg[1]_repN
    SLICE_X56Y3          LUT3 (Prop_lut3_I0_O)        0.124     6.327 r  usensor/digit_10000_carry_i_134/O
                         net (fo=1, routed)           0.332     6.659    usensor/digit_10000_carry_i_134_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.179 r  usensor/digit_10000_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000     7.179    usensor/digit_10000_carry_i_106_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.502 r  usensor/digit_10000_carry_i_72/O[1]
                         net (fo=4, routed)           0.521     8.023    usensor/digit_10000_carry_i_72_n_6
    SLICE_X54Y6          LUT3 (Prop_lut3_I2_O)        0.306     8.329 r  usensor/digit_10000_carry_i_66/O
                         net (fo=1, routed)           0.569     8.898    usensor/digit_10000_carry_i_66_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.283 r  usensor/digit_10000_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.283    usensor/digit_10000_carry_i_36_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  usensor/digit_10000_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.397    usensor/digit_10000_carry_i_15_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  usensor/digit_10000_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.511    usensor/digit_10000_carry_i_10_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.845 r  usensor/digit_10000_carry_i_8/O[1]
                         net (fo=28, routed)          1.137    10.982    usensor_n_12
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.303    11.285 r  digit_10000_carry_i_91/O
                         net (fo=1, routed)           0.000    11.285    digit_10000_carry_i_91_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.835 r  digit_10000_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.835    digit_10000_carry_i_47_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.057 r  digit_10000_carry_i_27/O[0]
                         net (fo=3, routed)           0.606    12.663    usensor/digit_10000_carry_i_14_0[0]
    SLICE_X59Y8          LUT4 (Prop_lut4_I2_O)        0.299    12.962 r  usensor/digit_10000_carry_i_62/O
                         net (fo=1, routed)           0.000    12.962    usensor/digit_10000_carry_i_62_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.360 r  usensor/digit_10000_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.360    usensor/digit_10000_carry_i_29_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.588 r  usensor/digit_10000_carry_i_14/CO[2]
                         net (fo=35, routed)          0.396    13.984    usensor/digit_10000_carry_i_14_n_1
    SLICE_X61Y9          LUT6 (Prop_lut6_I3_O)        0.313    14.297 r  usensor/digit_10000_carry_i_11/O
                         net (fo=52, routed)          0.832    15.129    usensor/digit_10000_carry_i_11_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I2_O)        0.124    15.253 r  usensor/o_data1002_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000    15.253    uuart/u_bit/o_data1002__37_carry_i_3[1]
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.803 r  uuart/u_bit/o_data1002_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.803    uuart/u_bit/o_data1002_carry__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.042 r  uuart/u_bit/o_data1002_carry__1/O[2]
                         net (fo=5, routed)           0.540    16.581    usensor/o_data1002__37_carry__1_i_6_0[2]
    SLICE_X57Y11         LUT4 (Prop_lut4_I3_O)        0.302    16.883 r  usensor/o_data1002__37_carry__1_i_11/O
                         net (fo=3, routed)           0.177    17.060    usensor/o_data1002__37_carry__1_i_11_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I4_O)        0.124    17.184 r  usensor/o_data1002__37_carry__1_i_3/O
                         net (fo=2, routed)           0.363    17.547    usensor/data_reg_reg[15]_18[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.124    17.671 r  usensor/o_data1002__37_carry__1_i_7_comp/O
                         net (fo=1, routed)           0.000    17.671    uuart/u_bit/o_data1002__37_carry__2_1[1]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.204 r  uuart/u_bit/o_data1002__37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.204    uuart/u_bit/o_data1002__37_carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.321 r  uuart/u_bit/o_data1002__37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.321    uuart/u_bit/o_data1002__37_carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.438 r  uuart/u_bit/o_data1002__37_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.438    uuart/u_bit/o_data1002__37_carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.677 r  uuart/u_bit/o_data1002__37_carry__4/O[2]
                         net (fo=10, routed)          0.635    19.312    uuart/u_bit/o_data1002__37_carry__4_n_5
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.301    19.613 r  uuart/u_bit/o_data1002__90_carry__0_i_2/O
                         net (fo=1, routed)           0.619    20.231    uuart/u_bit/o_data1002__90_carry__0_i_2_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.629 r  uuart/u_bit/o_data1002__90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.629    uuart/u_bit/o_data1002__90_carry__0_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.963 r  uuart/u_bit/o_data1002__90_carry__1/O[1]
                         net (fo=3, routed)           0.669    21.632    uuart/u_bit/o_data1002__90_carry__1_n_6
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.303    21.935 r  uuart/u_bit/o_data1002__121_carry__2_i_2/O
                         net (fo=1, routed)           0.000    21.935    uuart/u_bit/o_data1002__121_carry__2_i_2_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    22.392 r  uuart/u_bit/o_data1002__121_carry__2/CO[1]
                         net (fo=9, routed)           0.529    22.921    uuart/u_bit/o_data1002__121_carry__2_n_2
    SLICE_X60Y16         LUT6 (Prop_lut6_I4_O)        0.329    23.250 r  uuart/u_bit/data_reg[3]_i_32_comp/O
                         net (fo=6, routed)           0.343    23.593    uuart/u_bit/data_reg[3]_i_32_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I3_O)        0.124    23.717 r  uuart/u_bit/data_reg[2]_i_15/O
                         net (fo=3, routed)           0.878    24.594    uuart/u_bit/data_reg[2]_i_15_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I2_O)        0.124    24.718 r  uuart/u_bit/data_reg[3]_i_19/O
                         net (fo=2, routed)           0.294    25.012    uuart/u_bit/data_reg[3]_i_19_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    25.136 r  uuart/u_bit/data_reg[2]_i_6/O
                         net (fo=5, routed)           0.767    25.903    uuart/u_bit/data_reg[2]_i_6_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124    26.027 r  uuart/u_bit/data_reg[0]_i_2_comp/O
                         net (fo=1, routed)           0.165    26.192    uuart/u_bit/data_reg[0]_i_2_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.124    26.316 r  uuart/u_bit/data_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    26.316    uuart/uclock_Tx/D[0]
    SLICE_X60Y15         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.512    14.853    uuart/uclock_Tx/clk
    SLICE_X60Y15         FDCE                                         r  uuart/uclock_Tx/data_reg_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.077    15.155    uuart/uclock_Tx/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -26.316    
  -------------------------------------------------------------------
                         slack                                -11.161    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 2.353ns (32.237%)  route 4.946ns (67.763%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X55Y4          FDCE                                         r  usensor/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.419     5.511 r  usensor/data_reg_reg[1]/Q
                         net (fo=1, routed)           1.093     6.604    usensor/data_reg[1]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.433 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.433    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  usensor/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.547    usensor/data_reg_reg[8]_i_2_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.860 r  usensor/data_reg_reg[12]_i_2/O[3]
                         net (fo=3, routed)           1.695     9.555    usensor/in6[12]
    SLICE_X54Y3          LUT6 (Prop_lut6_I4_O)        0.306     9.861 r  usensor/finish_tick_reg_i_6/O
                         net (fo=1, routed)           0.494    10.355    usensor/finish_tick_reg_i_6_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.479 f  usensor/finish_tick_reg_i_2/O
                         net (fo=2, routed)           0.999    11.478    usensor/finish_tick_reg_i_2_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.602 r  usensor/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.665    12.267    usensor/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y5          LUT4 (Prop_lut4_I2_O)        0.124    12.391 r  usensor/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.391    usensor/FSM_sequential_state[0]_i_1_n_0
    SLICE_X53Y5          FDCE                                         r  usensor/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    usensor/clk
    SLICE_X53Y5          FDCE                                         r  usensor/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y5          FDCE (Setup_fdce_C_D)        0.029    15.047    usensor/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 2.381ns (32.496%)  route 4.946ns (67.504%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X55Y4          FDCE                                         r  usensor/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.419     5.511 r  usensor/data_reg_reg[1]/Q
                         net (fo=1, routed)           1.093     6.604    usensor/data_reg[1]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.433 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.433    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  usensor/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.547    usensor/data_reg_reg[8]_i_2_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.860 r  usensor/data_reg_reg[12]_i_2/O[3]
                         net (fo=3, routed)           1.695     9.555    usensor/in6[12]
    SLICE_X54Y3          LUT6 (Prop_lut6_I4_O)        0.306     9.861 r  usensor/finish_tick_reg_i_6/O
                         net (fo=1, routed)           0.494    10.355    usensor/finish_tick_reg_i_6_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.479 f  usensor/finish_tick_reg_i_2/O
                         net (fo=2, routed)           0.999    11.478    usensor/finish_tick_reg_i_2_n_0
    SLICE_X53Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.602 r  usensor/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.665    12.267    usensor/FSM_sequential_state[1]_i_2_n_0
    SLICE_X53Y5          LUT3 (Prop_lut3_I1_O)        0.152    12.419 r  usensor/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.419    usensor/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y5          FDCE                                         r  usensor/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    usensor/clk
    SLICE_X53Y5          FDCE                                         r  usensor/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y5          FDCE (Setup_fdce_C_D)        0.075    15.093    usensor/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/finish_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 2.229ns (36.517%)  route 3.875ns (63.483%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X55Y4          FDCE                                         r  usensor/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.419     5.511 r  usensor/data_reg_reg[1]/Q
                         net (fo=1, routed)           1.093     6.604    usensor/data_reg[1]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.433 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.433    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  usensor/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.547    usensor/data_reg_reg[8]_i_2_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.860 r  usensor/data_reg_reg[12]_i_2/O[3]
                         net (fo=3, routed)           1.695     9.555    usensor/in6[12]
    SLICE_X54Y3          LUT6 (Prop_lut6_I4_O)        0.306     9.861 r  usensor/finish_tick_reg_i_6/O
                         net (fo=1, routed)           0.494    10.355    usensor/finish_tick_reg_i_6_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.479 f  usensor/finish_tick_reg_i_2/O
                         net (fo=2, routed)           0.593    11.072    usensor/finish_tick_reg_i_2_n_0
    SLICE_X53Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.196 r  usensor/finish_tick_reg_i_1/O
                         net (fo=1, routed)           0.000    11.196    usensor/finish_tick_next
    SLICE_X53Y5          FDCE                                         r  usensor/finish_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    usensor/clk
    SLICE_X53Y5          FDCE                                         r  usensor/finish_tick_reg_reg/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y5          FDCE (Setup_fdce_C_D)        0.031    15.049    usensor/finish_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/data_reg_reg[12]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.981ns (36.561%)  route 3.437ns (63.439%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X55Y4          FDCE                                         r  usensor/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.419     5.511 r  usensor/data_reg_reg[1]/Q
                         net (fo=1, routed)           1.093     6.604    usensor/data_reg[1]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.433 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.433    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  usensor/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.547    usensor/data_reg_reg[8]_i_2_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.860 r  usensor/data_reg_reg[12]_i_2/O[3]
                         net (fo=3, routed)           1.533     9.393    usensor/in6[12]
    SLICE_X57Y3          LUT2 (Prop_lut2_I1_O)        0.306     9.699 r  usensor/data_reg[12]_i_1_replica/O
                         net (fo=1, routed)           0.811    10.511    usensor/data_reg[12]_i_1_n_0_repN
    SLICE_X57Y4          FDCE                                         r  usensor/data_reg_reg[12]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.453    14.794    usensor/clk
    SLICE_X57Y4          FDCE                                         r  usensor/data_reg_reg[12]_replica/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y4          FDCE (Setup_fdce_C_D)       -0.101    14.918    usensor/data_reg_reg[12]_replica
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.113ns (42.146%)  route 2.900ns (57.853%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X55Y4          FDCE                                         r  usensor/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.419     5.511 r  usensor/data_reg_reg[1]/Q
                         net (fo=1, routed)           1.093     6.604    usensor/data_reg[1]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.433 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.433    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  usensor/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.547    usensor/data_reg_reg[8]_i_2_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  usensor/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.661    usensor/data_reg_reg[12]_i_2_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.995 r  usensor/data_reg_reg[15]_i_3/O[1]
                         net (fo=2, routed)           1.030     9.025    usensor/in6[14]
    SLICE_X54Y3          LUT2 (Prop_lut2_I1_O)        0.303     9.328 r  usensor/data_reg[14]_i_1/O
                         net (fo=1, routed)           0.778    10.106    usensor/data_reg[14]_i_1_n_0
    SLICE_X55Y6          FDCE                                         r  usensor/data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    usensor/clk
    SLICE_X55Y6          FDCE                                         r  usensor/data_reg_reg[14]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y6          FDCE (Setup_fdce_C_D)       -0.103    14.929    usensor/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 usensor/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usensor/data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.884ns (40.285%)  route 2.793ns (59.715%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    usensor/clk
    SLICE_X55Y4          FDCE                                         r  usensor/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_fdce_C_Q)         0.419     5.511 r  usensor/data_reg_reg[1]/Q
                         net (fo=1, routed)           1.093     6.604    usensor/data_reg[1]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.433 r  usensor/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.433    usensor/data_reg_reg[4]_i_2_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  usensor/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.547    usensor/data_reg_reg[8]_i_2_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.770 r  usensor/data_reg_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.750     8.520    usensor/in6[9]
    SLICE_X55Y3          LUT2 (Prop_lut2_I1_O)        0.299     8.819 r  usensor/data_reg[9]_i_1/O
                         net (fo=1, routed)           0.950     9.769    usensor/data_reg[9]_i_1_n_0
    SLICE_X55Y5          FDCE                                         r  usensor/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    usensor/clk
    SLICE_X55Y5          FDCE                                         r  usensor/data_reg_reg[9]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y5          FDCE (Setup_fdce_C_D)       -0.105    14.927    usensor/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  5.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X49Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.281     1.867    utx2/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X52Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    utx2/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X49Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.281     1.867    utx2/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X52Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    utx2/uregister/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X49Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.281     1.867    utx2/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X52Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    utx2/uregister/ram_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X49Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.281     1.867    utx2/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X52Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    utx2/uregister/ram_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X49Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.281     1.867    utx2/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X52Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    utx2/uregister/ram_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X49Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.281     1.867    utx2/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X52Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.790    utx2/uregister/ram_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X49Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.281     1.867    utx2/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X52Y15         RAMS32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMS32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X52Y15         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.790    utx2/uregister/ram_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.437%)  route 0.281ns (66.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X49Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.281     1.867    utx2/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X52Y15         RAMS32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMS32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X52Y15         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.790    utx2/uregister/ram_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.266%)  route 0.259ns (64.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X51Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.259     1.845    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y15         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.713    utx2/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uuart/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.266%)  route 0.259ns (64.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.445    uuart/utx2/ufifo_cu/clk
    SLICE_X51Y15         FDCE                                         r  uuart/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uuart/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=21, routed)          0.259     1.845    utx2/uregister/ram_reg_0_15_6_7/ADDRD2
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.958    utx2/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X52Y15         RAMD32                                       r  utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y15         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.713    utx2/uregister/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X46Y10   fnd/u_clock_div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y12   fnd/u_clock_div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y12   fnd/u_clock_div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y12   fnd/u_clock_div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y12   fnd/u_clock_div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y12   fnd/u_clock_div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y7    ubtn/counter_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y7    ubtn/counter_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y7    ubtn/counter_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y16   utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y15   utx2/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK



