#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov  6 13:12:52 2024
# Process ID: 11488
# Current directory: C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/matrixMultiplication/xsim_script.tcl}
# Log file: C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-AP48FCV, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 8415 MB
#-----------------------------------------------------------
source xsim.dir/matrixMultiplication/xsim_script.tcl
# xsim {matrixMultiplication} -view {{matrixMultiplication_dataflow_ana.wcfg}} -tclbatch {matrixMultiplication.tcl} -protoinst {matrixMultiplication.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file matrixMultiplication.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication//AESL_inst_matrixMultiplication_activity
Time resolution is 1 ps
open_wave_config matrixMultiplication_dataflow_ana.wcfg
source matrixMultiplication.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/AB_d0 -into $return_group -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/AB_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/AB_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/AB_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/B_q1 -into $return_group -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/B_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/B_address1 -into $return_group -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/B_q0 -into $return_group -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/B_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/B_address0 -into $return_group -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/A_q1 -into $return_group -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/A_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/A_address1 -into $return_group -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/A_q0 -into $return_group -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/A_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/A_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/ap_start -into $blocksiggroup
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/ap_done -into $blocksiggroup
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/ap_idle -into $blocksiggroup
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixMultiplication_top/AESL_inst_matrixMultiplication/ap_clk -into $clockgroup
## save_wave_config matrixMultiplication.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1311035000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1311095 ns : File "C:/Users/PX/AppData/Roaming/Xilinx/Vitis/Lab1/solution1/sim/verilog/matrixMultiplication.autotb.v" Line 337
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 266.422 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Wed Nov  6 13:13:08 2024...
