<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/proj/lattice/ulx2s/project/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.5_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_25M_50M_8M33.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_25M_50M_8M33.vhd(14,8-14,30) (VHDL-1012) analyzing entity lfxp2_pll_25m_50m_8m33
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_25M_50M_8M33.vhd(22,14-22,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_50M_360M_10M.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_50M_360M_10M.vhd(14,8-14,30) (VHDL-1012) analyzing entity lfxp2_pll_50m_360m_10m
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_50M_360M_10M.vhd(22,14-22,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_rf_pll.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_rf_pll.vhd(5,8-5,14) (VHDL-1012) analyzing entity rf_pll
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_rf_pll.vhd(16,14-16,15) (VHDL-1010) analyzing architecture x
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR_8bit.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR_8bit.vhd(17,8-17,12) (VHDL-1012) analyzing entity fir8
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR_8bit.vhd(25,14-25,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/proj/lattice/ulx2s/FIR8_asinc.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/proj/lattice/ulx2s/FIR8_asinc.vhd(17,8-17,18) (VHDL-1012) analyzing entity fir8_asinc
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/proj/lattice/ulx2s/FIR8_asinc.vhd(25,14-25,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_top.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_top.vhd(13,8-13,15) (VHDL-1012) analyzing entity circuit
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_top.vhd(21,14-21,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR.vhd(10,8-10,11) (VHDL-1012) analyzing entity fir
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR.vhd(17,14-17,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/simple_PWM.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/simple_PWM.vhd(47,8-47,18) (VHDL-1012) analyzing entity simple_pwm
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/simple_PWM.vhd(55,14-55,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FleaFPGA_FM_Radio.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FleaFPGA_FM_Radio.vhd(42,8-42,25) (VHDL-1012) analyzing entity fleafpga_fm_radio
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FleaFPGA_FM_Radio.vhd(62,14-62,22) (VHDL-1010) analyzing architecture behavior
WARNING - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FleaFPGA_FM_Radio.vhd(151,18-151,23) (VHDL-1336) formal port pwm_q of mode out cannot be associated with actual port pwm_q of mode buffer
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/ulx2s_toplevel.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/ulx2s_toplevel.vhd(40,8-40,22) (VHDL-1012) analyzing entity ulx2s_fm_radio
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/ulx2s_toplevel.vhd(65,14-65,18) (VHDL-1010) analyzing architecture arch
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_Loop_filter.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_Loop_filter.vhd(13,8-13,19) (VHDL-1012) analyzing entity loop_filter
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_Loop_filter.vhd(22,14-22,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_NCO.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_NCO.vhd(14,8-14,11) (VHDL-1012) analyzing entity nco
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_NCO.vhd(21,14-21,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_phase_detector.vhd
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_phase_detector.vhd(16,8-16,18) (VHDL-1012) analyzing entity multiplier
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_phase_detector.vhd(25,14-25,22) (VHDL-1010) analyzing architecture behavior
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/ulx2s_toplevel.vhd(40,8-40,22) (VHDL-1067) elaborating ulx2s_fm_radio(arch)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FleaFPGA_FM_Radio.vhd(42,8-42,25) (VHDL-1067) elaborating FleaFPGA_FM_Radio_uniq_0(behavior)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_rf_pll.vhd(5,8-5,14) (VHDL-1067) elaborating rf_pll_uniq_0(x)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_25M_50M_8M33.vhd(14,8-14,30) (VHDL-1067) elaborating lfxp2_pll_25M_50M_8M33_uniq_0(Structure)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_25M_50M_8M33.vhd(82,5-83,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,8-1274,11) (VERI-1018) compiling module VLO_uniq_1
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,1-1277,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_25M_50M_8M33.vhd(82,5-83,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_25M_50M_8M33.vhd(85,5-97,68) (VHDL-1399) going to verilog side to elaborate module EPLLD1
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,8-263,14) (VERI-1018) compiling module EPLLD1_uniq_1
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,1-282,10) (VERI-9000) elaborating module 'EPLLD1_uniq_1'
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_25M_50M_8M33.vhd(85,5-97,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_50M_360M_10M.vhd(14,8-14,30) (VHDL-1067) elaborating lfxp2_pll_50M_360M_10M_uniq_0(Structure)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_50M_360M_10M.vhd(82,5-83,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,8-1274,11) (VERI-1018) compiling module VLO_uniq_2
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,1-1277,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_50M_360M_10M.vhd(82,5-83,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_50M_360M_10M.vhd(85,5-97,68) (VHDL-1399) going to verilog side to elaborate module EPLLD1
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,8-263,14) (VERI-1018) compiling module EPLLD1_uniq_2
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,1-282,10) (VERI-9000) elaborating module 'EPLLD1_uniq_2'
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/lattice/lfxp2_pll_50M_360M_10M.vhd(85,5-97,68) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR_8bit.vhd(17,8-17,12) (VHDL-1067) elaborating FIR8_uniq_0(behavior)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/proj/lattice/ulx2s/FIR8_asinc.vhd(17,8-17,18) (VHDL-1067) elaborating FIR8_asinc_uniq_0(behavior)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_top.vhd(13,8-13,15) (VHDL-1067) elaborating circuit_uniq_0(behavior)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_phase_detector.vhd(16,8-16,18) (VHDL-1067) elaborating multiplier_uniq_0(behavior)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR.vhd(10,8-10,11) (VHDL-1067) elaborating FIR_uniq_0(behavior)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_Loop_filter.vhd(13,8-13,19) (VHDL-1067) elaborating loop_filter_uniq_0(behavior)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/FMPLL_NCO.vhd(14,8-14,11) (VHDL-1067) elaborating nco_uniq_0(behavior)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/Simple_FIR.vhd(10,8-10,11) (VHDL-1067) elaborating FIR_uniq_1(behavior)
INFO - C:/Users/Bojan/Documents/rngfinal/flearadio-master-final/rtl/generic/simple_PWM.vhd(47,8-47,18) (VHDL-1067) elaborating simple_PWM_uniq_0(behavior)
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,1-1277,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,1-282,10) (VERI-9000) elaborating module 'EPLLD1_uniq_1'
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274,1-1277,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.5_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263,1-282,10) (VERI-9000) elaborating module 'EPLLD1_uniq_2'
Done: design load finished with (0) errors, and (1) warnings

</PRE></BODY></HTML>