Alessandro Bogiolo , Luca Benini , Bruno Riccò, Power estimation of cell-based CMOS circuits, Proceedings of the 33rd annual Design Automation Conference, p.433-438, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240601]
Shih-Chieh Chang , M. Marek-Sadowska , Kwang-Ting Cheng, Perturb and simplify: multilevel Boolean network optimizer, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1494-1504, December 1996[doi>10.1109/43.552082]
Olivier Coudert , Ramsey Haddad, Integrated resynthesis for low power, Proceedings of the 1996 international symposium on Low power electronics and design, p.169-174, August 12-14, 1996, Monterey, California, USA
George, B. J., Yeap, G., Wloka, M. G., Tyler, S. C., and Gossain, D. 1994. Power analysis for semi-custom design. In Proceedings of the IEEE Custom Integrated Circuits Conference, 249--252.
Jan-Min Hwang , Feng-Yi Chiang , TingTing Hwang, A re-engineering approach to low power FPGA design using SPFD, Proceedings of the 35th annual Design Automation Conference, p.722-725, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277225]
S. Iman , M. Pedram, An approach for multilevel logic optimization targeting low power, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.8, p.889-901, November 2006[doi>10.1109/43.511569]
Sasan Iman , Massoud Pedram, POSE: power optimization and synthesis environment, Proceedings of the 33rd annual Design Automation Conference, p.21-26, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240522]
Kang, S. M. and Leblebici, Y. 1999. CMOS Digital Integrated Circuits: Analysis and Design. 2nd ed. McGraw-Hill, Hightstown, N.J.
Kernighan, B. W. and Lin, S. 1970. An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J. 49, (April), 291--307.
Kunz, W. and Pradhan, D. K. 1994. Recursive learning: A new implication technique for efficient solutions to CAD problems: Test, verification and optimization. IEEE Trans. Comput. Aided Des. 13, 9 (Sept.), 1143--1158.
Jiing-Yuan Lin , Tai-Chien Liu , Wen-Zen Shen, A cell-based power estimation in CMOS combinational circuits, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.304-309, November 06-10, 1994, San Jose, California, USA
D. Marculescu , R. Marculescu , M. Pedram, Information theoretic measures for power analysis [logic design], IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.6, p.599-610, November 2006[doi>10.1109/43.503930]
Radu Marculescu , Diana Marculescu , Massoud Pedram, Switching activity analysis considering spatiotemporal correlations, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.294-299, November 06-10, 1994, San Jose, California, USA
S. Muroga , Y. Kambayashi , H. C. Lai , J. N. Culliney, The Transduction Method-Design of Logic Networks Based on Permissible Functions, IEEE Transactions on Computers, v.38 n.10, p.1404-1424, October 1989[doi>10.1109/12.35836]
Najm, F. 1993. Transition density: A new measure of activity in digital circuits. IEEE Trans. Comput. Aided Des. 12, 2 (Feb.), 310--323.
Rajendran Panda , Farid N. Najm, Technology-dependent transformations for low-power synthesis, Proceedings of the 34th annual Design Automation Conference, p.650-655, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266310]
Massoud Pedram, Power minimization in IC design: principles and applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.1, p.3-56, Jan. 1996[doi>10.1145/225871.225877]
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Bernhard Rohfleisch , Alfred Kölbl , Bernd Wurth, Reducing power dissipation after technology mapping by structural transformations, Proceedings of the 33rd annual Design Automation Conference, p.789-794, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240667]
Janardhan H. Satyanarayana , Keshab K. Parhi, HEAT: hierarchical energy analysis tool, Proceedings of the 33rd annual Design Automation Conference, p.9-14, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240520]
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international Design Automation Conference, p.68-73, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164577]
H. Ueda , K. Kinoshita, Low power design and its testability, Proceedings of the 4th Asian Test Symposium, p.361, November 23-24, 1995
Qi Wang , Sarma B. K. Vrudhula, Multi-level logic optimization for low power using local logic transformations, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.270-277, November 10-14, 1996, San Jose, California, USA
Shigeru Yamashita , Hiroshi Sawada , Akira Nagoya, A new method to express functional permissibilities for LUT based FPGAs and its applications, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.254-261, November 10-14, 1996, San Jose, California, USA
