<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset="utf-8" />

<title>TriCore TC1793 (CPU)</title>
<style type="text/css">
.url { text-decoration:none; }
td   { vertical-align:top; }
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>CPU</h2>

<h2><tt>#include &lt;tc1793/cpu.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#CPU_SBSRC0">CPU_SBSRC0</a></td>
<td>Central Processing Unit Software Breakpoint Service Request Control Register 0</td>
<td>0xF7E0FFBC</td>
<td><a class="url" href="types/c.html#CPU_SBSRC0_t">CPU_SBSRC0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_SRC3">CPU_SRC3</a></td>
<td>CPU Service Request Control Register 3</td>
<td>0xF7E0FFF0</td>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_SRC2">CPU_SRC2</a></td>
<td>CPU Service Request Control Register 2</td>
<td>0xF7E0FFF4</td>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_SRC1">CPU_SRC1</a></td>
<td>CPU Service Request Control Register 1</td>
<td>0xF7E0FFF8</td>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_SRC0">CPU_SRC0</a></td>
<td>CPU Service Request Control Register 0</td>
<td>0xF7E0FFFC</td>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MMU_CON">MMU_CON</a></td>
<td>MMU Control Register</td>
<td>0xF7E18000</td>
<td><a class="url" href="types/m.html#MMU_CON_t">MMU_CON_t</a></td>
<td>0x00008000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MMU_ASI">MMU_ASI</a></td>
<td>Address Space Identifier Register</td>
<td>0xF7E18004</td>
<td><a class="url" href="types/m.html#MMU_ASI_t">MMU_ASI_t</a></td>
<td>0x0000001F</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PMA0">PMA0</a></td>
<td>Physical Memory Attributes</td>
<td>0xF7E1801C</td>
<td><a class="url" href="types/p.html#PMA0_t">PMA0_t</a></td>
<td>0xC00003FF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DCON2">DCON2</a></td>
<td>Data Control Register 2</td>
<td>0xF7E19000</td>
<td><a class="url" href="types/d.html#DCON2_t">DCON2_t</a></td>
<td>0x00800010</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#BMACON">BMACON</a></td>
<td>BIST Mode Access Control Register</td>
<td>0xF7E19004</td>
<td><a class="url" href="types/b.html#BMACON_t">BMACON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SMACON">SMACON</a></td>
<td>SIST Mode Access Control Register</td>
<td>0xF7E1900C</td>
<td><a class="url" href="types/s.html#SMACON_t">SMACON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DSTR">DSTR</a></td>
<td>Data Synchronous Trap Register</td>
<td>0xF7E19010</td>
<td><a class="url" href="types/d.html#DSTR_t">DSTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DATR">DATR</a></td>
<td>Data Asynchronous Trap Register</td>
<td>0xF7E19018</td>
<td><a class="url" href="types/d.html#DATR_t">DATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DEADD">DEADD</a></td>
<td>Data Error Address Register</td>
<td>0xF7E1901C</td>
<td><a class="url" href="types/d.html#DEADD_t">DEADD_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DIEAR">DIEAR</a></td>
<td>Data Integrity Error Address Register</td>
<td>0xF7E19020</td>
<td><a class="url" href="types/d.html#DIEAR_t">DIEAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DIETR">DIETR</a></td>
<td>Data Integrity Error Trap Register</td>
<td>0xF7E19024</td>
<td><a class="url" href="types/d.html#DIETR_t">DIETR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CCDIER">CCDIER</a></td>
<td>Count of Corrected Data Integrity Errors Register</td>
<td>0xF7E19028</td>
<td><a class="url" href="types/c.html#CCDIER_t">CCDIER_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DCON0">DCON0</a></td>
<td>Data Memory Control Register</td>
<td>0xF7E19040</td>
<td><a class="url" href="types/d.html#DCON0_t">DCON0_t</a></td>
<td>0x00000002</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MIECON">MIECON</a></td>
<td>Memory Integrity Error Control Register</td>
<td>0xF7E19044</td>
<td><a class="url" href="types/m.html#MIECON_t">MIECON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MIECON2">MIECON2</a></td>
<td>Memory Integrity Error Control Register 2</td>
<td>0xF7E19048</td>
<td><a class="url" href="types/m.html#MIECON2_t">MIECON2_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PSTR">PSTR</a></td>
<td>Program Synchronous Trap Register</td>
<td>0xF7E19200</td>
<td><a class="url" href="types/p.html#PSTR_t">PSTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PCON1">PCON1</a></td>
<td>Program Control 1</td>
<td>0xF7E19204</td>
<td><a class="url" href="types/p.html#PCON1_t">PCON1_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PCON2">PCON2</a></td>
<td>Program Control 2</td>
<td>0xF7E19208</td>
<td><a class="url" href="types/p.html#PCON2_t">PCON2_t</a></td>
<td>0x00200010</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PCON0">PCON0</a></td>
<td>Program Control 0</td>
<td>0xF7E1920C</td>
<td><a class="url" href="types/p.html#PCON0_t">PCON0_t</a></td>
<td>0x00000002</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PIEAR">PIEAR</a></td>
<td>Program Integrity Error Address Register</td>
<td>0xF7E19210</td>
<td><a class="url" href="types/p.html#PIEAR_t">PIEAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PIETR">PIETR</a></td>
<td>Program Integrity Error Trap Register</td>
<td>0xF7E19214</td>
<td><a class="url" href="types/p.html#PIETR_t">PIETR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CCPIER">CCPIER</a></td>
<td>Count of Corrected Program Integrity Errors Register</td>
<td>0xF7E19218</td>
<td><a class="url" href="types/c.html#CCPIER_t">CCPIER_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#COMPAT">COMPAT</a></td>
<td>Compatibility Control Register</td>
<td>0xF7E19400</td>
<td><a class="url" href="types/c.html#COMPAT_t">COMPAT_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_CON">FPU_TRAP_CON</a></td>
<td>Trap Control Register</td>
<td>0xF7E1A000</td>
<td><a class="url" href="types/f.html#FPU_TRAP_CON_t">FPU_TRAP_CON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_PC">FPU_TRAP_PC</a></td>
<td>Trapping Instruction Program Counter Register</td>
<td>0xF7E1A004</td>
<td><a class="url" href="types/f.html#FPU_TRAP_PC_t">FPU_TRAP_PC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_OPC">FPU_TRAP_OPC</a></td>
<td>Trapping Instruction Opcode Register</td>
<td>0xF7E1A008</td>
<td><a class="url" href="types/f.html#FPU_TRAP_OPC_t">FPU_TRAP_OPC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_SRC1">FPU_TRAP_SRC1</a></td>
<td>Trapping Instruction Operand Register</td>
<td>0xF7E1A010</td>
<td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_SRC2">FPU_TRAP_SRC2</a></td>
<td>Trapping Instruction Operand Register</td>
<td>0xF7E1A014</td>
<td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_SRC3">FPU_TRAP_SRC3</a></td>
<td>Trapping Instruction Operand Register</td>
<td>0xF7E1A018</td>
<td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_ID">FPU_ID</a></td>
<td>Trapping Identification Register</td>
<td>0xF7E1A020</td>
<td><a class="url" href="types/f.html#FPU_ID_t">FPU_ID_t</a></td>
<td>0x00C2C003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_0L">DPR0_0L</a></td>
<td>Data Segment Protection Register Set 0, Range 0, Lower Bound</td>
<td>0xF7E1C000</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_0U">DPR0_0U</a></td>
<td>Data Segment Protection Register Set 0, Range 0, Upper Bound</td>
<td>0xF7E1C004</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_0L">DPR2_0L</a></td>
<td>Data Segment Protection Register Set 2, Range 0, Lower Bound</td>
<td>0xF7E1C008</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_0U">DPR2_0U</a></td>
<td>Data Segment Protection Register Set 2, Range 0, Upper Bound</td>
<td>0xF7E1C00C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR4_0L">DPR4_0L</a></td>
<td>Data Segment Protection Register Set 4, Range 0, Lower Bound</td>
<td>0xF7E1C010</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR4_0U">DPR4_0U</a></td>
<td>Data Segment Protection Register Set 4, Range 0, Upper Bound</td>
<td>0xF7E1C014</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR6_0L">DPR6_0L</a></td>
<td>Data Segment Protection Register Set 6, Range 0, Lower Bound</td>
<td>0xF7E1C018</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR6_0U">DPR6_0U</a></td>
<td>Data Segment Protection Register Set 6, Range 0, Upper Bound</td>
<td>0xF7E1C01C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_1L">DPR0_1L</a></td>
<td>Data Segment Protection Register Set 0, Range 1, Lower Bound</td>
<td>0xF7E1C400</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_1U">DPR0_1U</a></td>
<td>Data Segment Protection Register Set 0, Range 1, Upper Bound</td>
<td>0xF7E1C404</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_1L">DPR2_1L</a></td>
<td>Data Segment Protection Register Set 2, Range 1, Lower Bound</td>
<td>0xF7E1C408</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_1U">DPR2_1U</a></td>
<td>Data Segment Protection Register Set 2, Range 1, Upper Bound</td>
<td>0xF7E1C40C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR4_1L">DPR4_1L</a></td>
<td>Data Segment Protection Register Set 4, Range 1, Lower Bound</td>
<td>0xF7E1C410</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR4_1U">DPR4_1U</a></td>
<td>Data Segment Protection Register Set 4, Range 1, Upper Bound</td>
<td>0xF7E1C414</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR6_1L">DPR6_1L</a></td>
<td>Data Segment Protection Register Set 6, Range 1, Lower Bound</td>
<td>0xF7E1C418</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR6_1U">DPR6_1U</a></td>
<td>Data Segment Protection Register Set 6, Range 1, Upper Bound</td>
<td>0xF7E1C41C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_0L">DPR1_0L</a></td>
<td>Data Segment Protection Register Set 1, Range 0, Lower Bound</td>
<td>0xF7E1C800</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_0U">DPR1_0U</a></td>
<td>Data Segment Protection Register Set 1, Range 0, Upper Bound</td>
<td>0xF7E1C804</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_0L">DPR3_0L</a></td>
<td>Data Segment Protection Register Set 3, Range 0, Lower Bound</td>
<td>0xF7E1C808</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_0U">DPR3_0U</a></td>
<td>Data Segment Protection Register Set 3, Range 0, Upper Bound</td>
<td>0xF7E1C80C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR5_0L">DPR5_0L</a></td>
<td>Data Segment Protection Register Set 5, Range 0, Lower Bound</td>
<td>0xF7E1C810</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR5_0U">DPR5_0U</a></td>
<td>Data Segment Protection Register Set 5, Range 0, Upper Bound</td>
<td>0xF7E1C814</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR7_0L">DPR7_0L</a></td>
<td>Data Segment Protection Register Set 7, Range 0, Lower Bound</td>
<td>0xF7E1C818</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR7_0U">DPR7_0U</a></td>
<td>Data Segment Protection Register Set 7, Range 0, Upper Bound</td>
<td>0xF7E1C81C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_1L">DPR1_1L</a></td>
<td>Data Segment Protection Register Set 1, Range 1, Lower Bound</td>
<td>0xF7E1CC00</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_1U">DPR1_1U</a></td>
<td>Data Segment Protection Register Set 1, Range 1, Upper Bound</td>
<td>0xF7E1CC04</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_1L">DPR3_1L</a></td>
<td>Data Segment Protection Register Set 3, Range 1, Lower Bound</td>
<td>0xF7E1CC08</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_1U">DPR3_1U</a></td>
<td>Data Segment Protection Register Set 3, Range 1, Upper Bound</td>
<td>0xF7E1CC0C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR5_1L">DPR5_1L</a></td>
<td>Data Segment Protection Register Set 5, Range 1, Lower Bound</td>
<td>0xF7E1CC10</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR5_1U">DPR5_1U</a></td>
<td>Data Segment Protection Register Set 5, Range 1, Upper Bound</td>
<td>0xF7E1CC14</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR7_1L">DPR7_1L</a></td>
<td>Data Segment Protection Register Set 7, Range 1, Lower Bound</td>
<td>0xF7E1CC18</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR7_1U">DPR7_1U</a></td>
<td>Data Segment Protection Register Set 7, Range 1, Upper Bound</td>
<td>0xF7E1CC1C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR0_0L">CPR0_0L</a></td>
<td>Code Segment Protection Register Set 0, Range 0, Lower Bound</td>
<td>0xF7E1D000</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR0_0U">CPR0_0U</a></td>
<td>Code Segment Protection Register Set 0, Range 0, Upper Bound</td>
<td>0xF7E1D004</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR2_0L">CPR2_0L</a></td>
<td>Code Segment Protection Register Set 2, Range 0, Lower Bound</td>
<td>0xF7E1D008</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR2_0U">CPR2_0U</a></td>
<td>Code Segment Protection Register Set 2, Range 0, Upper Bound</td>
<td>0xF7E1D00C</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR0_1L">CPR0_1L</a></td>
<td>Code Segment Protection Register Set 0, Range 1, Lower Bound</td>
<td>0xF7E1D400</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR0_1U">CPR0_1U</a></td>
<td>Code Segment Protection Register Set 0, Range 1, Upper Bound</td>
<td>0xF7E1D404</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR2_1L">CPR2_1L</a></td>
<td>Code Segment Protection Register Set 2, Range 1, Lower Bound</td>
<td>0xF7E1D408</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR2_1U">CPR2_1U</a></td>
<td>Code Segment Protection Register Set 2, Range 1, Upper Bound</td>
<td>0xF7E1D40C</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR1_0L">CPR1_0L</a></td>
<td>Code Segment Protection Register Set 1, Range 0, Lower Bound</td>
<td>0xF7E1D800</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR1_0U">CPR1_0U</a></td>
<td>Code Segment Protection Register Set 1, Range 0, Upper Bound</td>
<td>0xF7E1D804</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR3_0L">CPR3_0L</a></td>
<td>Code Segment Protection Register Set 3, Range 0, Lower Bound</td>
<td>0xF7E1D808</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR3_0U">CPR3_0U</a></td>
<td>Code Segment Protection Register Set 3, Range 0, Upper Bound</td>
<td>0xF7E1D80C</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR1_1L">CPR1_1L</a></td>
<td>Code Segment Protection Register Set 1, Range 1, Lower Bound</td>
<td>0xF7E1DC00</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR1_1U">CPR1_1U</a></td>
<td>Code Segment Protection Register Set 1, Range 1, Upper Bound</td>
<td>0xF7E1DC04</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR3_1L">CPR3_1L</a></td>
<td>Code Segment Protection Register Set 3, Range 1, Lower Bound</td>
<td>0xF7E1DC08</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR3_1U">CPR3_1U</a></td>
<td>Code Segment Protection Register Set 3, Range 1, Upper Bound</td>
<td>0xF7E1DC0C</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPS0">DPS0</a></td>
<td>Data Protection Set Configuration Register 0</td>
<td>0xF7E1E000</td>
<td><a class="url" href="types/d.html#DPSn_t">DPSn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPS1">DPS1</a></td>
<td>Data Protection Set Configuration Register 1</td>
<td>0xF7E1E080</td>
<td><a class="url" href="types/d.html#DPSn_t">DPSn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPS2">DPS2</a></td>
<td>Data Protection Set Configuration Register 2</td>
<td>0xF7E1E100</td>
<td><a class="url" href="types/d.html#DPSn_t">DPSn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPS3">DPS3</a></td>
<td>Data Protection Set Configuration Register 3</td>
<td>0xF7E1E180</td>
<td><a class="url" href="types/d.html#DPSn_t">DPSn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPS0">CPS0</a></td>
<td>Code Protection Set Configuration Register 0</td>
<td>0xF7E1E200</td>
<td><a class="url" href="types/c.html#CPSn_t">CPSn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPS1">CPS1</a></td>
<td>Code Protection Set Configuration Register 1</td>
<td>0xF7E1E280</td>
<td><a class="url" href="types/c.html#CPSn_t">CPSn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPS2">CPS2</a></td>
<td>Code Protection Set Configuration Register 2</td>
<td>0xF7E1E300</td>
<td><a class="url" href="types/c.html#CPSn_t">CPSn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPS3">CPS3</a></td>
<td>Code Protection Set Configuration Register 3</td>
<td>0xF7E1E380</td>
<td><a class="url" href="types/c.html#CPSn_t">CPSn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TPS_CON">TPS_CON</a></td>
<td>Temporal Protection System Control Register</td>
<td>0xF7E1E400</td>
<td><a class="url" href="types/t.html#TPS_CON_t">TPS_CON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TPS_TIMER0">TPS_TIMER0</a></td>
<td>Temporal Protection System Timer Register 0</td>
<td>0xF7E1E404</td>
<td><a class="url" href="types/t.html#TPS_TIMERm_t">TPS_TIMERm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TPS_TIMER1">TPS_TIMER1</a></td>
<td>Temporal Protection System Timer Register 1</td>
<td>0xF7E1E408</td>
<td><a class="url" href="types/t.html#TPS_TIMERm_t">TPS_TIMERm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR0EVT">TR0EVT</a></td>
<td>Trigger Event 0</td>
<td>0xF7E1F000</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR0ADR">TR0ADR</a></td>
<td>Trigger Address 0</td>
<td>0xF7E1F004</td>
<td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR1EVT">TR1EVT</a></td>
<td>Trigger Event 1</td>
<td>0xF7E1F008</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR1ADR">TR1ADR</a></td>
<td>Trigger Address 1</td>
<td>0xF7E1F00C</td>
<td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR2EVT">TR2EVT</a></td>
<td>Trigger Event 2</td>
<td>0xF7E1F010</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR2ADR">TR2ADR</a></td>
<td>Trigger Address 2</td>
<td>0xF7E1F014</td>
<td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR3EVT">TR3EVT</a></td>
<td>Trigger Event 3</td>
<td>0xF7E1F018</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR3ADR">TR3ADR</a></td>
<td>Trigger Address 3</td>
<td>0xF7E1F01C</td>
<td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR4EVT">TR4EVT</a></td>
<td>Trigger Event 4</td>
<td>0xF7E1F020</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR4ADR">TR4ADR</a></td>
<td>Trigger Address 4</td>
<td>0xF7E1F024</td>
<td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR5EVT">TR5EVT</a></td>
<td>Trigger Event 5</td>
<td>0xF7E1F028</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR5ADR">TR5ADR</a></td>
<td>Trigger Address 5</td>
<td>0xF7E1F02C</td>
<td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR6EVT">TR6EVT</a></td>
<td>Trigger Event 6</td>
<td>0xF7E1F030</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR6ADR">TR6ADR</a></td>
<td>Trigger Address 6</td>
<td>0xF7E1F034</td>
<td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR7EVT">TR7EVT</a></td>
<td>Trigger Event 7</td>
<td>0xF7E1F038</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR7ADR">TR7ADR</a></td>
<td>Trigger Address 7</td>
<td>0xF7E1F03C</td>
<td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CCTRL">CCTRL</a></td>
<td>Counter Control</td>
<td>0xF7E1FC00</td>
<td><a class="url" href="types/c.html#CCTRL_t">CCTRL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CCNT">CCNT</a></td>
<td>CPU Clock Cycle Count</td>
<td>0xF7E1FC04</td>
<td><a class="url" href="types/c.html#CCNT_t">CCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ICNT">ICNT</a></td>
<td>Instruction Count</td>
<td>0xF7E1FC08</td>
<td><a class="url" href="types/i.html#ICNT_t">ICNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#M1CNT">M1CNT</a></td>
<td>Multi-Count Register 1</td>
<td>0xF7E1FC0C</td>
<td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#M2CNT">M2CNT</a></td>
<td>Multi-Count Register 2</td>
<td>0xF7E1FC10</td>
<td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#M3CNT">M3CNT</a></td>
<td>Multi-Count Register 3</td>
<td>0xF7E1FC14</td>
<td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DBGSR">DBGSR</a></td>
<td>Debug Status Register</td>
<td>0xF7E1FD00</td>
<td><a class="url" href="types/d.html#DBGSR_t">DBGSR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EXEVT">EXEVT</a></td>
<td>External Event Register</td>
<td>0xF7E1FD08</td>
<td><a class="url" href="types/e.html#EXEVT_t">EXEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CREVT">CREVT</a></td>
<td>Core Register Access Event</td>
<td>0xF7E1FD0C</td>
<td><a class="url" href="types/c.html#CREVT_t">CREVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SWEVT">SWEVT</a></td>
<td>Software Debug Event</td>
<td>0xF7E1FD10</td>
<td><a class="url" href="types/s.html#SWEVT_t">SWEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TRIG_ACC">TRIG_ACC</a></td>
<td>Trigger Address x</td>
<td>0xF7E1FD30</td>
<td><a class="url" href="types/t.html#TRIG_ACC_t">TRIG_ACC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMS">DMS</a></td>
<td>Debug Monitor Start Address</td>
<td>0xF7E1FD40</td>
<td><a class="url" href="types/d.html#DMS_t">DMS_t</a></td>
<td>0xA0000200</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DCX">DCX</a></td>
<td>Debug Context Save Area Pointer</td>
<td>0xF7E1FD44</td>
<td><a class="url" href="types/d.html#DCX_t">DCX_t</a></td>
<td>0xA0000400</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DBGTCR">DBGTCR</a></td>
<td>Debug Trap Control Register</td>
<td>0xF7E1FD48</td>
<td><a class="url" href="types/d.html#DBGTCR_t">DBGTCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PCXI">PCXI</a></td>
<td>Previous Context Information Register</td>
<td>0xF7E1FE00</td>
<td><a class="url" href="types/p.html#PCXI_t">PCXI_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PSW">PSW</a></td>
<td>Program Status Word</td>
<td>0xF7E1FE04</td>
<td><a class="url" href="types/p.html#PSW_t">PSW_t</a></td>
<td>0x00000B80</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PC">PC</a></td>
<td>Program Counter</td>
<td>0xF7E1FE08</td>
<td><a class="url" href="types/p.html#PC_t">PC_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SYSCON">SYSCON</a></td>
<td>System Configuration Register</td>
<td>0xF7E1FE14</td>
<td><a class="url" href="types/s.html#SYSCON_t">SYSCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_ID">CPU_ID</a></td>
<td>CPU Identification Register</td>
<td>0xF7E1FE18</td>
<td><a class="url" href="types/c.html#CPU_ID_t">CPU_ID_t</a></td>
<td>0x00C0C003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#BIV">BIV</a></td>
<td>Base Interrupt Vector Table Pointer</td>
<td>0xF7E1FE20</td>
<td><a class="url" href="types/b.html#BIV_t">BIV_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#BTV">BTV</a></td>
<td>Base Trap Vector Table Pointer</td>
<td>0xF7E1FE24</td>
<td><a class="url" href="types/b.html#BTV_t">BTV_t</a></td>
<td>0xA0000100</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ISP">ISP</a></td>
<td>Interrupt Stack Pointer</td>
<td>0xF7E1FE28</td>
<td><a class="url" href="types/i.html#ISP_t">ISP_t</a></td>
<td>0x00000100</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ICR">ICR</a></td>
<td>Interrupt Control Register</td>
<td>0xF7E1FE2C</td>
<td><a class="url" href="types/i.html#ICR_t">ICR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FCX">FCX</a></td>
<td>Free CSA List Head Pointer</td>
<td>0xF7E1FE38</td>
<td><a class="url" href="types/f.html#FCX_t">FCX_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#LCX">LCX</a></td>
<td>Free CSA List Limit Pointer</td>
<td>0xF7E1FE3C</td>
<td><a class="url" href="types/l.html#LCX_t">LCX_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D0">D0</a></td>
<td>Data General Purpose Register 0</td>
<td>0xF7E1FF00</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D1">D1</a></td>
<td>Data General Purpose Register 1</td>
<td>0xF7E1FF04</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D2">D2</a></td>
<td>Data General Purpose Register 2</td>
<td>0xF7E1FF08</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D3">D3</a></td>
<td>Data General Purpose Register 3</td>
<td>0xF7E1FF0C</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D4">D4</a></td>
<td>Data General Purpose Register 4</td>
<td>0xF7E1FF10</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D5">D5</a></td>
<td>Data General Purpose Register 5</td>
<td>0xF7E1FF14</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D6">D6</a></td>
<td>Data General Purpose Register 6</td>
<td>0xF7E1FF18</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D7">D7</a></td>
<td>Data General Purpose Register 7</td>
<td>0xF7E1FF1C</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D8">D8</a></td>
<td>Data General Purpose Register 8</td>
<td>0xF7E1FF20</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D9">D9</a></td>
<td>Data General Purpose Register 9</td>
<td>0xF7E1FF24</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D10">D10</a></td>
<td>Data General Purpose Register 10</td>
<td>0xF7E1FF28</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D11">D11</a></td>
<td>Data General Purpose Register 11</td>
<td>0xF7E1FF2C</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D12">D12</a></td>
<td>Data General Purpose Register 12</td>
<td>0xF7E1FF30</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D13">D13</a></td>
<td>Data General Purpose Register 13</td>
<td>0xF7E1FF34</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D14">D14</a></td>
<td>Data General Purpose Register 14</td>
<td>0xF7E1FF38</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D15">D15</a></td>
<td>Data General Purpose Register 15</td>
<td>0xF7E1FF3C</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A0">A0</a></td>
<td>Address General Purpose Register 0</td>
<td>0xF7E1FF80</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A1">A1</a></td>
<td>Address General Purpose Register 1</td>
<td>0xF7E1FF84</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A2">A2</a></td>
<td>Address General Purpose Register 2</td>
<td>0xF7E1FF88</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A3">A3</a></td>
<td>Address General Purpose Register 3</td>
<td>0xF7E1FF8C</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A4">A4</a></td>
<td>Address General Purpose Register 4</td>
<td>0xF7E1FF90</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A5">A5</a></td>
<td>Address General Purpose Register 5</td>
<td>0xF7E1FF94</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A6">A6</a></td>
<td>Address General Purpose Register 6</td>
<td>0xF7E1FF98</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A7">A7</a></td>
<td>Address General Purpose Register 7</td>
<td>0xF7E1FF9C</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A8">A8</a></td>
<td>Address General Purpose Register 8</td>
<td>0xF7E1FFA0</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A9">A9</a></td>
<td>Address General Purpose Register 9</td>
<td>0xF7E1FFA4</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A10">A10</a></td>
<td>Address General Purpose Register 10</td>
<td>0xF7E1FFA8</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A11">A11</a></td>
<td>Address General Purpose Register 11</td>
<td>0xF7E1FFAC</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A12">A12</a></td>
<td>Address General Purpose Register 12</td>
<td>0xF7E1FFB0</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A13">A13</a></td>
<td>Address General Purpose Register 13</td>
<td>0xF7E1FFB4</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A14">A14</a></td>
<td>Address General Purpose Register 14</td>
<td>0xF7E1FFB8</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A15">A15</a></td>
<td>Address General Purpose Register 15</td>
<td>0xF7E1FFBC</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td><a class="url" href="cpu.html#A0">A0</a>,       
<a class="url" href="cpu.html#A1">A1</a>,       
<a class="url" href="cpu.html#A2">A2</a>,       
<a class="url" href="cpu.html#A3">A3</a>,       
<a class="url" href="cpu.html#A4">A4</a>,       
<a class="url" href="cpu.html#A5">A5</a>,       
<a class="url" href="cpu.html#A6">A6</a>,       
<a class="url" href="cpu.html#A7">A7</a>,       
<a class="url" href="cpu.html#A8">A8</a>,       
<a class="url" href="cpu.html#A9">A9</a>,       
<a class="url" href="cpu.html#A10">A10</a>,       
<a class="url" href="cpu.html#A11">A11</a>,       
<a class="url" href="cpu.html#A12">A12</a>,       
<a class="url" href="cpu.html#A13">A13</a>,       
<a class="url" href="cpu.html#A14">A14</a>,       
<a class="url" href="cpu.html#A15">A15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/b.html#BIV_t">BIV_t</a></td>
<td><a class="url" href="cpu.html#BIV">BIV</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/b.html#BMACON_t">BMACON_t</a></td>
<td><a class="url" href="cpu.html#BMACON">BMACON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/b.html#BTV_t">BTV_t</a></td>
<td><a class="url" href="cpu.html#BTV">BTV</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CCDIER_t">CCDIER_t</a></td>
<td><a class="url" href="cpu.html#CCDIER">CCDIER</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CCNT_t">CCNT_t</a></td>
<td><a class="url" href="cpu.html#CCNT">CCNT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CCPIER_t">CCPIER_t</a></td>
<td><a class="url" href="cpu.html#CCPIER">CCPIER</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CCTRL_t">CCTRL_t</a></td>
<td><a class="url" href="cpu.html#CCTRL">CCTRL</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#COMPAT_t">COMPAT_t</a></td>
<td><a class="url" href="cpu.html#COMPAT">COMPAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td><a class="url" href="cpu.html#CPR0_0L">CPR0_0L</a>,       
<a class="url" href="cpu.html#CPR2_0L">CPR2_0L</a>,       
<a class="url" href="cpu.html#CPR0_1L">CPR0_1L</a>,       
<a class="url" href="cpu.html#CPR2_1L">CPR2_1L</a>,       
<a class="url" href="cpu.html#CPR1_0L">CPR1_0L</a>,       
<a class="url" href="cpu.html#CPR3_0L">CPR3_0L</a>,       
<a class="url" href="cpu.html#CPR1_1L">CPR1_1L</a>,       
<a class="url" href="cpu.html#CPR3_1L">CPR3_1L</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td><a class="url" href="cpu.html#CPR0_0U">CPR0_0U</a>,       
<a class="url" href="cpu.html#CPR2_0U">CPR2_0U</a>,       
<a class="url" href="cpu.html#CPR0_1U">CPR0_1U</a>,       
<a class="url" href="cpu.html#CPR2_1U">CPR2_1U</a>,       
<a class="url" href="cpu.html#CPR1_0U">CPR1_0U</a>,       
<a class="url" href="cpu.html#CPR3_0U">CPR3_0U</a>,       
<a class="url" href="cpu.html#CPR1_1U">CPR1_1U</a>,       
<a class="url" href="cpu.html#CPR3_1U">CPR3_1U</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPSn_t">CPSn_t</a></td>
<td><a class="url" href="cpu.html#CPS0">CPS0</a>,       
<a class="url" href="cpu.html#CPS1">CPS1</a>,       
<a class="url" href="cpu.html#CPS2">CPS2</a>,       
<a class="url" href="cpu.html#CPS3">CPS3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPU_ID_t">CPU_ID_t</a></td>
<td><a class="url" href="cpu.html#CPU_ID">CPU_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPU_SBSRC0_t">CPU_SBSRC0_t</a></td>
<td><a class="url" href="cpu.html#CPU_SBSRC0">CPU_SBSRC0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td><a class="url" href="cpu.html#CPU_SRC3">CPU_SRC3</a>,       
<a class="url" href="cpu.html#CPU_SRC2">CPU_SRC2</a>,       
<a class="url" href="cpu.html#CPU_SRC1">CPU_SRC1</a>,       
<a class="url" href="cpu.html#CPU_SRC0">CPU_SRC0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CREVT_t">CREVT_t</a></td>
<td><a class="url" href="cpu.html#CREVT">CREVT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DATR_t">DATR_t</a></td>
<td><a class="url" href="cpu.html#DATR">DATR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DBGSR_t">DBGSR_t</a></td>
<td><a class="url" href="cpu.html#DBGSR">DBGSR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DBGTCR_t">DBGTCR_t</a></td>
<td><a class="url" href="cpu.html#DBGTCR">DBGTCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DCON0_t">DCON0_t</a></td>
<td><a class="url" href="cpu.html#DCON0">DCON0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DCON2_t">DCON2_t</a></td>
<td><a class="url" href="cpu.html#DCON2">DCON2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DCX_t">DCX_t</a></td>
<td><a class="url" href="cpu.html#DCX">DCX</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DEADD_t">DEADD_t</a></td>
<td><a class="url" href="cpu.html#DEADD">DEADD</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DIEAR_t">DIEAR_t</a></td>
<td><a class="url" href="cpu.html#DIEAR">DIEAR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DIETR_t">DIETR_t</a></td>
<td><a class="url" href="cpu.html#DIETR">DIETR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMS_t">DMS_t</a></td>
<td><a class="url" href="cpu.html#DMS">DMS</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td><a class="url" href="cpu.html#DPR0_0L">DPR0_0L</a>,       
<a class="url" href="cpu.html#DPR2_0L">DPR2_0L</a>,       
<a class="url" href="cpu.html#DPR4_0L">DPR4_0L</a>,       
<a class="url" href="cpu.html#DPR6_0L">DPR6_0L</a>,       
<a class="url" href="cpu.html#DPR0_1L">DPR0_1L</a>,       
<a class="url" href="cpu.html#DPR2_1L">DPR2_1L</a>,       
<a class="url" href="cpu.html#DPR4_1L">DPR4_1L</a>,       
<a class="url" href="cpu.html#DPR6_1L">DPR6_1L</a>,       
<a class="url" href="cpu.html#DPR1_0L">DPR1_0L</a>,       
<a class="url" href="cpu.html#DPR3_0L">DPR3_0L</a>,       
<a class="url" href="cpu.html#DPR5_0L">DPR5_0L</a>,       
<a class="url" href="cpu.html#DPR7_0L">DPR7_0L</a>,       
<a class="url" href="cpu.html#DPR1_1L">DPR1_1L</a>,       
<a class="url" href="cpu.html#DPR3_1L">DPR3_1L</a>,       
<a class="url" href="cpu.html#DPR5_1L">DPR5_1L</a>,       
<a class="url" href="cpu.html#DPR7_1L">DPR7_1L</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td><a class="url" href="cpu.html#DPR0_0U">DPR0_0U</a>,       
<a class="url" href="cpu.html#DPR2_0U">DPR2_0U</a>,       
<a class="url" href="cpu.html#DPR4_0U">DPR4_0U</a>,       
<a class="url" href="cpu.html#DPR6_0U">DPR6_0U</a>,       
<a class="url" href="cpu.html#DPR0_1U">DPR0_1U</a>,       
<a class="url" href="cpu.html#DPR2_1U">DPR2_1U</a>,       
<a class="url" href="cpu.html#DPR4_1U">DPR4_1U</a>,       
<a class="url" href="cpu.html#DPR6_1U">DPR6_1U</a>,       
<a class="url" href="cpu.html#DPR1_0U">DPR1_0U</a>,       
<a class="url" href="cpu.html#DPR3_0U">DPR3_0U</a>,       
<a class="url" href="cpu.html#DPR5_0U">DPR5_0U</a>,       
<a class="url" href="cpu.html#DPR7_0U">DPR7_0U</a>,       
<a class="url" href="cpu.html#DPR1_1U">DPR1_1U</a>,       
<a class="url" href="cpu.html#DPR3_1U">DPR3_1U</a>,       
<a class="url" href="cpu.html#DPR5_1U">DPR5_1U</a>,       
<a class="url" href="cpu.html#DPR7_1U">DPR7_1U</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DPSn_t">DPSn_t</a></td>
<td><a class="url" href="cpu.html#DPS0">DPS0</a>,       
<a class="url" href="cpu.html#DPS1">DPS1</a>,       
<a class="url" href="cpu.html#DPS2">DPS2</a>,       
<a class="url" href="cpu.html#DPS3">DPS3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DSTR_t">DSTR_t</a></td>
<td><a class="url" href="cpu.html#DSTR">DSTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td><a class="url" href="cpu.html#D0">D0</a>,       
<a class="url" href="cpu.html#D1">D1</a>,       
<a class="url" href="cpu.html#D2">D2</a>,       
<a class="url" href="cpu.html#D3">D3</a>,       
<a class="url" href="cpu.html#D4">D4</a>,       
<a class="url" href="cpu.html#D5">D5</a>,       
<a class="url" href="cpu.html#D6">D6</a>,       
<a class="url" href="cpu.html#D7">D7</a>,       
<a class="url" href="cpu.html#D8">D8</a>,       
<a class="url" href="cpu.html#D9">D9</a>,       
<a class="url" href="cpu.html#D10">D10</a>,       
<a class="url" href="cpu.html#D11">D11</a>,       
<a class="url" href="cpu.html#D12">D12</a>,       
<a class="url" href="cpu.html#D13">D13</a>,       
<a class="url" href="cpu.html#D14">D14</a>,       
<a class="url" href="cpu.html#D15">D15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EXEVT_t">EXEVT_t</a></td>
<td><a class="url" href="cpu.html#EXEVT">EXEVT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FCX_t">FCX_t</a></td>
<td><a class="url" href="cpu.html#FCX">FCX</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_ID_t">FPU_ID_t</a></td>
<td><a class="url" href="cpu.html#FPU_ID">FPU_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_TRAP_CON_t">FPU_TRAP_CON_t</a></td>
<td><a class="url" href="cpu.html#FPU_TRAP_CON">FPU_TRAP_CON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_TRAP_OPC_t">FPU_TRAP_OPC_t</a></td>
<td><a class="url" href="cpu.html#FPU_TRAP_OPC">FPU_TRAP_OPC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_TRAP_PC_t">FPU_TRAP_PC_t</a></td>
<td><a class="url" href="cpu.html#FPU_TRAP_PC">FPU_TRAP_PC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td>
<td><a class="url" href="cpu.html#FPU_TRAP_SRC1">FPU_TRAP_SRC1</a>,       
<a class="url" href="cpu.html#FPU_TRAP_SRC2">FPU_TRAP_SRC2</a>,       
<a class="url" href="cpu.html#FPU_TRAP_SRC3">FPU_TRAP_SRC3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/i.html#ICNT_t">ICNT_t</a></td>
<td><a class="url" href="cpu.html#ICNT">ICNT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/i.html#ICR_t">ICR_t</a></td>
<td><a class="url" href="cpu.html#ICR">ICR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/i.html#ISP_t">ISP_t</a></td>
<td><a class="url" href="cpu.html#ISP">ISP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/l.html#LCX_t">LCX_t</a></td>
<td><a class="url" href="cpu.html#LCX">LCX</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MIECON_t">MIECON_t</a></td>
<td><a class="url" href="cpu.html#MIECON">MIECON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MIECON2_t">MIECON2_t</a></td>
<td><a class="url" href="cpu.html#MIECON2">MIECON2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MMU_ASI_t">MMU_ASI_t</a></td>
<td><a class="url" href="cpu.html#MMU_ASI">MMU_ASI</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MMU_CON_t">MMU_CON_t</a></td>
<td><a class="url" href="cpu.html#MMU_CON">MMU_CON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td>
<td><a class="url" href="cpu.html#M1CNT">M1CNT</a>,       
<a class="url" href="cpu.html#M2CNT">M2CNT</a>,       
<a class="url" href="cpu.html#M3CNT">M3CNT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PC_t">PC_t</a></td>
<td><a class="url" href="cpu.html#PC">PC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PCON0_t">PCON0_t</a></td>
<td><a class="url" href="cpu.html#PCON0">PCON0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PCON1_t">PCON1_t</a></td>
<td><a class="url" href="cpu.html#PCON1">PCON1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PCON2_t">PCON2_t</a></td>
<td><a class="url" href="cpu.html#PCON2">PCON2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PCXI_t">PCXI_t</a></td>
<td><a class="url" href="cpu.html#PCXI">PCXI</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PIEAR_t">PIEAR_t</a></td>
<td><a class="url" href="cpu.html#PIEAR">PIEAR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PIETR_t">PIETR_t</a></td>
<td><a class="url" href="cpu.html#PIETR">PIETR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PMA0_t">PMA0_t</a></td>
<td><a class="url" href="cpu.html#PMA0">PMA0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PSTR_t">PSTR_t</a></td>
<td><a class="url" href="cpu.html#PSTR">PSTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PSW_t">PSW_t</a></td>
<td><a class="url" href="cpu.html#PSW">PSW</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SMACON_t">SMACON_t</a></td>
<td><a class="url" href="cpu.html#SMACON">SMACON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SWEVT_t">SWEVT_t</a></td>
<td><a class="url" href="cpu.html#SWEVT">SWEVT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SYSCON_t">SYSCON_t</a></td>
<td><a class="url" href="cpu.html#SYSCON">SYSCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/t.html#TPS_CON_t">TPS_CON_t</a></td>
<td><a class="url" href="cpu.html#TPS_CON">TPS_CON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/t.html#TPS_TIMERm_t">TPS_TIMERm_t</a></td>
<td><a class="url" href="cpu.html#TPS_TIMER0">TPS_TIMER0</a>,       
<a class="url" href="cpu.html#TPS_TIMER1">TPS_TIMER1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/t.html#TRIG_ACC_t">TRIG_ACC_t</a></td>
<td><a class="url" href="cpu.html#TRIG_ACC">TRIG_ACC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td>
<td><a class="url" href="cpu.html#TR0ADR">TR0ADR</a>,       
<a class="url" href="cpu.html#TR1ADR">TR1ADR</a>,       
<a class="url" href="cpu.html#TR2ADR">TR2ADR</a>,       
<a class="url" href="cpu.html#TR3ADR">TR3ADR</a>,       
<a class="url" href="cpu.html#TR4ADR">TR4ADR</a>,       
<a class="url" href="cpu.html#TR5ADR">TR5ADR</a>,       
<a class="url" href="cpu.html#TR6ADR">TR6ADR</a>,       
<a class="url" href="cpu.html#TR7ADR">TR7ADR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td><a class="url" href="cpu.html#TR0EVT">TR0EVT</a>,       
<a class="url" href="cpu.html#TR1EVT">TR1EVT</a>,       
<a class="url" href="cpu.html#TR2EVT">TR2EVT</a>,       
<a class="url" href="cpu.html#TR3EVT">TR3EVT</a>,       
<a class="url" href="cpu.html#TR4EVT">TR4EVT</a>,       
<a class="url" href="cpu.html#TR5EVT">TR5EVT</a>,       
<a class="url" href="cpu.html#TR6EVT">TR6EVT</a>,       
<a class="url" href="cpu.html#TR7EVT">TR7EVT</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="CPU_SBSRC0">&nbsp;</a>
<h3>CPU_SBSRC0</h3>
<h3>"Central Processing Unit Software Breakpoint Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SBSRC0_ADDR = 0xF7E0FFBC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SBSRC0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SBSRC0_t">CPU_SBSRC0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPU_SBSRC0.bits</b>&nbsp;&quot;Central Processing Unit Software Breakpoint Service Request Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPU_SBSRC0_MASK = <tt>0x0000fcff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPU_SBSRC0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPU_SBSRC0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Breakpoint Interrupt Service Request is never serviced.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Breakpoint Interrupt Service Request, lowest priority.</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Breakpoint Interrupt Service Request, highest priority.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TOS</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Type Of Service Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service Provider 0 - Typically CPU service is initiated.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service Provider 1 - Implementation Specific.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Service Provider 2 - Implementation Specific.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Service Provider 3 - Implementation Specific.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Breakpoint Interrupt Service Request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Breakpoint Interrupt Service Request is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Breakpoint Interrupt Service Request is pending.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A Breakpoint Interrupt Service Request is pending.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Service Request Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear SRR. Written value is not stored. Read always returns 0. No action if SETR is also set.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Service Request Set
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Set SRR. Written value is not stored. Read always returns 0. No action if CLRR is also set.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00003cff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000dcff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_SRC3">&nbsp;</a>
<h3>CPU_SRC3</h3>
<h3>"CPU Service Request Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SRC3_ADDR = 0xF7E0FFF0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPU_SRC3.bits</b>&nbsp;&quot;CPU Service Request Control Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPU_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPU_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPU_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>A Service Request on this priority is never serviced.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service Request, lowest priority.</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Service Request, highest priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service Provider 0. Typically CPU service is initiated.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service Provider 1: PCP2.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service Request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service Request enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Service Request pending.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service Request is pending.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Service Request Clear Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear SRR, (no action if SETR == 1).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Service Request Set Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Set SRR, (no action if CLRR == 1).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_SRC2">&nbsp;</a>
<h3>CPU_SRC2</h3>
<h3>"CPU Service Request Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SRC2_ADDR = 0xF7E0FFF4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPU_SRC2.bits</b>&nbsp;&quot;CPU Service Request Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPU_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPU_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPU_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>A Service Request on this priority is never serviced.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service Request, lowest priority.</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Service Request, highest priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service Provider 0. Typically CPU service is initiated.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service Provider 1: PCP2.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service Request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service Request enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Service Request pending.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service Request is pending.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Service Request Clear Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear SRR, (no action if SETR == 1).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Service Request Set Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Set SRR, (no action if CLRR == 1).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_SRC1">&nbsp;</a>
<h3>CPU_SRC1</h3>
<h3>"CPU Service Request Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SRC1_ADDR = 0xF7E0FFF8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPU_SRC1.bits</b>&nbsp;&quot;CPU Service Request Control Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPU_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPU_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPU_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>A Service Request on this priority is never serviced.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service Request, lowest priority.</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Service Request, highest priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service Provider 0. Typically CPU service is initiated.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service Provider 1: PCP2.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service Request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service Request enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Service Request pending.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service Request is pending.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Service Request Clear Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear SRR, (no action if SETR == 1).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Service Request Set Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Set SRR, (no action if CLRR == 1).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_SRC0">&nbsp;</a>
<h3>CPU_SRC0</h3>
<h3>"CPU Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SRC0_ADDR = 0xF7E0FFFC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPU_SRC0.bits</b>&nbsp;&quot;CPU Service Request Control Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPU_SRCm_MASK = <tt>0x0000f4ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPU_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPU_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rw</td>
<td><tt>0x000000ff</tt></td>
<td>Service Request Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>A Service Request on this priority is never serviced.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service Request, lowest priority.</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Service Request, highest priority</td></tr>
</table>
</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Type of Service Control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Service Provider 0. Typically CPU service is initiated.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Service Provider 1: PCP2.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Reserved.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Service Request Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Service Request is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service Request enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>rh</td>
<td><tt>0x00002000</tt></td>
<td>Service Request Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Service Request pending.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Service Request is pending.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>w</td>
<td><tt>0x00004000</tt></td>
<td>Service Request Clear Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clear SRR, (no action if SETR == 1).</td></tr>
</table>
</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>w</td>
<td><tt>0x00008000</tt></td>
<td>Service Request Set Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No action</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Set SRR, (no action if CLRR == 1).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000034ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MMU_CON">&nbsp;</a>
<h3>MMU_CON</h3>
<h3>"MMU Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MMU_CON_ADDR = 0xF7E18000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MMU_CON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00008000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MMU_CON_t">MMU_CON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MMU_CON.bits</b>&nbsp;&quot;MMU Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MMU_CON_MASK = <tt>0x00008000</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MMU_CON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MMU_CON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>NOMMU</td>
<td>1</td>
<td>15 - 15</td>
<td>r</td>
<td><tt>0x00008000</tt></td>
<td>MMU Exists
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>MMU is available.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>MMU is not available. All other bits of MMU_CON are undefined.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00008000</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MMU_ASI">&nbsp;</a>
<h3>MMU_ASI</h3>
<h3>"Address Space Identifier Register"</h3>

<table>
<tr><td>Address</td><td><tt>MMU_ASI_ADDR = 0xF7E18004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MMU_ASI_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0000001F</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MMU_ASI_t">MMU_ASI_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MMU_ASI.bits</b>&nbsp;&quot;Address Space Identifier Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MMU_ASI_MASK = <tt>0x0000001f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MMU_ASI_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MMU_ASI_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>0 - 4</td>
<td>rw</td>
<td><tt>0x0000001f</tt></td>
<td>Address Space Identifier
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000001f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PMA0">&nbsp;</a>
<h3>PMA0</h3>
<h3>"Physical Memory Attributes"</h3>

<table>
<tr><td>Address</td><td><tt>PMA0_ADDR = 0xF7E1801C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PMA0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xC00003FF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PMA0_t">PMA0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PMA0.bits</b>&nbsp;&quot;Physical Memory Attributes&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PMA0_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PMA0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PMA0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ATT_0_9_0</td>
<td>10</td>
<td>0 - 9</td>
<td>rw</td>
<td><tt>0x000003ff</tt></td>
<td>Segment 9:0[0]
</td>
</tr>
<tr>
<td>ATT_0_10</td>
<td>1</td>
<td>10 - 10</td>
<td>r</td>
<td><tt>0x00000400</tt></td>
<td>Segment A[0]
</td>
</tr>
<tr>
<td>ATT_0_11</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>Segment B[0]
</td>
</tr>
<tr>
<td>ATT_0_12</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Segment C[0]
</td>
</tr>
<tr>
<td>ATT_0_13</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Segment D[0]
</td>
</tr>
<tr>
<td>ATT_0_14</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>Segment E[0]
</td>
</tr>
<tr>
<td>ATT_0_15</td>
<td>1</td>
<td>15 - 15</td>
<td>r</td>
<td><tt>0x00008000</tt></td>
<td>Segment F[0]
</td>
</tr>
<tr>
<td>ATT_1_9_0</td>
<td>10</td>
<td>16 - 25</td>
<td>rw</td>
<td><tt>0x03ff0000</tt></td>
<td>Segment 9:0[1]
</td>
</tr>
<tr>
<td>ATT_1_10</td>
<td>1</td>
<td>26 - 26</td>
<td>r</td>
<td><tt>0x04000000</tt></td>
<td>Segment A[1]
</td>
</tr>
<tr>
<td>ATT_1_11</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Segment B[1]
</td>
</tr>
<tr>
<td>ATT_1_12</td>
<td>1</td>
<td>28 - 28</td>
<td>r</td>
<td><tt>0x10000000</tt></td>
<td>Segment C[1]
</td>
</tr>
<tr>
<td>ATT_1_13</td>
<td>1</td>
<td>29 - 29</td>
<td>r</td>
<td><tt>0x20000000</tt></td>
<td>Segment D[1]
</td>
</tr>
<tr>
<td>ATT_1_14</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>Segment E[1]
</td>
</tr>
<tr>
<td>ATT_1_15</td>
<td>1</td>
<td>31 - 31</td>
<td>r</td>
<td><tt>0x80000000</tt></td>
<td>Segment F[1]
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x4bff7bff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DCON2">&nbsp;</a>
<h3>DCON2</h3>
<h3>"Data Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>DCON2_ADDR = 0xF7E19000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DCON2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00800010</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DCON2_t">DCON2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DCON2.bits</b>&nbsp;&quot;Data Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DCON2_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DCON2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DCON2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DCACHE_SZE</td>
<td>16</td>
<td>0 - 15</td>
<td>r</td>
<td><tt>0x0000ffff</tt></td>
<td>Data Cache Size
</td>
</tr>
<tr>
<td>DSCRATCH_SZE</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Data Scratch Size
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="BMACON">&nbsp;</a>
<h3>BMACON</h3>
<h3>"BIST Mode Access Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>BMACON_ADDR = 0xF7E19004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>BMACON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/b.html#BMACON_t">BMACON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>BMACON.bits</b>&nbsp;&quot;BIST Mode Access Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>BMACON_MASK = <tt>0x00051111</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>BMACON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>BMACON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DSMBE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Data Scratch MBIST Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal memory access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>MBIST+ block registers overlay memory.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCMBE</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Data Cache MBIST Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal memory access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>MBIST+ block registers overlay memory.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PSMBE</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Program Scratch MBIST Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal memory access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>MBIST+ block registers overlay memory.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PCMBE</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Program Cache MBIST Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal memory access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>MBIST+ block registers overlay memory.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DTMBE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Data Tag MBIST Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal memory access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>MBIST+ block registers overlay memory.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PTMBE</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Program Tag MBIST Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal memory access.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>MBIST+ block registers overlay memory.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00051111</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00051111</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SMACON">&nbsp;</a>
<h3>SMACON</h3>
<h3>"SIST Mode Access Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>SMACON_ADDR = 0xF7E1900C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>SMACON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SMACON_t">SMACON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SMACON.bits</b>&nbsp;&quot;SIST Mode Access Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SMACON_MASK = <tt>0x01003f3f</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SMACON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SMACON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PC</td>
<td>2</td>
<td>0 - 1</td>
<td>rw</td>
<td><tt>0x00000003</tt></td>
<td>Instruction Cache Memory SIST mode access control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Normal Operation, No Mapping.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Data Array Mapping, no error detection/correction.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Check Array Mapping, no error detection/correction.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Data Array Mapping, error detection/correction enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PT</td>
<td>2</td>
<td>2 - 3</td>
<td>rw</td>
<td><tt>0x0000000c</tt></td>
<td>Program Tag Memory SIST mode access control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Normal Operation, No Mapping.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Data Array Mapping, no error detection/correction.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Check Array Mapping, no error detection/correction.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PS</td>
<td>2</td>
<td>4 - 5</td>
<td>rw</td>
<td><tt>0x00000030</tt></td>
<td>Program Scratch Memory SIST mode access control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Normal Operation, No Mapping.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Data Array Mapping, no error detection/correction.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Check Array Mapping, no error detection/correction.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Data Array Mapping, error detection/correction enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DC</td>
<td>2</td>
<td>8 - 9</td>
<td>rw</td>
<td><tt>0x00000300</tt></td>
<td>Data Cache Memory SIST mode access control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Normal Operation, No Mapping.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Data Array Mapping, no error detection/correction.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Check Array Mapping, no error detection/correction.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Data Array Mapping, error detection/correction enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DT</td>
<td>2</td>
<td>10 - 11</td>
<td>rw</td>
<td><tt>0x00000c00</tt></td>
<td>Data Tag Memory SIST mode access control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Normal Operation, No Mapping.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Data Array Mapping, no error detection/correction.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Check Array Mapping, no error detection/correction.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DS</td>
<td>2</td>
<td>12 - 13</td>
<td>rw</td>
<td><tt>0x00003000</tt></td>
<td>Data Scratch Memory SIST mode access control
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Normal Operation, No Mapping, Performance Optimised.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Data Array Mapping, no error detection/correction.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Check Array Mapping, no error detection/correction.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Data Array Mapping, error detection/correction enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IODT</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>In-Order Data Transactions
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal operation, Non-dependent loads bypass stores.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>In-order operation, Loads always flush preceding stores, processor store buffer disabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x01003f3f</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x01003f3f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DSTR">&nbsp;</a>
<h3>DSTR</h3>
<h3>"Data Synchronous Trap Register"</h3>

<table>
<tr><td>Address</td><td><tt>DSTR_ADDR = 0xF7E19010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DSTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DSTR_t">DSTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DSTR.bits</b>&nbsp;&quot;Data Synchronous Trap Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DSTR_MASK = <tt>0x0107c047</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DSTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DSTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>
</td>
</tr>
<tr>
<td>GAE</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>
</td>
</tr>
<tr>
<td>LBE</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>
</td>
</tr>
<tr>
<td>CRE</td>
<td>1</td>
<td>6 - 6</td>
<td>rwh</td>
<td><tt>0x00000040</tt></td>
<td>
</td>
</tr>
<tr>
<td>DTME</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>
</td>
</tr>
<tr>
<td>LOE</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>Load Overlay Error
</td>
</tr>
<tr>
<td>SDE</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>
</td>
</tr>
<tr>
<td>SCE</td>
<td>1</td>
<td>17 - 17</td>
<td>rwh</td>
<td><tt>0x00020000</tt></td>
<td>
</td>
</tr>
<tr>
<td>CAC</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>
</td>
</tr>
<tr>
<td>ALN</td>
<td>1</td>
<td>24 - 24</td>
<td>rwh</td>
<td><tt>0x01000000</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0107c047</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0107c047</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0107c047</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DATR">&nbsp;</a>
<h3>DATR</h3>
<h3>"Data Asynchronous Trap Register"</h3>

<table>
<tr><td>Address</td><td><tt>DATR_ADDR = 0xF7E19018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DATR_t">DATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DATR.bits</b>&nbsp;&quot;Data Asynchronous Trap Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DATR_MASK = <tt>0x0000c608</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DATR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DATR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SBE</td>
<td>1</td>
<td>3 - 3</td>
<td>rwh</td>
<td><tt>0x00000008</tt></td>
<td>
</td>
</tr>
<tr>
<td>CWSE</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>
</td>
</tr>
<tr>
<td>CFSE</td>
<td>1</td>
<td>10 - 10</td>
<td>rwh</td>
<td><tt>0x00000400</tt></td>
<td>
</td>
</tr>
<tr>
<td>SOE</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Store Overlay Error
</td>
</tr>
<tr>
<td>SME</td>
<td>1</td>
<td>15 - 15</td>
<td>rwh</td>
<td><tt>0x00008000</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000c608</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000c608</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000c608</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DEADD">&nbsp;</a>
<h3>DEADD</h3>
<h3>"Data Error Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DEADD_ADDR = 0xF7E1901C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DEADD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DEADD_t">DEADD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DEADD.bits</b>&nbsp;&quot;Data Error Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DEADD_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DEADD_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DEADD_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ERROR_ADDRESS</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DIEAR">&nbsp;</a>
<h3>DIEAR</h3>
<h3>"Data Integrity Error Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DIEAR_ADDR = 0xF7E19020</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DIEAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DIEAR_t">DIEAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DIEAR.bits</b>&nbsp;&quot;Data Integrity Error Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DIEAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DIEAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DIEAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TA</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DIETR">&nbsp;</a>
<h3>DIETR</h3>
<h3>"Data Integrity Error Trap Register"</h3>

<table>
<tr><td>Address</td><td><tt>DIETR_ADDR = 0xF7E19024</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DIETR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DIETR_t">DIETR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DIETR.bits</b>&nbsp;&quot;Data Integrity Error Trap Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DIETR_MASK = <tt>0x000009ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DIETR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DIETR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>IED</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Integrity Error Detected
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No data integrity error condition occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data integrity error condition detected. DIETR and DIEAR contents valid, further DIETR and DIEAR updates disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IE_T</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Integrity Error - Tag Memory
</td>
</tr>
<tr>
<td>IE_C</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Integrity Error - Cache Memory
</td>
</tr>
<tr>
<td>IE_S</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Integrity Error - Scratchpad Memory
</td>
</tr>
<tr>
<td>IE_B</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Integrity Error - Bus Access
</td>
</tr>
<tr>
<td>E_INFO</td>
<td>4</td>
<td>5 - 8</td>
<td>rh</td>
<td><tt>0x000001e0</tt></td>
<td>Error Information
</td>
</tr>
<tr>
<td>IE_DUAL</td>
<td>1</td>
<td>11 - 11</td>
<td>rh</td>
<td><tt>0x00000800</tt></td>
<td>IE_DUAL
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000009ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000001</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000009ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CCDIER">&nbsp;</a>
<h3>CCDIER</h3>
<h3>"Count of Corrected Data Integrity Errors Register"</h3>

<table>
<tr><td>Address</td><td><tt>CCDIER_ADDR = 0xF7E19028</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CCDIER_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CCDIER_t">CCDIER_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CCDIER.bits</b>&nbsp;&quot;Count of Corrected Data Integrity Errors Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CCDIER_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CCDIER_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CCDIER_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CCDIE_U</td>
<td>8</td>
<td>0 - 7</td>
<td>rwh</td>
<td><tt>0x000000ff</tt></td>
<td>Count of Corrected Unresolved Data Integrity Errors.
</td>
</tr>
<tr>
<td>CCDIE_R</td>
<td>8</td>
<td>8 - 15</td>
<td>rwh</td>
<td><tt>0x0000ff00</tt></td>
<td>Count of Corrected Resolved Data Integrity Errors.
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DCON0">&nbsp;</a>
<h3>DCON0</h3>
<h3>"Data Memory Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DCON0_ADDR = 0xF7E19040</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DCON0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000002</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DCON0_t">DCON0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DCON0.bits</b>&nbsp;&quot;Data Memory Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DCON0_MASK = <tt>0x00000002</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DCON0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DCON0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DCBYP</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Cache enabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Cache Bypass (disabled)</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000002</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000002</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MIECON">&nbsp;</a>
<h3>MIECON</h3>
<h3>"Memory Integrity Error Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MIECON_ADDR = 0xF7E19044</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MIECON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MIECON_t">MIECON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MIECON.bits</b>&nbsp;&quot;Memory Integrity Error Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MIECON_MASK = <tt>0x0005ff03</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MIECON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MIECON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DSMIEE</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Data Scratch Memory Integrity Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Uncorrectable integrity error handling disabled - all memory accesses interpreted as error free.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Uncorrectable integrity error handling enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>DCMIEE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Data Cache Memory Integrity Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Uncorrectable integrity error handling disabled - all memory accesses interpreted as error free.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Uncorrectable integrity error handling enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PSMIEE</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Program Scratch Memory Integrity Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Uncorrectable integrity error handling disabled - all memory accesses interpreted as error free.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Uncorrectable integrity error handling enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PCMIEE</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Program Cache Memory Integrity Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Uncorrectable integrity error handling disabled - all memory accesses interpreted as error free.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Uncorrectable integrity error handling enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PBMIEE</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Program Bus Memory Integrity Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Uncorrectable integrity error handling disabled - all memory accesses interpreted as error free.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Uncorrectable integrity error handling enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RES</td>
<td>5</td>
<td>11 - 15</td>
<td>rwh</td>
<td><tt>0x0000f800</tt></td>
<td>Reserved
</td>
</tr>
<tr>
<td>DTIEE</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Data Tag Integrity Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Uncorrectable integrity error handling disabled - all memory accesses interpreted as error free.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Uncorrectable integrity error handling enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PTIEE</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>Program Tag Integrity Error Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Uncorrectable integrity error handling disabled - all memory accesses interpreted as error free.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Uncorrectable integrity error handling enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0005ff03</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0005ff03</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000f800</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MIECON2">&nbsp;</a>
<h3>MIECON2</h3>
<h3>"Memory Integrity Error Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>MIECON2_ADDR = 0xF7E19048</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MIECON2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MIECON2_t">MIECON2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>MIECON2.bits</b>&nbsp;&quot;Memory Integrity Error Control Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MIECON2_MASK = <tt>0x00050703</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MIECON2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MIECON2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DSMSECE</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Data Scratch Memory Single Error Correction Enable
</td>
</tr>
<tr>
<td>DCMSECE</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Data Cache Memory Single Error Correction Enable
</td>
</tr>
<tr>
<td>PSMSECE</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Program Scratch Memory Single Error Correction Enable
</td>
</tr>
<tr>
<td>PCMSECE</td>
<td>1</td>
<td>9 - 9</td>
<td>rw</td>
<td><tt>0x00000200</tt></td>
<td>Program Cache Memory Single Error Correction Enable
</td>
</tr>
<tr>
<td>PBMSECE</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>Program Bus Memory Single Error Correction Enable
</td>
</tr>
<tr>
<td>DTSECE</td>
<td>1</td>
<td>16 - 16</td>
<td>rwh</td>
<td><tt>0x00010000</tt></td>
<td>Data Tag Single Error Correction Enable
</td>
</tr>
<tr>
<td>PTSECE</td>
<td>1</td>
<td>18 - 18</td>
<td>rwh</td>
<td><tt>0x00040000</tt></td>
<td>Program Tag Single Error Correction Enable
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00050703</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00050703</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00050103</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PSTR">&nbsp;</a>
<h3>PSTR</h3>
<h3>"Program Synchronous Trap Register"</h3>

<table>
<tr><td>Address</td><td><tt>PSTR_ADDR = 0xF7E19200</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PSTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PSTR_t">PSTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PSTR.bits</b>&nbsp;&quot;Program Synchronous Trap Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PSTR_MASK = <tt>0x00005007</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PSTR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PSTR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FRE</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Fetch Range Error
</td>
</tr>
<tr>
<td>FGAE</td>
<td>1</td>
<td>1 - 1</td>
<td>rwh</td>
<td><tt>0x00000002</tt></td>
<td>Fetch Global Address Error
</td>
</tr>
<tr>
<td>FBE</td>
<td>1</td>
<td>2 - 2</td>
<td>rwh</td>
<td><tt>0x00000004</tt></td>
<td>Fetch Bus Error
</td>
</tr>
<tr>
<td>FPE</td>
<td>1</td>
<td>12 - 12</td>
<td>rwh</td>
<td><tt>0x00001000</tt></td>
<td>Fetch Peripheral Error
</td>
</tr>
<tr>
<td>FME</td>
<td>1</td>
<td>14 - 14</td>
<td>rwh</td>
<td><tt>0x00004000</tt></td>
<td>Fetch MSIST Error
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00005007</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00005007</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00005007</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PCON1">&nbsp;</a>
<h3>PCON1</h3>
<h3>"Program Control 1"</h3>

<table>
<tr><td>Address</td><td><tt>PCON1_ADDR = 0xF7E19204</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PCON1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PCON1_t">PCON1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PCON1.bits</b>&nbsp;&quot;Program Control 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PCON1_MASK = <tt>0x00000003</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PCON1_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PCON1_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PCINV</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Initiate Program Cache Invalidation</td></tr>
</table>
</td>
</tr>
<tr>
<td>PBINV</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No Effect</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Buffer Invalidate</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000003</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PCON2">&nbsp;</a>
<h3>PCON2</h3>
<h3>"Program Control 2"</h3>

<table>
<tr><td>Address</td><td><tt>PCON2_ADDR = 0xF7E19208</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PCON2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00200010</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PCON2_t">PCON2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PCON2.bits</b>&nbsp;&quot;Program Control 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PCON2_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PCON2_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PCON2_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PCACHE_SZE</td>
<td>16</td>
<td>0 - 15</td>
<td>r</td>
<td><tt>0x0000ffff</tt></td>
<td>
</td>
</tr>
<tr>
<td>PSCRATCH_SZE</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PCON0">&nbsp;</a>
<h3>PCON0</h3>
<h3>"Program Control 0"</h3>

<table>
<tr><td>Address</td><td><tt>PCON0_ADDR = 0xF7E1920C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PCON0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000002</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PCON0_t">PCON0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PCON0.bits</b>&nbsp;&quot;Program Control 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PCON0_MASK = <tt>0x00000002</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PCON0_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PCON0_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PCBYP</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Cache enabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Cache bypass (disabled)</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000002</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000002</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PIEAR">&nbsp;</a>
<h3>PIEAR</h3>
<h3>"Program Integrity Error Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>PIEAR_ADDR = 0xF7E19210</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PIEAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PIEAR_t">PIEAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PIEAR.bits</b>&nbsp;&quot;Program Integrity Error Address Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PIEAR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PIEAR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PIEAR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TA</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Transaction Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PIETR">&nbsp;</a>
<h3>PIETR</h3>
<h3>"Program Integrity Error Trap Register"</h3>

<table>
<tr><td>Address</td><td><tt>PIETR_ADDR = 0xF7E19214</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PIETR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PIETR_t">PIETR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PIETR.bits</b>&nbsp;&quot;Program Integrity Error Trap Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PIETR_MASK = <tt>0x00000dff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PIETR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PIETR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>IED</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Integrity Error Detected
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No program integrity error condition occurred.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Program integrity error condition detected. PIETR and PIEAR contents valid, further PIETR and PIEAR updates disabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IE_T</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Integrity Error - Tag Memory
</td>
</tr>
<tr>
<td>IE_C</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Integrity Error - Cache Memory
</td>
</tr>
<tr>
<td>IE_S</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Integrity Error - Scratchpad Memory
</td>
</tr>
<tr>
<td>IE_B</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Integrity Error - Bus Access
</td>
</tr>
<tr>
<td>E_INFO</td>
<td>4</td>
<td>5 - 8</td>
<td>rh</td>
<td><tt>0x000001e0</tt></td>
<td>Error Information
</td>
</tr>
<tr>
<td>IE_ADDR</td>
<td>1</td>
<td>10 - 10</td>
<td>r</td>
<td><tt>0x00000400</tt></td>
<td>Integrity Error - Address Error Detected
</td>
</tr>
<tr>
<td>IE_DUAL</td>
<td>1</td>
<td>11 - 11</td>
<td>r</td>
<td><tt>0x00000800</tt></td>
<td>Integrity Error - Dual Error Detected
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000dff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000001</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CCPIER">&nbsp;</a>
<h3>CCPIER</h3>
<h3>"Count of Corrected Program Integrity Errors Register"</h3>

<table>
<tr><td>Address</td><td><tt>CCPIER_ADDR = 0xF7E19218</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CCPIER_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CCPIER_t">CCPIER_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CCPIER.bits</b>&nbsp;&quot;Count of Corrected Program Integrity Errors Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CCPIER_MASK = <tt>0x0000ffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CCPIER_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CCPIER_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CCPIE_U</td>
<td>8</td>
<td>0 - 7</td>
<td>rwh</td>
<td><tt>0x000000ff</tt></td>
<td>Count of Corrected Unresolved Program Integrity Errors.
</td>
</tr>
<tr>
<td>CCPIE_R</td>
<td>8</td>
<td>8 - 15</td>
<td>rwh</td>
<td><tt>0x0000ff00</tt></td>
<td>Count of Corrected Resolved Program Integrity Errors.
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000ffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="COMPAT">&nbsp;</a>
<h3>COMPAT</h3>
<h3>"Compatibility Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>COMPAT_ADDR = 0xF7E19400</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>COMPAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#COMPAT_t">COMPAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>COMPAT.bits</b>&nbsp;&quot;Compatibility Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>COMPAT_MASK = <tt>0x0000001c</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>COMPAT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>COMPAT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PROT</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Range Table to set mapping
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TC1.6 Behavior - Flexible mapping enabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Tc1.3.1 Behavior - Fixed mapping.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Rounding mode compatibility
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>TC1.6 Behavior -PSW.RM not restored by RET.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>TC1.3.1 Behavior - PSW.RM restored by RET</td></tr>
</table>
</td>
</tr>
<tr>
<td>INT</td>
<td>1</td>
<td>4 - 4</td>
<td>r</td>
<td><tt>0x00000010</tt></td>
<td>Interrupt Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Safe interrupt Operation, Software Acknowledge</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Standard Interrupt Operation, Hardware Acknowledge</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x0000001c</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x0000000c</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_CON">&nbsp;</a>
<h3>FPU_TRAP_CON</h3>
<h3>"Trap Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_CON_ADDR = 0xF7E1A000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_CON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_CON_t">FPU_TRAP_CON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>FPU_TRAP_CON.bits</b>&nbsp;&quot;Trap Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>FPU_TRAP_CON_MASK = <tt>0x7c7c0303</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>FPU_TRAP_CON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>FPU_TRAP_CON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TST</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Trap Status
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No instruction captured. The next enabled exception will cause the exceptional instruction to be captured.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction captured. No further enabled exceptions will be captured until TST is cleared.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TCL</td>
<td>1</td>
<td>1 - 1</td>
<td>w</td>
<td><tt>0x00000002</tt></td>
<td>Trap Clear
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No effect.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Clears the trapped instruction (TST will be negated).</td></tr>
</table>
</td>
</tr>
<tr>
<td>RM</td>
<td>2</td>
<td>8 - 9</td>
<td>rh</td>
<td><tt>0x00000300</tt></td>
<td>Captured Rounding Mode
</td>
</tr>
<tr>
<td>FXE</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>FX Trap Enable
</td>
</tr>
<tr>
<td>FUE</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>FU Trap Enable
</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>FZ Trap Enable
</td>
</tr>
<tr>
<td>FVE</td>
<td>1</td>
<td>21 - 21</td>
<td>rw</td>
<td><tt>0x00200000</tt></td>
<td>FV Trap Enable
</td>
</tr>
<tr>
<td>FIE</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>FI Trap Enable
</td>
</tr>
<tr>
<td>FX</td>
<td>1</td>
<td>26 - 26</td>
<td>rh</td>
<td><tt>0x04000000</tt></td>
<td>Captured FX
</td>
</tr>
<tr>
<td>FU</td>
<td>1</td>
<td>27 - 27</td>
<td>rh</td>
<td><tt>0x08000000</tt></td>
<td>Captured FU
</td>
</tr>
<tr>
<td>FZ</td>
<td>1</td>
<td>28 - 28</td>
<td>rh</td>
<td><tt>0x10000000</tt></td>
<td>Captured FZ
</td>
</tr>
<tr>
<td>FV</td>
<td>1</td>
<td>29 - 29</td>
<td>rh</td>
<td><tt>0x20000000</tt></td>
<td>Captured FV
</td>
</tr>
<tr>
<td>FI</td>
<td>1</td>
<td>30 - 30</td>
<td>rh</td>
<td><tt>0x40000000</tt></td>
<td>Captured FI
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x7c7c0301</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x007c0002</tt></td></tr>
<tr><td>volatile</td><td><tt>0x7c000301</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_PC">&nbsp;</a>
<h3>FPU_TRAP_PC</h3>
<h3>"Trapping Instruction Program Counter Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_PC_ADDR = 0xF7E1A004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_PC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_PC_t">FPU_TRAP_PC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>FPU_TRAP_PC.bits</b>&nbsp;&quot;Trapping Instruction Program Counter Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>FPU_TRAP_PC_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>FPU_TRAP_PC_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>FPU_TRAP_PC_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PC</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Captured Program Counter
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_OPC">&nbsp;</a>
<h3>FPU_TRAP_OPC</h3>
<h3>"Trapping Instruction Opcode Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_OPC_ADDR = 0xF7E1A008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_OPC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_OPC_t">FPU_TRAP_OPC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>FPU_TRAP_OPC.bits</b>&nbsp;&quot;Trapping Instruction Opcode Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>FPU_TRAP_OPC_MASK = <tt>0x000f01ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>FPU_TRAP_OPC_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>FPU_TRAP_OPC_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>OPC</td>
<td>8</td>
<td>0 - 7</td>
<td>rh</td>
<td><tt>0x000000ff</tt></td>
<td>Captured Opcode
</td>
</tr>
<tr>
<td>FMT</td>
<td>1</td>
<td>8 - 8</td>
<td>rh</td>
<td><tt>0x00000100</tt></td>
<td>Captured Instruction Format
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>RRR</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>RR</td></tr>
</table>
</td>
</tr>
<tr>
<td>DREG</td>
<td>4</td>
<td>16 - 19</td>
<td>rh</td>
<td><tt>0x000f0000</tt></td>
<td>Captured Destination Register
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data general purpose register 0.</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>F</td><td>&nbsp;</td><td>Data general purpose register 15.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000f01ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000f01ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_SRC1">&nbsp;</a>
<h3>FPU_TRAP_SRC1</h3>
<h3>"Trapping Instruction Operand Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_SRC1_ADDR = 0xF7E1A010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>FPU_TRAP_SRC1.bits</b>&nbsp;&quot;Trapping Instruction Operand Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>FPU_TRAP_SRCm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>FPU_TRAP_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>FPU_TRAP_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRCn</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Captured SRC1 Operand
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_SRC2">&nbsp;</a>
<h3>FPU_TRAP_SRC2</h3>
<h3>"Trapping Instruction Operand Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_SRC2_ADDR = 0xF7E1A014</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>FPU_TRAP_SRC2.bits</b>&nbsp;&quot;Trapping Instruction Operand Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>FPU_TRAP_SRCm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>FPU_TRAP_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>FPU_TRAP_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRCn</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Captured SRC1 Operand
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_SRC3">&nbsp;</a>
<h3>FPU_TRAP_SRC3</h3>
<h3>"Trapping Instruction Operand Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_SRC3_ADDR = 0xF7E1A018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>FPU_TRAP_SRC3.bits</b>&nbsp;&quot;Trapping Instruction Operand Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>FPU_TRAP_SRCm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>FPU_TRAP_SRCm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>FPU_TRAP_SRCm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>SRCn</td>
<td>32</td>
<td>0 - 31</td>
<td>rh</td>
<td><tt>0xffffffff</tt></td>
<td>Captured SRC1 Operand
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_ID">&nbsp;</a>
<h3>FPU_ID</h3>
<h3>"Trapping Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_ID_ADDR = 0xF7E1A020</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00C2C003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_ID_t">FPU_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>FPU_ID.bits</b>&nbsp;&quot;Trapping Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>FPU_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>FPU_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>FPU_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Module Revision Number
<table class="valdesc">
<tr><td>03</td><td>&nbsp;</td><td>Reset value</td></tr>
</table>
</td>
</tr>
<tr>
<td>MOD_32B</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>32-Bit Module Enable
<table class="valdesc">
<tr><td>C0</td><td>&nbsp;</td><td>A value of C0H in this field indicates a 32-bit module with a 32-bit module ID register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MOD</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Module Identification Number
<table class="valdesc">
<tr><td>00C2</td><td>&nbsp;</td><td>For module identification.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_0L">&nbsp;</a>
<h3>DPR0_0L</h3>
<h3>"Data Segment Protection Register Set 0, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_0L_ADDR = 0xF7E1C000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR0_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_0U">&nbsp;</a>
<h3>DPR0_0U</h3>
<h3>"Data Segment Protection Register Set 0, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_0U_ADDR = 0xF7E1C004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR0_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_0L">&nbsp;</a>
<h3>DPR2_0L</h3>
<h3>"Data Segment Protection Register Set 2, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_0L_ADDR = 0xF7E1C008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR2_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_0U">&nbsp;</a>
<h3>DPR2_0U</h3>
<h3>"Data Segment Protection Register Set 2, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_0U_ADDR = 0xF7E1C00C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR2_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR4_0L">&nbsp;</a>
<h3>DPR4_0L</h3>
<h3>"Data Segment Protection Register Set 4, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR4_0L_ADDR = 0xF7E1C010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR4_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 4, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR4_0U">&nbsp;</a>
<h3>DPR4_0U</h3>
<h3>"Data Segment Protection Register Set 4, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR4_0U_ADDR = 0xF7E1C014</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR4_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 4, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR6_0L">&nbsp;</a>
<h3>DPR6_0L</h3>
<h3>"Data Segment Protection Register Set 6, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR6_0L_ADDR = 0xF7E1C018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR6_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 6, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR6_0U">&nbsp;</a>
<h3>DPR6_0U</h3>
<h3>"Data Segment Protection Register Set 6, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR6_0U_ADDR = 0xF7E1C01C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR6_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 6, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_1L">&nbsp;</a>
<h3>DPR0_1L</h3>
<h3>"Data Segment Protection Register Set 0, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_1L_ADDR = 0xF7E1C400</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR0_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_1U">&nbsp;</a>
<h3>DPR0_1U</h3>
<h3>"Data Segment Protection Register Set 0, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_1U_ADDR = 0xF7E1C404</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR0_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_1L">&nbsp;</a>
<h3>DPR2_1L</h3>
<h3>"Data Segment Protection Register Set 2, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_1L_ADDR = 0xF7E1C408</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR2_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_1U">&nbsp;</a>
<h3>DPR2_1U</h3>
<h3>"Data Segment Protection Register Set 2, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_1U_ADDR = 0xF7E1C40C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR2_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR4_1L">&nbsp;</a>
<h3>DPR4_1L</h3>
<h3>"Data Segment Protection Register Set 4, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR4_1L_ADDR = 0xF7E1C410</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR4_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 4, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR4_1U">&nbsp;</a>
<h3>DPR4_1U</h3>
<h3>"Data Segment Protection Register Set 4, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR4_1U_ADDR = 0xF7E1C414</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR4_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 4, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR6_1L">&nbsp;</a>
<h3>DPR6_1L</h3>
<h3>"Data Segment Protection Register Set 6, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR6_1L_ADDR = 0xF7E1C418</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR6_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 6, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR6_1U">&nbsp;</a>
<h3>DPR6_1U</h3>
<h3>"Data Segment Protection Register Set 6, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR6_1U_ADDR = 0xF7E1C41C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR6_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 6, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_0L">&nbsp;</a>
<h3>DPR1_0L</h3>
<h3>"Data Segment Protection Register Set 1, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_0L_ADDR = 0xF7E1C800</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR1_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_0U">&nbsp;</a>
<h3>DPR1_0U</h3>
<h3>"Data Segment Protection Register Set 1, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_0U_ADDR = 0xF7E1C804</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR1_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_0L">&nbsp;</a>
<h3>DPR3_0L</h3>
<h3>"Data Segment Protection Register Set 3, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_0L_ADDR = 0xF7E1C808</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR3_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_0U">&nbsp;</a>
<h3>DPR3_0U</h3>
<h3>"Data Segment Protection Register Set 3, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_0U_ADDR = 0xF7E1C80C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR3_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR5_0L">&nbsp;</a>
<h3>DPR5_0L</h3>
<h3>"Data Segment Protection Register Set 5, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR5_0L_ADDR = 0xF7E1C810</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR5_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 5, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR5_0U">&nbsp;</a>
<h3>DPR5_0U</h3>
<h3>"Data Segment Protection Register Set 5, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR5_0U_ADDR = 0xF7E1C814</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR5_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 5, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR7_0L">&nbsp;</a>
<h3>DPR7_0L</h3>
<h3>"Data Segment Protection Register Set 7, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR7_0L_ADDR = 0xF7E1C818</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR7_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 7, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR7_0U">&nbsp;</a>
<h3>DPR7_0U</h3>
<h3>"Data Segment Protection Register Set 7, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR7_0U_ADDR = 0xF7E1C81C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR7_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 7, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_1L">&nbsp;</a>
<h3>DPR1_1L</h3>
<h3>"Data Segment Protection Register Set 1, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_1L_ADDR = 0xF7E1CC00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR1_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_1U">&nbsp;</a>
<h3>DPR1_1U</h3>
<h3>"Data Segment Protection Register Set 1, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_1U_ADDR = 0xF7E1CC04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR1_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_1L">&nbsp;</a>
<h3>DPR3_1L</h3>
<h3>"Data Segment Protection Register Set 3, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_1L_ADDR = 0xF7E1CC08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR3_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_1U">&nbsp;</a>
<h3>DPR3_1U</h3>
<h3>"Data Segment Protection Register Set 3, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_1U_ADDR = 0xF7E1CC0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR3_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR5_1L">&nbsp;</a>
<h3>DPR5_1L</h3>
<h3>"Data Segment Protection Register Set 5, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR5_1L_ADDR = 0xF7E1CC10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR5_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 5, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR5_1U">&nbsp;</a>
<h3>DPR5_1U</h3>
<h3>"Data Segment Protection Register Set 5, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR5_1U_ADDR = 0xF7E1CC14</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR5_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 5, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR7_1L">&nbsp;</a>
<h3>DPR7_1L</h3>
<h3>"Data Segment Protection Register Set 7, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR7_1L_ADDR = 0xF7E1CC18</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR7_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 7, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR7_1U">&nbsp;</a>
<h3>DPR7_1U</h3>
<h3>"Data Segment Protection Register Set 7, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>DPR7_1U_ADDR = 0xF7E1CC1C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPR7_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 7, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR0_0L">&nbsp;</a>
<h3>CPR0_0L</h3>
<h3>"Code Segment Protection Register Set 0, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR0_0L_ADDR = 0xF7E1D000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR0_0L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 0, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR0_0U">&nbsp;</a>
<h3>CPR0_0U</h3>
<h3>"Code Segment Protection Register Set 0, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR0_0U_ADDR = 0xF7E1D004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR0_0U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 0, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR2_0L">&nbsp;</a>
<h3>CPR2_0L</h3>
<h3>"Code Segment Protection Register Set 2, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR2_0L_ADDR = 0xF7E1D008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR2_0L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 2, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR2_0U">&nbsp;</a>
<h3>CPR2_0U</h3>
<h3>"Code Segment Protection Register Set 2, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR2_0U_ADDR = 0xF7E1D00C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR2_0U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 2, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR0_1L">&nbsp;</a>
<h3>CPR0_1L</h3>
<h3>"Code Segment Protection Register Set 0, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR0_1L_ADDR = 0xF7E1D400</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR0_1L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 0, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR0_1U">&nbsp;</a>
<h3>CPR0_1U</h3>
<h3>"Code Segment Protection Register Set 0, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR0_1U_ADDR = 0xF7E1D404</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR0_1U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 0, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR2_1L">&nbsp;</a>
<h3>CPR2_1L</h3>
<h3>"Code Segment Protection Register Set 2, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR2_1L_ADDR = 0xF7E1D408</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR2_1L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 2, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR2_1U">&nbsp;</a>
<h3>CPR2_1U</h3>
<h3>"Code Segment Protection Register Set 2, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR2_1U_ADDR = 0xF7E1D40C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR2_1U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 2, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR1_0L">&nbsp;</a>
<h3>CPR1_0L</h3>
<h3>"Code Segment Protection Register Set 1, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR1_0L_ADDR = 0xF7E1D800</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR1_0L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 1, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR1_0U">&nbsp;</a>
<h3>CPR1_0U</h3>
<h3>"Code Segment Protection Register Set 1, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR1_0U_ADDR = 0xF7E1D804</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR1_0U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 1, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR3_0L">&nbsp;</a>
<h3>CPR3_0L</h3>
<h3>"Code Segment Protection Register Set 3, Range 0, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR3_0L_ADDR = 0xF7E1D808</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR3_0L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 3, Range 0, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR3_0U">&nbsp;</a>
<h3>CPR3_0U</h3>
<h3>"Code Segment Protection Register Set 3, Range 0, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR3_0U_ADDR = 0xF7E1D80C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR3_0U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 3, Range 0, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR1_1L">&nbsp;</a>
<h3>CPR1_1L</h3>
<h3>"Code Segment Protection Register Set 1, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR1_1L_ADDR = 0xF7E1DC00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR1_1L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 1, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR1_1U">&nbsp;</a>
<h3>CPR1_1U</h3>
<h3>"Code Segment Protection Register Set 1, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR1_1U_ADDR = 0xF7E1DC04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR1_1U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 1, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR3_1L">&nbsp;</a>
<h3>CPR3_1L</h3>
<h3>"Code Segment Protection Register Set 3, Range 1, Lower Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR3_1L_ADDR = 0xF7E1DC08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR3_1L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 3, Range 1, Lower Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mL_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR3_1U">&nbsp;</a>
<h3>CPR3_1U</h3>
<h3>"Code Segment Protection Register Set 3, Range 1, Upper Bound"</h3>

<table>
<tr><td>Address</td><td><tt>CPR3_1U_ADDR = 0xF7E1DC0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPR3_1U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 3, Range 1, Upper Bound&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPRn_mU_MASK = <tt>0xfffffff8</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPRn_mU_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>29</td>
<td>3 - 31</td>
<td>rw</td>
<td><tt>0xfffffff8</tt></td>
<td>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffff8</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffff8</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPS0">&nbsp;</a>
<h3>DPS0</h3>
<h3>"Data Protection Set Configuration Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>DPS0_ADDR = 0xF7E1E000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPSn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPSn_t">DPSn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPS0.bits</b>&nbsp;&quot;Data Protection Set Configuration Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPSn_MASK = <tt>0xdddddddd</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPSn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPSn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE0</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE1</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE1</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE2</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE2</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE3</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE3</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS4</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE4</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE4</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS5</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE5</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE5</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS6</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE6</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE6</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS7</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE7</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE7</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xdddddddd</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xdddddddd</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPS1">&nbsp;</a>
<h3>DPS1</h3>
<h3>"Data Protection Set Configuration Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>DPS1_ADDR = 0xF7E1E080</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPSn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPSn_t">DPSn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPS1.bits</b>&nbsp;&quot;Data Protection Set Configuration Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPSn_MASK = <tt>0xdddddddd</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPSn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPSn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE0</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE1</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE1</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE2</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE2</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE3</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE3</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS4</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE4</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE4</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS5</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE5</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE5</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS6</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE6</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE6</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS7</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE7</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE7</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xdddddddd</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xdddddddd</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPS2">&nbsp;</a>
<h3>DPS2</h3>
<h3>"Data Protection Set Configuration Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>DPS2_ADDR = 0xF7E1E100</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPSn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPSn_t">DPSn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPS2.bits</b>&nbsp;&quot;Data Protection Set Configuration Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPSn_MASK = <tt>0xdddddddd</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPSn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPSn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE0</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE1</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE1</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE2</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE2</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE3</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE3</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS4</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE4</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE4</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS5</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE5</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE5</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS6</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE6</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE6</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS7</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE7</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE7</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xdddddddd</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xdddddddd</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPS3">&nbsp;</a>
<h3>DPS3</h3>
<h3>"Data Protection Set Configuration Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>DPS3_ADDR = 0xF7E1E180</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPSn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPSn_t">DPSn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DPS3.bits</b>&nbsp;&quot;Data Protection Set Configuration Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DPSn_MASK = <tt>0xdddddddd</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DPSn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DPSn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE0</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE1</td>
<td>1</td>
<td>6 - 6</td>
<td>rw</td>
<td><tt>0x00000040</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE1</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE2</td>
<td>1</td>
<td>10 - 10</td>
<td>rw</td>
<td><tt>0x00000400</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE2</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE3</td>
<td>1</td>
<td>14 - 14</td>
<td>rw</td>
<td><tt>0x00004000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE3</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS4</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE4</td>
<td>1</td>
<td>18 - 18</td>
<td>rw</td>
<td><tt>0x00040000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE4</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS5</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE5</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE5</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS6</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE6</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE6</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS7</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Range Select
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>DPRx_0 selected</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>DPRx_1 selected</td></tr>
</table>
</td>
</tr>
<tr>
<td>RE7</td>
<td>1</td>
<td>30 - 30</td>
<td>rw</td>
<td><tt>0x40000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data read accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data read accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE7</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Data write accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Data write accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xdddddddd</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xdddddddd</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPS0">&nbsp;</a>
<h3>CPS0</h3>
<h3>"Code Protection Set Configuration Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>CPS0_ADDR = 0xF7E1E200</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPSn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPSn_t">CPSn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPS0.bits</b>&nbsp;&quot;Code Protection Set Configuration Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPSn_MASK = <tt>0x99999999</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPSn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPSn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE1</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE2</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE3</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS4</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE4</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS5</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE5</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS6</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE6</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS7</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE7</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x99999999</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x99999999</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPS1">&nbsp;</a>
<h3>CPS1</h3>
<h3>"Code Protection Set Configuration Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>CPS1_ADDR = 0xF7E1E280</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPSn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPSn_t">CPSn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPS1.bits</b>&nbsp;&quot;Code Protection Set Configuration Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPSn_MASK = <tt>0x99999999</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPSn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPSn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE1</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE2</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE3</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS4</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE4</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS5</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE5</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS6</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE6</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS7</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE7</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x99999999</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x99999999</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPS2">&nbsp;</a>
<h3>CPS2</h3>
<h3>"Code Protection Set Configuration Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>CPS2_ADDR = 0xF7E1E300</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPSn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPSn_t">CPSn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPS2.bits</b>&nbsp;&quot;Code Protection Set Configuration Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPSn_MASK = <tt>0x99999999</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPSn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPSn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE1</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE2</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE3</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS4</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE4</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS5</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE5</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS6</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE6</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS7</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE7</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x99999999</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x99999999</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPS3">&nbsp;</a>
<h3>CPS3</h3>
<h3>"Code Protection Set Configuration Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>CPS3_ADDR = 0xF7E1E380</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPSn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPSn_t">CPSn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPS3.bits</b>&nbsp;&quot;Code Protection Set Configuration Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPSn_MASK = <tt>0x99999999</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPSn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPSn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE1</td>
<td>1</td>
<td>7 - 7</td>
<td>rw</td>
<td><tt>0x00000080</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>8 - 8</td>
<td>rw</td>
<td><tt>0x00000100</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE2</td>
<td>1</td>
<td>11 - 11</td>
<td>rw</td>
<td><tt>0x00000800</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE3</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS4</td>
<td>1</td>
<td>16 - 16</td>
<td>rw</td>
<td><tt>0x00010000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE4</td>
<td>1</td>
<td>19 - 19</td>
<td>rw</td>
<td><tt>0x00080000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS5</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE5</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS6</td>
<td>1</td>
<td>24 - 24</td>
<td>rw</td>
<td><tt>0x01000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE6</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>
<tr>
<td>RS7</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>CPRx_0 selected.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CPRx_1 selected.</td></tr>
</table>
</td>
</tr>
<tr>
<td>XE7</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range not permitted.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Instruction fetch accesses to associated address range permitted.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x99999999</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x99999999</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TPS_CON">&nbsp;</a>
<h3>TPS_CON</h3>
<h3>"Temporal Protection System Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>TPS_CON_ADDR = 0xF7E1E400</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TPS_CON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TPS_CON_t">TPS_CON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TPS_CON.bits</b>&nbsp;&quot;Temporal Protection System Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TPS_CON_MASK = <tt>0x00010003</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TPS_CON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TPS_CON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>TEXP0</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Timer0 Expired flag
</td>
</tr>
<tr>
<td>TEXP1</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Timer1 Expired flag
</td>
</tr>
<tr>
<td>TTRAP</td>
<td>1</td>
<td>16 - 16</td>
<td>rh</td>
<td><tt>0x00010000</tt></td>
<td>Temporal Protection Trap
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00010003</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00010003</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TPS_TIMER0">&nbsp;</a>
<h3>TPS_TIMER0</h3>
<h3>"Temporal Protection System Timer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>TPS_TIMER0_ADDR = 0xF7E1E404</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TPS_TIMERm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TPS_TIMERm_t">TPS_TIMERm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TPS_TIMER0.bits</b>&nbsp;&quot;Temporal Protection System Timer Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TPS_TIMERm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TPS_TIMERm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TPS_TIMERm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>Timer</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Temporal Protection Timer
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TPS_TIMER1">&nbsp;</a>
<h3>TPS_TIMER1</h3>
<h3>"Temporal Protection System Timer Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>TPS_TIMER1_ADDR = 0xF7E1E408</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TPS_TIMERm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TPS_TIMERm_t">TPS_TIMERm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TPS_TIMER1.bits</b>&nbsp;&quot;Temporal Protection System Timer Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TPS_TIMERm_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TPS_TIMERm_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TPS_TIMERm_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>Timer</td>
<td>32</td>
<td>0 - 31</td>
<td>rwh</td>
<td><tt>0xffffffff</tt></td>
<td>Temporal Protection Timer
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR0EVT">&nbsp;</a>
<h3>TR0EVT</h3>
<h3>"Trigger Event 0"</h3>

<table>
<tr><td>Address</td><td><tt>TR0EVT_ADDR = 0xF7E1F000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR0EVT.bits</b>&nbsp;&quot;Trigger Event 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnEVT_MASK = <tt>0x181fb0ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Code only triggers Break After Make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Code only triggers Break Before Make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TYP</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Input Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PC</td></tr>
</table>
</td>
</tr>
<tr>
<td>RNG</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Compare Type
<table class="valdesc">
<tr><td>1</td><td>&nbsp;</td><td>Range</td></tr>
<tr><td>0</td><td>&nbsp;</td><td>Equality</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable ASI Comparison
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ASI comparison performed. Debug Trigger is valid for all processes.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable ASI comparison. Debug Events are only triggered when the current process ASI matches TRnEVT.ASI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Space Identifier
</td>
</tr>
<tr>
<td>AST</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Store
</td>
</tr>
<tr>
<td>ALD</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Load
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x181fb0ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x181fb0ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR0ADR">&nbsp;</a>
<h3>TR0ADR</h3>
<h3>"Trigger Address 0"</h3>

<table>
<tr><td>Address</td><td><tt>TR0ADR_ADDR = 0xF7E1F004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnADR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR0ADR.bits</b>&nbsp;&quot;Trigger Address 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnADR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Comparison Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR1EVT">&nbsp;</a>
<h3>TR1EVT</h3>
<h3>"Trigger Event 1"</h3>

<table>
<tr><td>Address</td><td><tt>TR1EVT_ADDR = 0xF7E1F008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR1EVT.bits</b>&nbsp;&quot;Trigger Event 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnEVT_MASK = <tt>0x181fb0ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Code only triggers Break After Make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Code only triggers Break Before Make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TYP</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Input Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PC</td></tr>
</table>
</td>
</tr>
<tr>
<td>RNG</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Compare Type
<table class="valdesc">
<tr><td>1</td><td>&nbsp;</td><td>Range</td></tr>
<tr><td>0</td><td>&nbsp;</td><td>Equality</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable ASI Comparison
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ASI comparison performed. Debug Trigger is valid for all processes.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable ASI comparison. Debug Events are only triggered when the current process ASI matches TRnEVT.ASI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Space Identifier
</td>
</tr>
<tr>
<td>AST</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Store
</td>
</tr>
<tr>
<td>ALD</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Load
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x181fb0ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x181fb0ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR1ADR">&nbsp;</a>
<h3>TR1ADR</h3>
<h3>"Trigger Address 1"</h3>

<table>
<tr><td>Address</td><td><tt>TR1ADR_ADDR = 0xF7E1F00C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnADR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR1ADR.bits</b>&nbsp;&quot;Trigger Address 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnADR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Comparison Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR2EVT">&nbsp;</a>
<h3>TR2EVT</h3>
<h3>"Trigger Event 2"</h3>

<table>
<tr><td>Address</td><td><tt>TR2EVT_ADDR = 0xF7E1F010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR2EVT.bits</b>&nbsp;&quot;Trigger Event 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnEVT_MASK = <tt>0x181fb0ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Code only triggers Break After Make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Code only triggers Break Before Make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TYP</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Input Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PC</td></tr>
</table>
</td>
</tr>
<tr>
<td>RNG</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Compare Type
<table class="valdesc">
<tr><td>1</td><td>&nbsp;</td><td>Range</td></tr>
<tr><td>0</td><td>&nbsp;</td><td>Equality</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable ASI Comparison
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ASI comparison performed. Debug Trigger is valid for all processes.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable ASI comparison. Debug Events are only triggered when the current process ASI matches TRnEVT.ASI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Space Identifier
</td>
</tr>
<tr>
<td>AST</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Store
</td>
</tr>
<tr>
<td>ALD</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Load
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x181fb0ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x181fb0ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR2ADR">&nbsp;</a>
<h3>TR2ADR</h3>
<h3>"Trigger Address 2"</h3>

<table>
<tr><td>Address</td><td><tt>TR2ADR_ADDR = 0xF7E1F014</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnADR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR2ADR.bits</b>&nbsp;&quot;Trigger Address 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnADR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Comparison Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR3EVT">&nbsp;</a>
<h3>TR3EVT</h3>
<h3>"Trigger Event 3"</h3>

<table>
<tr><td>Address</td><td><tt>TR3EVT_ADDR = 0xF7E1F018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR3EVT.bits</b>&nbsp;&quot;Trigger Event 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnEVT_MASK = <tt>0x181fb0ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Code only triggers Break After Make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Code only triggers Break Before Make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TYP</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Input Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PC</td></tr>
</table>
</td>
</tr>
<tr>
<td>RNG</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Compare Type
<table class="valdesc">
<tr><td>1</td><td>&nbsp;</td><td>Range</td></tr>
<tr><td>0</td><td>&nbsp;</td><td>Equality</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable ASI Comparison
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ASI comparison performed. Debug Trigger is valid for all processes.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable ASI comparison. Debug Events are only triggered when the current process ASI matches TRnEVT.ASI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Space Identifier
</td>
</tr>
<tr>
<td>AST</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Store
</td>
</tr>
<tr>
<td>ALD</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Load
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x181fb0ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x181fb0ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR3ADR">&nbsp;</a>
<h3>TR3ADR</h3>
<h3>"Trigger Address 3"</h3>

<table>
<tr><td>Address</td><td><tt>TR3ADR_ADDR = 0xF7E1F01C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnADR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR3ADR.bits</b>&nbsp;&quot;Trigger Address 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnADR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Comparison Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR4EVT">&nbsp;</a>
<h3>TR4EVT</h3>
<h3>"Trigger Event 4"</h3>

<table>
<tr><td>Address</td><td><tt>TR4EVT_ADDR = 0xF7E1F020</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR4EVT.bits</b>&nbsp;&quot;Trigger Event 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnEVT_MASK = <tt>0x181fb0ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Code only triggers Break After Make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Code only triggers Break Before Make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TYP</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Input Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PC</td></tr>
</table>
</td>
</tr>
<tr>
<td>RNG</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Compare Type
<table class="valdesc">
<tr><td>1</td><td>&nbsp;</td><td>Range</td></tr>
<tr><td>0</td><td>&nbsp;</td><td>Equality</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable ASI Comparison
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ASI comparison performed. Debug Trigger is valid for all processes.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable ASI comparison. Debug Events are only triggered when the current process ASI matches TRnEVT.ASI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Space Identifier
</td>
</tr>
<tr>
<td>AST</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Store
</td>
</tr>
<tr>
<td>ALD</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Load
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x181fb0ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x181fb0ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR4ADR">&nbsp;</a>
<h3>TR4ADR</h3>
<h3>"Trigger Address 4"</h3>

<table>
<tr><td>Address</td><td><tt>TR4ADR_ADDR = 0xF7E1F024</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnADR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR4ADR.bits</b>&nbsp;&quot;Trigger Address 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnADR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Comparison Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR5EVT">&nbsp;</a>
<h3>TR5EVT</h3>
<h3>"Trigger Event 5"</h3>

<table>
<tr><td>Address</td><td><tt>TR5EVT_ADDR = 0xF7E1F028</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR5EVT.bits</b>&nbsp;&quot;Trigger Event 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnEVT_MASK = <tt>0x181fb0ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Code only triggers Break After Make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Code only triggers Break Before Make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TYP</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Input Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PC</td></tr>
</table>
</td>
</tr>
<tr>
<td>RNG</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Compare Type
<table class="valdesc">
<tr><td>1</td><td>&nbsp;</td><td>Range</td></tr>
<tr><td>0</td><td>&nbsp;</td><td>Equality</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable ASI Comparison
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ASI comparison performed. Debug Trigger is valid for all processes.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable ASI comparison. Debug Events are only triggered when the current process ASI matches TRnEVT.ASI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Space Identifier
</td>
</tr>
<tr>
<td>AST</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Store
</td>
</tr>
<tr>
<td>ALD</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Load
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x181fb0ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x181fb0ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR5ADR">&nbsp;</a>
<h3>TR5ADR</h3>
<h3>"Trigger Address 5"</h3>

<table>
<tr><td>Address</td><td><tt>TR5ADR_ADDR = 0xF7E1F02C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnADR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR5ADR.bits</b>&nbsp;&quot;Trigger Address 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnADR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Comparison Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR6EVT">&nbsp;</a>
<h3>TR6EVT</h3>
<h3>"Trigger Event 6"</h3>

<table>
<tr><td>Address</td><td><tt>TR6EVT_ADDR = 0xF7E1F030</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR6EVT.bits</b>&nbsp;&quot;Trigger Event 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnEVT_MASK = <tt>0x181fb0ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Code only triggers Break After Make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Code only triggers Break Before Make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TYP</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Input Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PC</td></tr>
</table>
</td>
</tr>
<tr>
<td>RNG</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Compare Type
<table class="valdesc">
<tr><td>1</td><td>&nbsp;</td><td>Range</td></tr>
<tr><td>0</td><td>&nbsp;</td><td>Equality</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable ASI Comparison
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ASI comparison performed. Debug Trigger is valid for all processes.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable ASI comparison. Debug Events are only triggered when the current process ASI matches TRnEVT.ASI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Space Identifier
</td>
</tr>
<tr>
<td>AST</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Store
</td>
</tr>
<tr>
<td>ALD</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Load
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x181fb0ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x181fb0ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR6ADR">&nbsp;</a>
<h3>TR6ADR</h3>
<h3>"Trigger Address 6"</h3>

<table>
<tr><td>Address</td><td><tt>TR6ADR_ADDR = 0xF7E1F034</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnADR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR6ADR.bits</b>&nbsp;&quot;Trigger Address 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnADR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Comparison Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR7EVT">&nbsp;</a>
<h3>TR7EVT</h3>
<h3>"Trigger Event 7"</h3>

<table>
<tr><td>Address</td><td><tt>TR7EVT_ADDR = 0xF7E1F038</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR7EVT.bits</b>&nbsp;&quot;Trigger Event 7&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnEVT_MASK = <tt>0x181fb0ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Code only triggers Break After Make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Code only triggers Break Before Make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>
<tr>
<td>TYP</td>
<td>1</td>
<td>12 - 12</td>
<td>rw</td>
<td><tt>0x00001000</tt></td>
<td>Input Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Address</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>PC</td></tr>
</table>
</td>
</tr>
<tr>
<td>RNG</td>
<td>1</td>
<td>13 - 13</td>
<td>rw</td>
<td><tt>0x00002000</tt></td>
<td>Compare Type
<table class="valdesc">
<tr><td>1</td><td>&nbsp;</td><td>Range</td></tr>
<tr><td>0</td><td>&nbsp;</td><td>Equality</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>rw</td>
<td><tt>0x00008000</tt></td>
<td>Enable ASI Comparison
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No ASI comparison performed. Debug Trigger is valid for all processes.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable ASI comparison. Debug Events are only triggered when the current process ASI matches TRnEVT.ASI.</td></tr>
</table>
</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>rw</td>
<td><tt>0x001f0000</tt></td>
<td>Address Space Identifier
</td>
</tr>
<tr>
<td>AST</td>
<td>1</td>
<td>27 - 27</td>
<td>rw</td>
<td><tt>0x08000000</tt></td>
<td>Address Store
</td>
</tr>
<tr>
<td>ALD</td>
<td>1</td>
<td>28 - 28</td>
<td>rw</td>
<td><tt>0x10000000</tt></td>
<td>Address Load
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x181fb0ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x181fb0ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR7ADR">&nbsp;</a>
<h3>TR7ADR</h3>
<h3>"Trigger Address 7"</h3>

<table>
<tr><td>Address</td><td><tt>TR7ADR_ADDR = 0xF7E1F03C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnADR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnADR_t">TRnADR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TR7ADR.bits</b>&nbsp;&quot;Trigger Address 7&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRnADR_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRnADR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Comparison Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CCTRL">&nbsp;</a>
<h3>CCTRL</h3>
<h3>"Counter Control"</h3>

<table>
<tr><td>Address</td><td><tt>CCTRL_ADDR = 0xF7E1FC00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CCTRL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CCTRL_t">CCTRL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CCTRL.bits</b>&nbsp;&quot;Counter Control&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CCTRL_MASK = <tt>0x000007ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CCTRL_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CCTRL_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CM</td>
<td>1</td>
<td>0 - 0</td>
<td>rw</td>
<td><tt>0x00000001</tt></td>
<td>Counter Mode
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Normal Mode.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Task Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CE</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Count Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Disable the counters: CCNT, ICNT, M1CNT, M2CNT, M3CNT.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Enable the counters: CCNT, ICNT, M1CNT, M2CNT, M3CNT.</td></tr>
</table>
</td>
</tr>
<tr>
<td>M1</td>
<td>3</td>
<td>2 - 4</td>
<td>rw</td>
<td><tt>0x0000001c</tt></td>
<td>M1CNT configuration
</td>
</tr>
<tr>
<td>M2</td>
<td>3</td>
<td>5 - 7</td>
<td>rw</td>
<td><tt>0x000000e0</tt></td>
<td>M2CNT configuration
</td>
</tr>
<tr>
<td>M3</td>
<td>3</td>
<td>8 - 10</td>
<td>rw</td>
<td><tt>0x00000700</tt></td>
<td>M3CNT configuration
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000007ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000007ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CCNT">&nbsp;</a>
<h3>CCNT</h3>
<h3>"CPU Clock Cycle Count"</h3>

<table>
<tr><td>Address</td><td><tt>CCNT_ADDR = 0xF7E1FC04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CCNT_t">CCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CCNT.bits</b>&nbsp;&quot;CPU Clock Cycle Count&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CCNT_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CCNT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CCNT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CountValue</td>
<td>31</td>
<td>0 - 30</td>
<td>rw</td>
<td><tt>0x7fffffff</tt></td>
<td>Count Value
</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Sticky Overflow bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ICNT">&nbsp;</a>
<h3>ICNT</h3>
<h3>"Instruction Count"</h3>

<table>
<tr><td>Address</td><td><tt>ICNT_ADDR = 0xF7E1FC08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ICNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/i.html#ICNT_t">ICNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ICNT.bits</b>&nbsp;&quot;Instruction Count&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ICNT_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ICNT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ICNT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CountValue</td>
<td>31</td>
<td>0 - 30</td>
<td>rw</td>
<td><tt>0x7fffffff</tt></td>
<td>Count Value
</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Sticky Overflow bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="M1CNT">&nbsp;</a>
<h3>M1CNT</h3>
<h3>"Multi-Count Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>M1CNT_ADDR = 0xF7E1FC0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MnCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>M1CNT.bits</b>&nbsp;&quot;Multi-Count Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MnCNT_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MnCNT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MnCNT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CountValue</td>
<td>31</td>
<td>0 - 30</td>
<td>rw</td>
<td><tt>0x7fffffff</tt></td>
<td>Count Value
</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Sticky Overflow bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="M2CNT">&nbsp;</a>
<h3>M2CNT</h3>
<h3>"Multi-Count Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>M2CNT_ADDR = 0xF7E1FC10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MnCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>M2CNT.bits</b>&nbsp;&quot;Multi-Count Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MnCNT_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MnCNT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MnCNT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CountValue</td>
<td>31</td>
<td>0 - 30</td>
<td>rw</td>
<td><tt>0x7fffffff</tt></td>
<td>Count Value
</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Sticky Overflow bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="M3CNT">&nbsp;</a>
<h3>M3CNT</h3>
<h3>"Multi-Count Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>M3CNT_ADDR = 0xF7E1FC14</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MnCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>M3CNT.bits</b>&nbsp;&quot;Multi-Count Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>MnCNT_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>MnCNT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>MnCNT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CountValue</td>
<td>31</td>
<td>0 - 30</td>
<td>rw</td>
<td><tt>0x7fffffff</tt></td>
<td>Count Value
</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>rw</td>
<td><tt>0x80000000</tt></td>
<td>Sticky Overflow bit
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DBGSR">&nbsp;</a>
<h3>DBGSR</h3>
<h3>"Debug Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DBGSR_ADDR = 0xF7E1FD00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DBGSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DBGSR_t">DBGSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DBGSR.bits</b>&nbsp;&quot;Debug Status Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DBGSR_MASK = <tt>0x00001fdf</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DBGSR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DBGSR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DE</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Debug Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The CDC is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The CDC is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>HALT</td>
<td>2</td>
<td>1 - 2</td>
<td>rwh</td>
<td><tt>0x00000006</tt></td>
<td>CPU Halt Request / Status Field
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>R: CPU running. W: HALT[0] unchanged.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>R: CPU halted. W: HALT[0] unchanged.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>R: Not Applicable. W: reset HALT[0].</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>R: Not Applicable. W: If DBGSR.DE==1 (The CDC is enabled), set HALT[0]. If DBGSR.DE==0 (The CDC is not enabled), HALT[0] is left unchanged.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SIH</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Suspend-in Halt
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>The Suspend-In signal is negated. The CPU is not in Halt Mode, (except when the Halt mechanism is set following a Debug Event or a write to DBGSR.HALT).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>The Suspend-In signal is asserted. The CPU is in Halt Mode.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>4 - 4</td>
<td>rwh</td>
<td><tt>0x00000010</tt></td>
<td>Current State of the Core Suspend-Out Signal
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Core suspend-out inactive.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Core suspend-out active.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PREVSUSP</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Previous State of Core Suspend-Out Signal
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Previous core suspend-out inactive.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Previous core suspend-out active.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PEVT</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Posted Event
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No posted event.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Posted event.</td></tr>
</table>
</td>
</tr>
<tr>
<td>EVTSRC</td>
<td>5</td>
<td>8 - 12</td>
<td>rh</td>
<td><tt>0x00001f00</tt></td>
<td>Event Source
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>EXEVT.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>CREVT.</td></tr>
<tr><td>2</td><td>&nbsp;</td><td>SWEVT.</td></tr>
<tr><td>...</td><td>&nbsp;</td><td>...</td></tr>
<tr><td>16</td><td>&nbsp;</td><td>16 + n TRnEVT (n = 0, 7).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00001fdf</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000096</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00001fdf</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EXEVT">&nbsp;</a>
<h3>EXEVT</h3>
<h3>"External Event Register"</h3>

<table>
<tr><td>Address</td><td><tt>EXEVT_ADDR = 0xF7E1FD08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EXEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EXEVT_t">EXEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>EXEVT.bits</b>&nbsp;&quot;External Event Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>EXEVT_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>EXEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>EXEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Break after make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Break before make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the Debug Action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CREVT">&nbsp;</a>
<h3>CREVT</h3>
<h3>"Core Register Access Event"</h3>

<table>
<tr><td>Address</td><td><tt>CREVT_ADDR = 0xF7E1FD0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CREVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CREVT_t">CREVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CREVT.bits</b>&nbsp;&quot;Core Register Access Event&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CREVT_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CREVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CREVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Break after make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Break before make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SWEVT">&nbsp;</a>
<h3>SWEVT</h3>
<h3>"Software Debug Event"</h3>

<table>
<tr><td>Address</td><td><tt>SWEVT_ADDR = 0xF7E1FD10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>SWEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SWEVT_t">SWEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SWEVT.bits</b>&nbsp;&quot;Software Debug Event&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SWEVT_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SWEVT_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SWEVT_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>rw</td>
<td><tt>0x00000007</tt></td>
<td>Event Associated
<table class="valdesc">
<tr><td>000</td><td>&nbsp;</td><td>Disabled.</td></tr>
<tr><td>001</td><td>&nbsp;</td><td>Pulse BRKOUT Signal.</td></tr>
<tr><td>010</td><td>&nbsp;</td><td>Halt and pulse BRKOUT Signal.</td></tr>
<tr><td>011</td><td>&nbsp;</td><td>Breakpoint trap and pulse BRKOUT Signal.</td></tr>
<tr><td>100</td><td>&nbsp;</td><td>Breakpoint interrupt 0 and pulse BRKOUT Signal.</td></tr>
<tr><td>101</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 1 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 2 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
<tr><td>111</td><td>&nbsp;</td><td>If implemented, breakpoint interrupt 3 and pulse BRKOUT Signal. If not implemented, None.</td></tr>
</table>
</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>rw</td>
<td><tt>0x00000008</tt></td>
<td>Break Before Make (BBM) or Break After Make (BAM) Selection
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Break after make (BAM).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Break before make (BBM).</td></tr>
</table>
</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>rw</td>
<td><tt>0x00000010</tt></td>
<td>Breakout Disable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>BRKOUT signal asserted according to the action specified in the EVTA field.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>BRKOUT signal not asserted. This takes priority over any assertion generated by the EVTA field.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>rw</td>
<td><tt>0x00000020</tt></td>
<td>CDC Suspend-Out Signal State
</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>rw</td>
<td><tt>0x000000c0</tt></td>
<td>Counter
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No change.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Start the performance counters.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Stop the performance counters.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Toggle the performance counter control (i.e. start it if it is currently stopped, stop it if it is currently running).</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TRIG_ACC">&nbsp;</a>
<h3>TRIG_ACC</h3>
<h3>"Trigger Address x"</h3>

<table>
<tr><td>Address</td><td><tt>TRIG_ACC_ADDR = 0xF7E1FD30</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRIG_ACC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRIG_ACC_t">TRIG_ACC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>TRIG_ACC.bits</b>&nbsp;&quot;Trigger Address x&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>TRIG_ACC_MASK = <tt>0x000000ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>TRIG_ACC_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>TRIG_ACC_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>T0</td>
<td>1</td>
<td>0 - 0</td>
<td>rh</td>
<td><tt>0x00000001</tt></td>
<td>Trigger-0 active since last cleared
</td>
</tr>
<tr>
<td>T1</td>
<td>1</td>
<td>1 - 1</td>
<td>rh</td>
<td><tt>0x00000002</tt></td>
<td>Trigger-1 active since last cleared
</td>
</tr>
<tr>
<td>T2</td>
<td>1</td>
<td>2 - 2</td>
<td>rh</td>
<td><tt>0x00000004</tt></td>
<td>Trigger-2 active since last cleared
</td>
</tr>
<tr>
<td>T3</td>
<td>1</td>
<td>3 - 3</td>
<td>rh</td>
<td><tt>0x00000008</tt></td>
<td>Trigger-3 active since last cleared
</td>
</tr>
<tr>
<td>T4</td>
<td>1</td>
<td>4 - 4</td>
<td>rh</td>
<td><tt>0x00000010</tt></td>
<td>Trigger-4 active since last cleared
</td>
</tr>
<tr>
<td>T5</td>
<td>1</td>
<td>5 - 5</td>
<td>rh</td>
<td><tt>0x00000020</tt></td>
<td>Trigger-5 active since last cleared
</td>
</tr>
<tr>
<td>T6</td>
<td>1</td>
<td>6 - 6</td>
<td>rh</td>
<td><tt>0x00000040</tt></td>
<td>Trigger-6 active since last cleared
</td>
</tr>
<tr>
<td>T7</td>
<td>1</td>
<td>7 - 7</td>
<td>rh</td>
<td><tt>0x00000080</tt></td>
<td>Trigger-7 active since last cleared
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000000ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000000ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMS">&nbsp;</a>
<h3>DMS</h3>
<h3>"Debug Monitor Start Address"</h3>

<table>
<tr><td>Address</td><td><tt>DMS_ADDR = 0xF7E1FD40</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DMS_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xA0000200</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMS_t">DMS_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DMS.bits</b>&nbsp;&quot;Debug Monitor Start Address&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DMS_MASK = <tt>0xfffffffe</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DMS_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DMS_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DMSValue</td>
<td>31</td>
<td>1 - 31</td>
<td>rw</td>
<td><tt>0xfffffffe</tt></td>
<td>Debug Monitor Start Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffe</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DCX">&nbsp;</a>
<h3>DCX</h3>
<h3>"Debug Context Save Area Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>DCX_ADDR = 0xF7E1FD44</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DCX_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xA0000400</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DCX_t">DCX_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DCX.bits</b>&nbsp;&quot;Debug Context Save Area Pointer&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DCX_MASK = <tt>0xffffffc0</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DCX_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DCX_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DCXValue</td>
<td>26</td>
<td>6 - 31</td>
<td>rw</td>
<td><tt>0xffffffc0</tt></td>
<td>Debug Context Save Area Pointer
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffc0</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffc0</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DBGTCR">&nbsp;</a>
<h3>DBGTCR</h3>
<h3>"Debug Trap Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DBGTCR_ADDR = 0xF7E1FD48</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DBGTCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DBGTCR_t">DBGTCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>DBGTCR.bits</b>&nbsp;&quot;Debug Trap Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>DBGTCR_MASK = <tt>0x00000001</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>DBGTCR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>DBGTCR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DTA</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Debug Trap Active Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No breakpoint trap is active.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>A breakpoint Trap is active</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000001</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000001</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000001</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PCXI">&nbsp;</a>
<h3>PCXI</h3>
<h3>"Previous Context Information Register"</h3>

<table>
<tr><td>Address</td><td><tt>PCXI_ADDR = 0xF7E1FE00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PCXI_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PCXI_t">PCXI_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PCXI.bits</b>&nbsp;&quot;Previous Context Information Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PCXI_MASK = <tt>0xffdfffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PCXI_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PCXI_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PCXO</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>Previous Context Pointer Offset Field
</td>
</tr>
<tr>
<td>PCXS</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>Previous Context Pointer Segment Address
</td>
</tr>
<tr>
<td>FC</td>
<td>1</td>
<td>20 - 20</td>
<td>rw</td>
<td><tt>0x00100000</tt></td>
<td>Fast Context
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Previous context was in Normal Context format.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Previous context was in Fast Context format.</td></tr>
</table>
</td>
</tr>
<tr>
<td>UL</td>
<td>1</td>
<td>22 - 22</td>
<td>rw</td>
<td><tt>0x00400000</tt></td>
<td>Upper or Lower Context Tag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Lower Context</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Upper Context</td></tr>
</table>
</td>
</tr>
<tr>
<td>PIE</td>
<td>1</td>
<td>23 - 23</td>
<td>rw</td>
<td><tt>0x00800000</tt></td>
<td>Previous Interrupt Enable
</td>
</tr>
<tr>
<td>PCPN</td>
<td>8</td>
<td>24 - 31</td>
<td>rw</td>
<td><tt>0xff000000</tt></td>
<td>Previous CPU Priority Number
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffdfffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffdfffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PSW">&nbsp;</a>
<h3>PSW</h3>
<h3>"Program Status Word"</h3>

<table>
<tr><td>Address</td><td><tt>PSW_ADDR = 0xF7E1FE04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PSW_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000B80</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PSW_t">PSW_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PSW.bits</b>&nbsp;&quot;Program Status Word&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PSW_MASK = <tt>0xf8003fff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PSW_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PSW_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CDC</td>
<td>7</td>
<td>0 - 6</td>
<td>rwh</td>
<td><tt>0x0000007f</tt></td>
<td>Call Depth Counter
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>6-bit counter; trap on overflow</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>5-bit counter; trap on overflow</td></tr>
<tr><td>110</td><td>&nbsp;</td><td>4-bit counter; trap on overflow</td></tr>
<tr><td>1110</td><td>&nbsp;</td><td>3-bit counter; trap on overflow</td></tr>
<tr><td>11110</td><td>&nbsp;</td><td>2-bit counter; trap on overflow</td></tr>
<tr><td>111110</td><td>&nbsp;</td><td>1-bit counter; trap on overflow</td></tr>
<tr><td>1111110</td><td>&nbsp;</td><td>Trap every call (call trace mode)</td></tr>
<tr><td>1111111</td><td>&nbsp;</td><td>Disable call depth counting</td></tr>
</table>
</td>
</tr>
<tr>
<td>CDE</td>
<td>1</td>
<td>7 - 7</td>
<td>rwh</td>
<td><tt>0x00000080</tt></td>
<td>Call Depth Count Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Call depth counting is temporarily disabled. It is automatically re-enabled after execution of the next Call instruction.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Call depth counting is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>GW</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Global Address Register Write Permission
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Write permission to global registers A[0], A[1], A[8], A[9] is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Write permission to global registers A[0], A[1], A[8], A[9] is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>IS</td>
<td>1</td>
<td>9 - 9</td>
<td>rwh</td>
<td><tt>0x00000200</tt></td>
<td>Interrupt Stack Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>User Stack. If an interrupt is taken when the IS bit is 0, then the stack pointer register is loaded from the ISP register before execution starts at the first instruction of the Interrupt Service Routine (ISR).</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Shared Global Stack. If an interrupt is taken when the PSW.IS bit is 1, then the current value of the stack pointer is used by the Interrupt Service Routine (ISR).</td></tr>
</table>
</td>
</tr>
<tr>
<td>IO</td>
<td>2</td>
<td>10 - 11</td>
<td>rwh</td>
<td><tt>0x00000c00</tt></td>
<td>Access Privilege Level Control (I/O Privilege)
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>User-0 Mode No peripheral access. Access to memory regions with the peripheral space attribute are prohibited and results in a PSE or MPP trap. This access level is given to tasks that need not directly access peripheral devices. Tasks at this level do not have permission to enable or disable interrupts.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>User-1 Mode Regular peripheral access. Enables access to common peripheral devices that are not specially protected, including read/write access to serial I/O ports, read access to timers, and access to most I/O status registers. Tasks at this level may disable interrupts.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Supervisor Mode Enables access to all peripheral devices. It enables read/write access to core registers and protected peripheral devices. Tasks at this level may disable interrupts.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Reserved</td></tr>
</table>
</td>
</tr>
<tr>
<td>PRS</td>
<td>2</td>
<td>12 - 13</td>
<td>rwh</td>
<td><tt>0x00003000</tt></td>
<td>Protection Register Set
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>Protection Register Set 0.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Protection Register Set 1.</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>Protection Register Set 2.</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>Protection Register Set 3.</td></tr>
</table>
</td>
</tr>
<tr>
<td>SAV</td>
<td>1</td>
<td>27 - 27</td>
<td>rh</td>
<td><tt>0x08000000</tt></td>
<td>Sticky Advance Overflow Flag
</td>
</tr>
<tr>
<td>AV</td>
<td>1</td>
<td>28 - 28</td>
<td>rwh</td>
<td><tt>0x10000000</tt></td>
<td>Advance Overflow Flag
</td>
</tr>
<tr>
<td>SV</td>
<td>1</td>
<td>29 - 29</td>
<td>rwh</td>
<td><tt>0x20000000</tt></td>
<td>Sticky Overflow Flag
</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>30 - 30</td>
<td>rwh</td>
<td><tt>0x40000000</tt></td>
<td>Overflow Flag
</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>31 - 31</td>
<td>rwh</td>
<td><tt>0x80000000</tt></td>
<td>Carry Flag
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xf8003fff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xf0003fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xf8003fff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PC">&nbsp;</a>
<h3>PC</h3>
<h3>"Program Counter"</h3>

<table>
<tr><td>Address</td><td><tt>PC_ADDR = 0xF7E1FE08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PC_t">PC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>PC.bits</b>&nbsp;&quot;Program Counter&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>PC_MASK = <tt>0xfffffffe</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>PC_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>PC_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>PC</td>
<td>31</td>
<td>1 - 31</td>
<td>r</td>
<td><tt>0xfffffffe</tt></td>
<td>Program Counter
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffe</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SYSCON">&nbsp;</a>
<h3>SYSCON</h3>
<h3>"System Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>SYSCON_ADDR = 0xF7E1FE14</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>SYSCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SYSCON_t">SYSCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>SYSCON.bits</b>&nbsp;&quot;System Configuration Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>SYSCON_MASK = <tt>0x00000007</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>SYSCON_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>SYSCON_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FCDSF</td>
<td>1</td>
<td>0 - 0</td>
<td>rwh</td>
<td><tt>0x00000001</tt></td>
<td>Free Context List Depleted Sticky Flag
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>No FCD trap occurred since the last clear.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>An FCD trap occurred since the last clear.</td></tr>
</table>
</td>
</tr>
<tr>
<td>PROTEN</td>
<td>1</td>
<td>1 - 1</td>
<td>rw</td>
<td><tt>0x00000002</tt></td>
<td>Memory Protection Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Memory Protection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Memory Protection is enabled.</td></tr>
</table>
</td>
</tr>
<tr>
<td>TPROTEN</td>
<td>1</td>
<td>2 - 2</td>
<td>rw</td>
<td><tt>0x00000004</tt></td>
<td>Temporal Protection Enable
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Temporal Protection is disabled.</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Temporal Protection is enabled.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x00000007</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000007</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000001</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_ID">&nbsp;</a>
<h3>CPU_ID</h3>
<h3>"CPU Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_ID_ADDR = 0xF7E1FE18</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00C0C003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_ID_t">CPU_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>CPU_ID.bits</b>&nbsp;&quot;CPU Identification Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>CPU_ID_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>CPU_ID_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>CPU_ID_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>r</td>
<td><tt>0x000000ff</tt></td>
<td>Revision Number
<table class="valdesc">
<tr><td>03</td><td>&nbsp;</td><td>Reset value</td></tr>
</table>
</td>
</tr>
<tr>
<td>MOD_32B</td>
<td>8</td>
<td>8 - 15</td>
<td>r</td>
<td><tt>0x0000ff00</tt></td>
<td>32-Bit Module Enable
<table class="valdesc">
<tr><td>C0</td><td>&nbsp;</td><td>A value of C0H in this field indicates a 32-bit module with a 32-bit module ID register.</td></tr>
</table>
</td>
</tr>
<tr>
<td>MOD</td>
<td>16</td>
<td>16 - 31</td>
<td>r</td>
<td><tt>0xffff0000</tt></td>
<td>Module Identification Number
<table class="valdesc">
<tr><td>00C0</td><td>&nbsp;</td><td>For module identification.</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="BIV">&nbsp;</a>
<h3>BIV</h3>
<h3>"Base Interrupt Vector Table Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>BIV_ADDR = 0xF7E1FE20</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>BIV_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/b.html#BIV_t">BIV_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>BIV.bits</b>&nbsp;&quot;Base Interrupt Vector Table Pointer&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>BIV_MASK = <tt>0xfffffffe</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>BIV_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>BIV_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BIV</td>
<td>31</td>
<td>1 - 31</td>
<td>rw</td>
<td><tt>0xfffffffe</tt></td>
<td>Base Address of Interrupt Vector Table
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffe</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="BTV">&nbsp;</a>
<h3>BTV</h3>
<h3>"Base Trap Vector Table Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>BTV_ADDR = 0xF7E1FE24</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>BTV_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xA0000100</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/b.html#BTV_t">BTV_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>BTV.bits</b>&nbsp;&quot;Base Trap Vector Table Pointer&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>BTV_MASK = <tt>0xfffffffe</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>BTV_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>BTV_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>BTV</td>
<td>31</td>
<td>1 - 31</td>
<td>rw</td>
<td><tt>0xfffffffe</tt></td>
<td>Base Address of Trap Vector Table
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xfffffffe</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ISP">&nbsp;</a>
<h3>ISP</h3>
<h3>"Interrupt Stack Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>ISP_ADDR = 0xF7E1FE28</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ISP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000100</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/i.html#ISP_t">ISP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ISP.bits</b>&nbsp;&quot;Interrupt Stack Pointer&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ISP_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ISP_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ISP_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ISP</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Interrupt Stack Pointer
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ICR">&nbsp;</a>
<h3>ICR</h3>
<h3>"Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ICR_ADDR = 0xF7E1FE2C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ICR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/i.html#ICR_t">ICR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>ICR.bits</b>&nbsp;&quot;Interrupt Control Register&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>ICR_MASK = <tt>0x07ff01ff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>ICR_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>ICR_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>CCPN</td>
<td>8</td>
<td>0 - 7</td>
<td>rwh</td>
<td><tt>0x000000ff</tt></td>
<td>Current CPU Priority Number
</td>
</tr>
<tr>
<td>IE</td>
<td>1</td>
<td>8 - 8</td>
<td>rwh</td>
<td><tt>0x00000100</tt></td>
<td>Global Interrupt Enable Bit
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>Interrupt system is globally disabled</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>Interrupt system is globally enabled</td></tr>
</table>
</td>
</tr>
<tr>
<td>PIPN</td>
<td>8</td>
<td>16 - 23</td>
<td>rh</td>
<td><tt>0x00ff0000</tt></td>
<td>Pending Interrupt Priority Number
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>No valid pending request.</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>Request pending, lowest priority.</td></tr>
<tr><td>FF</td><td>&nbsp;</td><td>Request pending, highest priority.</td></tr>
</table>
</td>
</tr>
<tr>
<td>CARBCYC</td>
<td>2</td>
<td>24 - 25</td>
<td>rw</td>
<td><tt>0x03000000</tt></td>
<td>Number of Arbitration Cycles
<table class="valdesc">
<tr><td>00</td><td>&nbsp;</td><td>4 arbitration cycles (default)</td></tr>
<tr><td>01</td><td>&nbsp;</td><td>3 arbitration cycles</td></tr>
<tr><td>10</td><td>&nbsp;</td><td>2 arbitration cycles</td></tr>
<tr><td>11</td><td>&nbsp;</td><td>1 arbitration cycles</td></tr>
</table>
</td>
</tr>
<tr>
<td>CONECYC</td>
<td>1</td>
<td>26 - 26</td>
<td>rw</td>
<td><tt>0x04000000</tt></td>
<td>Number of Clocks per Arbitration Cycle Control
<table class="valdesc">
<tr><td>0</td><td>&nbsp;</td><td>2 clocks per arbitration cycle</td></tr>
<tr><td>1</td><td>&nbsp;</td><td>1 clock per arbitration cycle</td></tr>
</table>
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x07ff01ff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x070001ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ff01ff</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FCX">&nbsp;</a>
<h3>FCX</h3>
<h3>"Free CSA List Head Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>FCX_ADDR = 0xF7E1FE38</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FCX_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FCX_t">FCX_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>FCX.bits</b>&nbsp;&quot;Free CSA List Head Pointer&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>FCX_MASK = <tt>0x000fffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>FCX_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>FCX_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>FCXO</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>FCX Offset Address Field
</td>
</tr>
<tr>
<td>FCXS</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>FCX Segment Address Field
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000fffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="LCX">&nbsp;</a>
<h3>LCX</h3>
<h3>"Free CSA List Limit Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>LCX_ADDR = 0xF7E1FE3C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>LCX_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/l.html#LCX_t">LCX_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>LCX.bits</b>&nbsp;&quot;Free CSA List Limit Pointer&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>LCX_MASK = <tt>0x000fffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>LCX_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>LCX_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>LCXO</td>
<td>16</td>
<td>0 - 15</td>
<td>rw</td>
<td><tt>0x0000ffff</tt></td>
<td>LCX Offset Field
</td>
</tr>
<tr>
<td>LCXS</td>
<td>4</td>
<td>16 - 19</td>
<td>rw</td>
<td><tt>0x000f0000</tt></td>
<td>LCX Segment Address
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0x000fffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0x000fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D0">&nbsp;</a>
<h3>D0</h3>
<h3>"Data General Purpose Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>D0_ADDR = 0xF7E1FF00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D0.bits</b>&nbsp;&quot;Data General Purpose Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D1">&nbsp;</a>
<h3>D1</h3>
<h3>"Data General Purpose Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>D1_ADDR = 0xF7E1FF04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D1.bits</b>&nbsp;&quot;Data General Purpose Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D2">&nbsp;</a>
<h3>D2</h3>
<h3>"Data General Purpose Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>D2_ADDR = 0xF7E1FF08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D2.bits</b>&nbsp;&quot;Data General Purpose Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D3">&nbsp;</a>
<h3>D3</h3>
<h3>"Data General Purpose Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>D3_ADDR = 0xF7E1FF0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D3.bits</b>&nbsp;&quot;Data General Purpose Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D4">&nbsp;</a>
<h3>D4</h3>
<h3>"Data General Purpose Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>D4_ADDR = 0xF7E1FF10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D4.bits</b>&nbsp;&quot;Data General Purpose Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D5">&nbsp;</a>
<h3>D5</h3>
<h3>"Data General Purpose Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>D5_ADDR = 0xF7E1FF14</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D5.bits</b>&nbsp;&quot;Data General Purpose Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D6">&nbsp;</a>
<h3>D6</h3>
<h3>"Data General Purpose Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>D6_ADDR = 0xF7E1FF18</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D6.bits</b>&nbsp;&quot;Data General Purpose Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D7">&nbsp;</a>
<h3>D7</h3>
<h3>"Data General Purpose Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>D7_ADDR = 0xF7E1FF1C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D7.bits</b>&nbsp;&quot;Data General Purpose Register 7&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D8">&nbsp;</a>
<h3>D8</h3>
<h3>"Data General Purpose Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>D8_ADDR = 0xF7E1FF20</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D8.bits</b>&nbsp;&quot;Data General Purpose Register 8&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D9">&nbsp;</a>
<h3>D9</h3>
<h3>"Data General Purpose Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>D9_ADDR = 0xF7E1FF24</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D9.bits</b>&nbsp;&quot;Data General Purpose Register 9&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D10">&nbsp;</a>
<h3>D10</h3>
<h3>"Data General Purpose Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>D10_ADDR = 0xF7E1FF28</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D10.bits</b>&nbsp;&quot;Data General Purpose Register 10&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D11">&nbsp;</a>
<h3>D11</h3>
<h3>"Data General Purpose Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>D11_ADDR = 0xF7E1FF2C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D11.bits</b>&nbsp;&quot;Data General Purpose Register 11&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D12">&nbsp;</a>
<h3>D12</h3>
<h3>"Data General Purpose Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>D12_ADDR = 0xF7E1FF30</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D12.bits</b>&nbsp;&quot;Data General Purpose Register 12&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D13">&nbsp;</a>
<h3>D13</h3>
<h3>"Data General Purpose Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>D13_ADDR = 0xF7E1FF34</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D13.bits</b>&nbsp;&quot;Data General Purpose Register 13&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D14">&nbsp;</a>
<h3>D14</h3>
<h3>"Data General Purpose Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>D14_ADDR = 0xF7E1FF38</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D14.bits</b>&nbsp;&quot;Data General Purpose Register 14&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D15">&nbsp;</a>
<h3>D15</h3>
<h3>"Data General Purpose Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>D15_ADDR = 0xF7E1FF3C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>D15.bits</b>&nbsp;&quot;Data General Purpose Register 15&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>Dn_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>Dn_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>Dn_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Data Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A0">&nbsp;</a>
<h3>A0</h3>
<h3>"Address General Purpose Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>A0_ADDR = 0xF7E1FF80</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A0.bits</b>&nbsp;&quot;Address General Purpose Register 0&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A1">&nbsp;</a>
<h3>A1</h3>
<h3>"Address General Purpose Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>A1_ADDR = 0xF7E1FF84</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A1.bits</b>&nbsp;&quot;Address General Purpose Register 1&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A2">&nbsp;</a>
<h3>A2</h3>
<h3>"Address General Purpose Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>A2_ADDR = 0xF7E1FF88</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A2.bits</b>&nbsp;&quot;Address General Purpose Register 2&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A3">&nbsp;</a>
<h3>A3</h3>
<h3>"Address General Purpose Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>A3_ADDR = 0xF7E1FF8C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A3.bits</b>&nbsp;&quot;Address General Purpose Register 3&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A4">&nbsp;</a>
<h3>A4</h3>
<h3>"Address General Purpose Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>A4_ADDR = 0xF7E1FF90</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A4.bits</b>&nbsp;&quot;Address General Purpose Register 4&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A5">&nbsp;</a>
<h3>A5</h3>
<h3>"Address General Purpose Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>A5_ADDR = 0xF7E1FF94</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A5.bits</b>&nbsp;&quot;Address General Purpose Register 5&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A6">&nbsp;</a>
<h3>A6</h3>
<h3>"Address General Purpose Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>A6_ADDR = 0xF7E1FF98</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A6.bits</b>&nbsp;&quot;Address General Purpose Register 6&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A7">&nbsp;</a>
<h3>A7</h3>
<h3>"Address General Purpose Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>A7_ADDR = 0xF7E1FF9C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A7.bits</b>&nbsp;&quot;Address General Purpose Register 7&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A8">&nbsp;</a>
<h3>A8</h3>
<h3>"Address General Purpose Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>A8_ADDR = 0xF7E1FFA0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A8.bits</b>&nbsp;&quot;Address General Purpose Register 8&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A9">&nbsp;</a>
<h3>A9</h3>
<h3>"Address General Purpose Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>A9_ADDR = 0xF7E1FFA4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A9.bits</b>&nbsp;&quot;Address General Purpose Register 9&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A10">&nbsp;</a>
<h3>A10</h3>
<h3>"Address General Purpose Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>A10_ADDR = 0xF7E1FFA8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A10.bits</b>&nbsp;&quot;Address General Purpose Register 10&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A11">&nbsp;</a>
<h3>A11</h3>
<h3>"Address General Purpose Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>A11_ADDR = 0xF7E1FFAC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A11.bits</b>&nbsp;&quot;Address General Purpose Register 11&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A12">&nbsp;</a>
<h3>A12</h3>
<h3>"Address General Purpose Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>A12_ADDR = 0xF7E1FFB0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A12.bits</b>&nbsp;&quot;Address General Purpose Register 12&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A13">&nbsp;</a>
<h3>A13</h3>
<h3>"Address General Purpose Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>A13_ADDR = 0xF7E1FFB4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A13.bits</b>&nbsp;&quot;Address General Purpose Register 13&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A14">&nbsp;</a>
<h3>A14</h3>
<h3>"Address General Purpose Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>A14_ADDR = 0xF7E1FFB8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A14.bits</b>&nbsp;&quot;Address General Purpose Register 14&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A15">&nbsp;</a>
<h3>A15</h3>
<h3>"Address General Purpose Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>A15_ADDR = 0xF7E1FFBC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="6"><b>A15.bits</b>&nbsp;&quot;Address General Purpose Register 15&quot;</td>
</tr>
<tr><td colspan="6">
<table border="0" callpadding="1" cellspacing="0">
<tr><td>Mask:</td><td>An_MASK = <tt>0xffffffff</tt></td><tr>
<td>Masks:&nbsp;&nbsp;</td><td>An_&lt;<i>Bit field</i>&gt;_MASK</td></tr>
<tr><td>LSBs:</td><td>An_&lt;<i>Bit field</i>&gt;_SHIFT</td></tr>
</table>
</td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Access</b></td>
<td><b>Mask</b></td>
<td><b>Description</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>rw</td>
<td><tt>0xffffffff</tt></td>
<td>Address Register
</td>
</tr>

<tr><td colspan="3" rowspan="3">&nbsp;</td><td>readable</td><td><tt>0xffffffff</tt></td><td rowspan="3">&nbsp;</td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>
<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


