Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Lenovo/Desktop/H_B/S01/full_adder_tb_isim_beh.exe -prj C:/Users/Lenovo/Desktop/H_B/S01/full_adder_tb_beh.prj work.full_adder_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/S01/xor_gate.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/S01/and_gate.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/S01/or_gate.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/S01/half_adder.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/S01/fullAdder.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/S01/full_adder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture gatelevel of entity xor_gate [xor_gate_default]
Compiling architecture gatelevel of entity and_gate [and_gate_default]
Compiling architecture structure of entity half_adder [half_adder_default]
Compiling architecture gatelevel of entity or_gate [or_gate_default]
Compiling architecture structure of entity full_adder [full_adder_default]
Compiling architecture behavior of entity full_adder_tb
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable C:/Users/Lenovo/Desktop/H_B/S01/full_adder_tb_isim_beh.exe
Fuse Memory Usage: 29004 KB
Fuse CPU Usage: 296 ms
