
Storm_Buster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002768  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080028f4  080028f4  000128f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002954  08002954  00012954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002958  08002958  00012958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  0800295c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram2         00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  7 .bss          00000068  20000004  20000004  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  2000006c  2000006c  00020004  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015f5c  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ac8  00000000  00000000  00035f90  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000010a8  00000000  00000000  00038a58  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f80  00000000  00000000  00039b00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006a30  00000000  00000000  0003aa80  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000493c  00000000  00000000  000414b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00045dec  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000466c  00000000  00000000  00045e68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000004 	.word	0x20000004
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080028dc 	.word	0x080028dc

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000008 	.word	0x20000008
 80001c8:	080028dc 	.word	0x080028dc

080001cc <strlen>:
 80001cc:	4603      	mov	r3, r0
 80001ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d2:	2a00      	cmp	r2, #0
 80001d4:	d1fb      	bne.n	80001ce <strlen+0x2>
 80001d6:	1a18      	subs	r0, r3, r0
 80001d8:	3801      	subs	r0, #1
 80001da:	4770      	bx	lr

080001dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001dc:	b480      	push	{r7}
 80001de:	af00      	add	r7, sp, #0
  uwTick++;
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <HAL_IncTick+0x18>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	3301      	adds	r3, #1
 80001e6:	4a03      	ldr	r2, [pc, #12]	; (80001f4 <HAL_IncTick+0x18>)
 80001e8:	6013      	str	r3, [r2, #0]
}
 80001ea:	bf00      	nop
 80001ec:	46bd      	mov	sp, r7
 80001ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f2:	4770      	bx	lr
 80001f4:	20000020 	.word	0x20000020

080001f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	691b      	ldr	r3, [r3, #16]
 8000206:	f003 0302 	and.w	r3, r3, #2
 800020a:	2b02      	cmp	r3, #2
 800020c:	d122      	bne.n	8000254 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	68db      	ldr	r3, [r3, #12]
 8000214:	f003 0302 	and.w	r3, r3, #2
 8000218:	2b02      	cmp	r3, #2
 800021a:	d11b      	bne.n	8000254 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	f06f 0202 	mvn.w	r2, #2
 8000224:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	2201      	movs	r2, #1
 800022a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	699b      	ldr	r3, [r3, #24]
 8000232:	f003 0303 	and.w	r3, r3, #3
 8000236:	2b00      	cmp	r3, #0
 8000238:	d003      	beq.n	8000242 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800023a:	6878      	ldr	r0, [r7, #4]
 800023c:	f000 f8ee 	bl	800041c <HAL_TIM_IC_CaptureCallback>
 8000240:	e005      	b.n	800024e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000242:	6878      	ldr	r0, [r7, #4]
 8000244:	f000 f8e0 	bl	8000408 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000248:	6878      	ldr	r0, [r7, #4]
 800024a:	f000 f8f1 	bl	8000430 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2200      	movs	r2, #0
 8000252:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	691b      	ldr	r3, [r3, #16]
 800025a:	f003 0304 	and.w	r3, r3, #4
 800025e:	2b04      	cmp	r3, #4
 8000260:	d122      	bne.n	80002a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	f003 0304 	and.w	r3, r3, #4
 800026c:	2b04      	cmp	r3, #4
 800026e:	d11b      	bne.n	80002a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	f06f 0204 	mvn.w	r2, #4
 8000278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2202      	movs	r2, #2
 800027e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	699b      	ldr	r3, [r3, #24]
 8000286:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800028a:	2b00      	cmp	r3, #0
 800028c:	d003      	beq.n	8000296 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800028e:	6878      	ldr	r0, [r7, #4]
 8000290:	f000 f8c4 	bl	800041c <HAL_TIM_IC_CaptureCallback>
 8000294:	e005      	b.n	80002a2 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000296:	6878      	ldr	r0, [r7, #4]
 8000298:	f000 f8b6 	bl	8000408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800029c:	6878      	ldr	r0, [r7, #4]
 800029e:	f000 f8c7 	bl	8000430 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	2200      	movs	r2, #0
 80002a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	691b      	ldr	r3, [r3, #16]
 80002ae:	f003 0308 	and.w	r3, r3, #8
 80002b2:	2b08      	cmp	r3, #8
 80002b4:	d122      	bne.n	80002fc <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	68db      	ldr	r3, [r3, #12]
 80002bc:	f003 0308 	and.w	r3, r3, #8
 80002c0:	2b08      	cmp	r3, #8
 80002c2:	d11b      	bne.n	80002fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	f06f 0208 	mvn.w	r2, #8
 80002cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	2204      	movs	r2, #4
 80002d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	69db      	ldr	r3, [r3, #28]
 80002da:	f003 0303 	and.w	r3, r3, #3
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d003      	beq.n	80002ea <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80002e2:	6878      	ldr	r0, [r7, #4]
 80002e4:	f000 f89a 	bl	800041c <HAL_TIM_IC_CaptureCallback>
 80002e8:	e005      	b.n	80002f6 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80002ea:	6878      	ldr	r0, [r7, #4]
 80002ec:	f000 f88c 	bl	8000408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80002f0:	6878      	ldr	r0, [r7, #4]
 80002f2:	f000 f89d 	bl	8000430 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	2200      	movs	r2, #0
 80002fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	691b      	ldr	r3, [r3, #16]
 8000302:	f003 0310 	and.w	r3, r3, #16
 8000306:	2b10      	cmp	r3, #16
 8000308:	d122      	bne.n	8000350 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	68db      	ldr	r3, [r3, #12]
 8000310:	f003 0310 	and.w	r3, r3, #16
 8000314:	2b10      	cmp	r3, #16
 8000316:	d11b      	bne.n	8000350 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	f06f 0210 	mvn.w	r2, #16
 8000320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	2208      	movs	r2, #8
 8000326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	69db      	ldr	r3, [r3, #28]
 800032e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000332:	2b00      	cmp	r3, #0
 8000334:	d003      	beq.n	800033e <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000336:	6878      	ldr	r0, [r7, #4]
 8000338:	f000 f870 	bl	800041c <HAL_TIM_IC_CaptureCallback>
 800033c:	e005      	b.n	800034a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800033e:	6878      	ldr	r0, [r7, #4]
 8000340:	f000 f862 	bl	8000408 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000344:	6878      	ldr	r0, [r7, #4]
 8000346:	f000 f873 	bl	8000430 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	2200      	movs	r2, #0
 800034e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	691b      	ldr	r3, [r3, #16]
 8000356:	f003 0301 	and.w	r3, r3, #1
 800035a:	2b01      	cmp	r3, #1
 800035c:	d10e      	bne.n	800037c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	68db      	ldr	r3, [r3, #12]
 8000364:	f003 0301 	and.w	r3, r3, #1
 8000368:	2b01      	cmp	r3, #1
 800036a:	d107      	bne.n	800037c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	f06f 0201 	mvn.w	r2, #1
 8000374:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000376:	6878      	ldr	r0, [r7, #4]
 8000378:	f000 f882 	bl	8000480 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	691b      	ldr	r3, [r3, #16]
 8000382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000386:	2b80      	cmp	r3, #128	; 0x80
 8000388:	d10e      	bne.n	80003a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	68db      	ldr	r3, [r3, #12]
 8000390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000394:	2b80      	cmp	r3, #128	; 0x80
 8000396:	d107      	bne.n	80003a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80003a0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80003a2:	6878      	ldr	r0, [r7, #4]
 80003a4:	f000 f862 	bl	800046c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	691b      	ldr	r3, [r3, #16]
 80003ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003b2:	2b40      	cmp	r3, #64	; 0x40
 80003b4:	d10e      	bne.n	80003d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	68db      	ldr	r3, [r3, #12]
 80003bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003c0:	2b40      	cmp	r3, #64	; 0x40
 80003c2:	d107      	bne.n	80003d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80003cc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80003ce:	6878      	ldr	r0, [r7, #4]
 80003d0:	f000 f838 	bl	8000444 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	691b      	ldr	r3, [r3, #16]
 80003da:	f003 0320 	and.w	r3, r3, #32
 80003de:	2b20      	cmp	r3, #32
 80003e0:	d10e      	bne.n	8000400 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	68db      	ldr	r3, [r3, #12]
 80003e8:	f003 0320 	and.w	r3, r3, #32
 80003ec:	2b20      	cmp	r3, #32
 80003ee:	d107      	bne.n	8000400 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	f06f 0220 	mvn.w	r2, #32
 80003f8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80003fa:	6878      	ldr	r0, [r7, #4]
 80003fc:	f000 f82c 	bl	8000458 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8000400:	bf00      	nop
 8000402:	3708      	adds	r7, #8
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}

08000408 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000408:	b480      	push	{r7}
 800040a:	b083      	sub	sp, #12
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000410:	bf00      	nop
 8000412:	370c      	adds	r7, #12
 8000414:	46bd      	mov	sp, r7
 8000416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041a:	4770      	bx	lr

0800041c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800041c:	b480      	push	{r7}
 800041e:	b083      	sub	sp, #12
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000424:	bf00      	nop
 8000426:	370c      	adds	r7, #12
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr

08000430 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000438:	bf00      	nop
 800043a:	370c      	adds	r7, #12
 800043c:	46bd      	mov	sp, r7
 800043e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000442:	4770      	bx	lr

08000444 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800044c:	bf00      	nop
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000456:	4770      	bx	lr

08000458 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8000458:	b480      	push	{r7}
 800045a:	b083      	sub	sp, #12
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8000460:	bf00      	nop
 8000462:	370c      	adds	r7, #12
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr

0800046c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8000474:	bf00      	nop
 8000476:	370c      	adds	r7, #12
 8000478:	46bd      	mov	sp, r7
 800047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047e:	4770      	bx	lr

08000480 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  HAL_IncTick();
 8000488:	f7ff fea8 	bl	80001dc <HAL_IncTick>
}
 800048c:	bf00      	nop
 800048e:	3708      	adds	r7, #8
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}

08000494 <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 8000498:	4802      	ldr	r0, [pc, #8]	; (80004a4 <TIM6_DAC_IRQHandler+0x10>)
 800049a:	f7ff fead 	bl	80001f8 <HAL_TIM_IRQHandler>
}
 800049e:	bf00      	nop
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	20000024 	.word	0x20000024

080004a8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80004b0:	4905      	ldr	r1, [pc, #20]	; (80004c8 <LL_EXTI_EnableIT_0_31+0x20>)
 80004b2:	4b05      	ldr	r3, [pc, #20]	; (80004c8 <LL_EXTI_EnableIT_0_31+0x20>)
 80004b4:	681a      	ldr	r2, [r3, #0]
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	4313      	orrs	r3, r2
 80004ba:	600b      	str	r3, [r1, #0]
}
 80004bc:	bf00      	nop
 80004be:	370c      	adds	r7, #12
 80004c0:	46bd      	mov	sp, r7
 80004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c6:	4770      	bx	lr
 80004c8:	40010400 	.word	0x40010400

080004cc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b083      	sub	sp, #12
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80004d4:	4905      	ldr	r1, [pc, #20]	; (80004ec <LL_EXTI_EnableIT_32_63+0x20>)
 80004d6:	4b05      	ldr	r3, [pc, #20]	; (80004ec <LL_EXTI_EnableIT_32_63+0x20>)
 80004d8:	6a1a      	ldr	r2, [r3, #32]
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	4313      	orrs	r3, r2
 80004de:	620b      	str	r3, [r1, #32]
}
 80004e0:	bf00      	nop
 80004e2:	370c      	adds	r7, #12
 80004e4:	46bd      	mov	sp, r7
 80004e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ea:	4770      	bx	lr
 80004ec:	40010400 	.word	0x40010400

080004f0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80004f8:	4906      	ldr	r1, [pc, #24]	; (8000514 <LL_EXTI_DisableIT_0_31+0x24>)
 80004fa:	4b06      	ldr	r3, [pc, #24]	; (8000514 <LL_EXTI_DisableIT_0_31+0x24>)
 80004fc:	681a      	ldr	r2, [r3, #0]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	43db      	mvns	r3, r3
 8000502:	4013      	ands	r3, r2
 8000504:	600b      	str	r3, [r1, #0]
}
 8000506:	bf00      	nop
 8000508:	370c      	adds	r7, #12
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	40010400 	.word	0x40010400

08000518 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000520:	4906      	ldr	r1, [pc, #24]	; (800053c <LL_EXTI_DisableIT_32_63+0x24>)
 8000522:	4b06      	ldr	r3, [pc, #24]	; (800053c <LL_EXTI_DisableIT_32_63+0x24>)
 8000524:	6a1a      	ldr	r2, [r3, #32]
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	43db      	mvns	r3, r3
 800052a:	4013      	ands	r3, r2
 800052c:	620b      	str	r3, [r1, #32]
}
 800052e:	bf00      	nop
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	40010400 	.word	0x40010400

08000540 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8000548:	4905      	ldr	r1, [pc, #20]	; (8000560 <LL_EXTI_EnableEvent_0_31+0x20>)
 800054a:	4b05      	ldr	r3, [pc, #20]	; (8000560 <LL_EXTI_EnableEvent_0_31+0x20>)
 800054c:	685a      	ldr	r2, [r3, #4]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4313      	orrs	r3, r2
 8000552:	604b      	str	r3, [r1, #4]

}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr
 8000560:	40010400 	.word	0x40010400

08000564 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800056c:	4905      	ldr	r1, [pc, #20]	; (8000584 <LL_EXTI_EnableEvent_32_63+0x20>)
 800056e:	4b05      	ldr	r3, [pc, #20]	; (8000584 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000570:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4313      	orrs	r3, r2
 8000576:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000578:	bf00      	nop
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr
 8000584:	40010400 	.word	0x40010400

08000588 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8000588:	b480      	push	{r7}
 800058a:	b083      	sub	sp, #12
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8000590:	4906      	ldr	r1, [pc, #24]	; (80005ac <LL_EXTI_DisableEvent_0_31+0x24>)
 8000592:	4b06      	ldr	r3, [pc, #24]	; (80005ac <LL_EXTI_DisableEvent_0_31+0x24>)
 8000594:	685a      	ldr	r2, [r3, #4]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	43db      	mvns	r3, r3
 800059a:	4013      	ands	r3, r2
 800059c:	604b      	str	r3, [r1, #4]
}
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	40010400 	.word	0x40010400

080005b0 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80005b8:	4906      	ldr	r1, [pc, #24]	; (80005d4 <LL_EXTI_DisableEvent_32_63+0x24>)
 80005ba:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <LL_EXTI_DisableEvent_32_63+0x24>)
 80005bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	43db      	mvns	r3, r3
 80005c2:	4013      	ands	r3, r2
 80005c4:	624b      	str	r3, [r1, #36]	; 0x24
}
 80005c6:	bf00      	nop
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	40010400 	.word	0x40010400

080005d8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80005e0:	4905      	ldr	r1, [pc, #20]	; (80005f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80005e2:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80005e4:	689a      	ldr	r2, [r3, #8]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4313      	orrs	r3, r2
 80005ea:	608b      	str	r3, [r1, #8]

}
 80005ec:	bf00      	nop
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	40010400 	.word	0x40010400

080005fc <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8000604:	4905      	ldr	r1, [pc, #20]	; (800061c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000606:	4b05      	ldr	r3, [pc, #20]	; (800061c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000608:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	4313      	orrs	r3, r2
 800060e:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000610:	bf00      	nop
 8000612:	370c      	adds	r7, #12
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	40010400 	.word	0x40010400

08000620 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000628:	4906      	ldr	r1, [pc, #24]	; (8000644 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800062a:	4b06      	ldr	r3, [pc, #24]	; (8000644 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800062c:	689a      	ldr	r2, [r3, #8]
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	43db      	mvns	r3, r3
 8000632:	4013      	ands	r3, r2
 8000634:	608b      	str	r3, [r1, #8]

}
 8000636:	bf00      	nop
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	40010400 	.word	0x40010400

08000648 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000650:	4906      	ldr	r1, [pc, #24]	; (800066c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000652:	4b06      	ldr	r3, [pc, #24]	; (800066c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000654:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	43db      	mvns	r3, r3
 800065a:	4013      	ands	r3, r2
 800065c:	628b      	str	r3, [r1, #40]	; 0x28
}
 800065e:	bf00      	nop
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	40010400 	.word	0x40010400

08000670 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000678:	4905      	ldr	r1, [pc, #20]	; (8000690 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800067a:	4b05      	ldr	r3, [pc, #20]	; (8000690 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800067c:	68da      	ldr	r2, [r3, #12]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4313      	orrs	r3, r2
 8000682:	60cb      	str	r3, [r1, #12]
}
 8000684:	bf00      	nop
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	40010400 	.word	0x40010400

08000694 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800069c:	4905      	ldr	r1, [pc, #20]	; (80006b4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800069e:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80006a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	4313      	orrs	r3, r2
 80006a6:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	40010400 	.word	0x40010400

080006b8 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80006c0:	4906      	ldr	r1, [pc, #24]	; (80006dc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80006c4:	68da      	ldr	r2, [r3, #12]
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	43db      	mvns	r3, r3
 80006ca:	4013      	ands	r3, r2
 80006cc:	60cb      	str	r3, [r1, #12]
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40010400 	.word	0x40010400

080006e0 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80006e8:	4906      	ldr	r1, [pc, #24]	; (8000704 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80006ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	43db      	mvns	r3, r3
 80006f2:	4013      	ands	r3, r2
 80006f4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80006f6:	bf00      	nop
 80006f8:	370c      	adds	r7, #12
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	40010400 	.word	0x40010400

08000708 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8000710:	2301      	movs	r3, #1
 8000712:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	7a1b      	ldrb	r3, [r3, #8]
 8000718:	2b00      	cmp	r3, #0
 800071a:	f000 80c1 	beq.w	80008a0 <LL_EXTI_Init+0x198>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d05b      	beq.n	80007de <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	7a5b      	ldrb	r3, [r3, #9]
 800072a:	2b01      	cmp	r3, #1
 800072c:	d00e      	beq.n	800074c <LL_EXTI_Init+0x44>
 800072e:	2b02      	cmp	r3, #2
 8000730:	d017      	beq.n	8000762 <LL_EXTI_Init+0x5a>
 8000732:	2b00      	cmp	r3, #0
 8000734:	d120      	bne.n	8000778 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff24 	bl	8000588 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff feaf 	bl	80004a8 <LL_EXTI_EnableIT_0_31>
          break;
 800074a:	e018      	b.n	800077e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff fecd 	bl	80004f0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff fef0 	bl	8000540 <LL_EXTI_EnableEvent_0_31>
          break;
 8000760:	e00d      	b.n	800077e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff fe9e 	bl	80004a8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff fee5 	bl	8000540 <LL_EXTI_EnableEvent_0_31>
          break;
 8000776:	e002      	b.n	800077e <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8000778:	2300      	movs	r3, #0
 800077a:	73fb      	strb	r3, [r7, #15]
          break;
 800077c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	7a9b      	ldrb	r3, [r3, #10]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d02b      	beq.n	80007de <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	7a9b      	ldrb	r3, [r3, #10]
 800078a:	2b02      	cmp	r3, #2
 800078c:	d00e      	beq.n	80007ac <LL_EXTI_Init+0xa4>
 800078e:	2b03      	cmp	r3, #3
 8000790:	d017      	beq.n	80007c2 <LL_EXTI_Init+0xba>
 8000792:	2b01      	cmp	r3, #1
 8000794:	d120      	bne.n	80007d8 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ff8c 	bl	80006b8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff ff17 	bl	80005d8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80007aa:	e018      	b.n	80007de <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4618      	mov	r0, r3
 80007b2:	f7ff ff35 	bl	8000620 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ff58 	bl	8000670 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80007c0:	e00d      	b.n	80007de <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff ff06 	bl	80005d8 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff4d 	bl	8000670 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80007d6:	e002      	b.n	80007de <LL_EXTI_Init+0xd6>
          default:
            status = ERROR;
 80007d8:	2300      	movs	r3, #0
 80007da:	73fb      	strb	r3, [r7, #15]
            break;
 80007dc:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d070      	beq.n	80008c8 <LL_EXTI_Init+0x1c0>
    {
      switch (EXTI_InitStruct->Mode)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	7a5b      	ldrb	r3, [r3, #9]
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d00e      	beq.n	800080c <LL_EXTI_Init+0x104>
 80007ee:	2b02      	cmp	r3, #2
 80007f0:	d017      	beq.n	8000822 <LL_EXTI_Init+0x11a>
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d120      	bne.n	8000838 <LL_EXTI_Init+0x130>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff fed8 	bl	80005b0 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff fe61 	bl	80004cc <LL_EXTI_EnableIT_32_63>
          break;
 800080a:	e018      	b.n	800083e <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff fe81 	bl	8000518 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff fea2 	bl	8000564 <LL_EXTI_EnableEvent_32_63>
          break;
 8000820:	e00d      	b.n	800083e <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff fe50 	bl	80004cc <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fe97 	bl	8000564 <LL_EXTI_EnableEvent_32_63>
          break;
 8000836:	e002      	b.n	800083e <LL_EXTI_Init+0x136>
        default:
          status = ERROR;
 8000838:	2300      	movs	r3, #0
 800083a:	73fb      	strb	r3, [r7, #15]
          break;
 800083c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	7a9b      	ldrb	r3, [r3, #10]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d040      	beq.n	80008c8 <LL_EXTI_Init+0x1c0>
      {
        switch (EXTI_InitStruct->Trigger)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	7a9b      	ldrb	r3, [r3, #10]
 800084a:	2b02      	cmp	r3, #2
 800084c:	d00e      	beq.n	800086c <LL_EXTI_Init+0x164>
 800084e:	2b03      	cmp	r3, #3
 8000850:	d017      	beq.n	8000882 <LL_EXTI_Init+0x17a>
 8000852:	2b01      	cmp	r3, #1
 8000854:	d120      	bne.n	8000898 <LL_EXTI_Init+0x190>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	4618      	mov	r0, r3
 800085c:	f7ff ff40 	bl	80006e0 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	685b      	ldr	r3, [r3, #4]
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff fec9 	bl	80005fc <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800086a:	e02d      	b.n	80008c8 <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff fee9 	bl	8000648 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	4618      	mov	r0, r3
 800087c:	f7ff ff0a 	bl	8000694 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8000880:	e022      	b.n	80008c8 <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff feb8 	bl	80005fc <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff feff 	bl	8000694 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8000896:	e017      	b.n	80008c8 <LL_EXTI_Init+0x1c0>
          default:
            status = ERROR;
 8000898:	2300      	movs	r3, #0
 800089a:	73fb      	strb	r3, [r7, #15]
            break;
 800089c:	bf00      	nop
 800089e:	e013      	b.n	80008c8 <LL_EXTI_Init+0x1c0>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff fe23 	bl	80004f0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fe6a 	bl	8000588 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff fe2d 	bl	8000518 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	4618      	mov	r0, r3
 80008c4:	f7ff fe74 	bl	80005b0 <LL_EXTI_DisableEvent_32_63>
  }
  return status;
 80008c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3710      	adds	r7, #16
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 80008d2:	b480      	push	{r7}
 80008d4:	b083      	sub	sp, #12
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	f043 0201 	orr.w	r2, r3, #1
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	601a      	str	r2, [r3, #0]
}
 80008e6:	bf00      	nop
 80008e8:	370c      	adds	r7, #12
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 80008f2:	b480      	push	{r7}
 80008f4:	b083      	sub	sp, #12
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f023 0201 	bic.w	r2, r3, #1
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	601a      	str	r2, [r3, #0]
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr

08000912 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 8000912:	b480      	push	{r7}
 8000914:	b085      	sub	sp, #20
 8000916:	af00      	add	r7, sp, #0
 8000918:	60f8      	str	r0, [r7, #12]
 800091a:	60b9      	str	r1, [r7, #8]
 800091c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	0219      	lsls	r1, r3, #8
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	430b      	orrs	r3, r1
 800092e:	431a      	orrs	r2, r3
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	601a      	str	r2, [r3, #0]
}
 8000934:	bf00      	nop
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr

08000940 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000954:	f023 0307 	bic.w	r3, r3, #7
 8000958:	68b9      	ldr	r1, [r7, #8]
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	430a      	orrs	r2, r1
 800095e:	431a      	orrs	r2, r3
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	609a      	str	r2, [r3, #8]
}
 8000964:	bf00      	nop
 8000966:	3714      	adds	r7, #20
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	689b      	ldr	r3, [r3, #8]
 800097c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	609a      	str	r2, [r3, #8]
}
 8000984:	bf00      	nop
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	609a      	str	r2, [r3, #8]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	683a      	ldr	r2, [r7, #0]
 80009be:	611a      	str	r2, [r3, #16]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr

080009cc <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	431a      	orrs	r2, r3
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	601a      	str	r2, [r3, #0]
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr

080009f2 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80009f2:	b480      	push	{r7}
 80009f4:	b083      	sub	sp, #12
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	6078      	str	r0, [r7, #4]
 80009fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	431a      	orrs	r2, r3
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	605a      	str	r2, [r3, #4]
}
 8000a0c:	bf00      	nop
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8000a22:	6878      	ldr	r0, [r7, #4]
 8000a24:	f7ff ff65 	bl	80008f2 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	6899      	ldr	r1, [r3, #8]
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	461a      	mov	r2, r3
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f7ff ff6d 	bl	8000912 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	6878      	ldr	r0, [r7, #4]
 8000a40:	f7ff ffb6 	bl	80009b0 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8000a44:	6878      	ldr	r0, [r7, #4]
 8000a46:	f7ff ff44 	bl	80008d2 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f7ff ffa0 	bl	8000990 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	6919      	ldr	r1, [r3, #16]
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	699b      	ldr	r3, [r3, #24]
 8000a58:	461a      	mov	r2, r3
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f7ff ff70 	bl	8000940 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	691b      	ldr	r3, [r3, #16]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f7ff ff81 	bl	8000970 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4619      	mov	r1, r3
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	f7ff ffa9 	bl	80009cc <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	695b      	ldr	r3, [r3, #20]
 8000a7e:	4619      	mov	r1, r3
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f7ff ffb6 	bl	80009f2 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8000a86:	2301      	movs	r3, #1
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	3708      	adds	r7, #8
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000a94:	4b07      	ldr	r3, [pc, #28]	; (8000ab4 <LL_RCC_HSI_IsReady+0x24>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2301      	moveq	r3, #1
 8000aa4:	2300      	movne	r3, #0
 8000aa6:	b2db      	uxtb	r3, r3
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	40021000 	.word	0x40021000

08000ab8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000abc:	4b07      	ldr	r3, [pc, #28]	; (8000adc <LL_RCC_LSE_IsReady+0x24>)
 8000abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ac2:	f003 0302 	and.w	r3, r3, #2
 8000ac6:	2b02      	cmp	r3, #2
 8000ac8:	bf0c      	ite	eq
 8000aca:	2301      	moveq	r3, #1
 8000acc:	2300      	movne	r3, #0
 8000ace:	b2db      	uxtb	r3, r3
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40021000 	.word	0x40021000

08000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL));
 8000ae4:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f003 0308 	and.w	r3, r3, #8
 8000aec:	2b08      	cmp	r3, #8
 8000aee:	bf0c      	ite	eq
 8000af0:	2301      	moveq	r3, #1
 8000af2:	2300      	movne	r3, #0
 8000af4:	b2db      	uxtb	r3, r3
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr
 8000b00:	40021000 	.word	0x40021000

08000b04 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8000b08:	4b04      	ldr	r3, [pc, #16]	; (8000b1c <LL_RCC_MSI_GetRange+0x18>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000

08000b20 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8000b24:	4b04      	ldr	r3, [pc, #16]	; (8000b38 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8000b26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000b2a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr
 8000b38:	40021000 	.word	0x40021000

08000b3c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000b40:	4b04      	ldr	r3, [pc, #16]	; (8000b54 <LL_RCC_GetSysClkSource+0x18>)
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	f003 030c 	and.w	r3, r3, #12
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	40021000 	.word	0x40021000

08000b58 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000b5c:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <LL_RCC_GetAHBPrescaler+0x18>)
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40021000 	.word	0x40021000

08000b74 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000b78:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <LL_RCC_GetAPB1Prescaler+0x18>)
 8000b7a:	689b      	ldr	r3, [r3, #8]
 8000b7c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	40021000 	.word	0x40021000

08000b90 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000b94:	4b04      	ldr	r3, [pc, #16]	; (8000ba8 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	40021000 	.word	0x40021000

08000bac <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <LL_RCC_GetUSARTClockSource+0x24>)
 8000bb6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	401a      	ands	r2, r3
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	041b      	lsls	r3, r3, #16
 8000bc2:	4313      	orrs	r3, r2
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	370c      	adds	r7, #12
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8000bd8:	4b04      	ldr	r3, [pc, #16]	; (8000bec <LL_RCC_PLL_GetN+0x18>)
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	0a1b      	lsrs	r3, r3, #8
 8000bde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	40021000 	.word	0x40021000

08000bf0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8000bf4:	4b04      	ldr	r3, [pc, #16]	; (8000c08 <LL_RCC_PLL_GetR+0x18>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	40021000 	.word	0x40021000

08000c0c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000c10:	4b04      	ldr	r3, [pc, #16]	; (8000c24 <LL_RCC_PLL_GetMainSource+0x18>)
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	f003 0303 	and.w	r3, r3, #3
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	40021000 	.word	0x40021000

08000c28 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8000c2c:	4b04      	ldr	r3, [pc, #16]	; (8000c40 <LL_RCC_PLL_GetDivider+0x18>)
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	40021000 	.word	0x40021000

08000c44 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2b03      	cmp	r3, #3
 8000c54:	d12e      	bne.n	8000cb4 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f7ff ffa8 	bl	8000bac <LL_RCC_GetUSARTClockSource>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	4a4f      	ldr	r2, [pc, #316]	; (8000d9c <LL_RCC_GetUSARTClockFreq+0x158>)
 8000c60:	4293      	cmp	r3, r2
 8000c62:	d009      	beq.n	8000c78 <LL_RCC_GetUSARTClockFreq+0x34>
 8000c64:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8000c68:	d00e      	beq.n	8000c88 <LL_RCC_GetUSARTClockFreq+0x44>
 8000c6a:	4a4d      	ldr	r2, [pc, #308]	; (8000da0 <LL_RCC_GetUSARTClockFreq+0x15c>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d114      	bne.n	8000c9a <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000c70:	f000 f8a2 	bl	8000db8 <RCC_GetSystemClockFreq>
 8000c74:	60f8      	str	r0, [r7, #12]
        break;
 8000c76:	e08b      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000c78:	f7ff ff0a 	bl	8000a90 <LL_RCC_HSI_IsReady>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d07b      	beq.n	8000d7a <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 8000c82:	4b48      	ldr	r3, [pc, #288]	; (8000da4 <LL_RCC_GetUSARTClockFreq+0x160>)
 8000c84:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000c86:	e078      	b.n	8000d7a <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000c88:	f7ff ff16 	bl	8000ab8 <LL_RCC_LSE_IsReady>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d075      	beq.n	8000d7e <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 8000c92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c96:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000c98:	e071      	b.n	8000d7e <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000c9a:	f000 f88d 	bl	8000db8 <RCC_GetSystemClockFreq>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f000 f91b 	bl	8000edc <RCC_GetHCLKClockFreq>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f000 f941 	bl	8000f30 <RCC_GetPCLK2ClockFreq>
 8000cae:	60f8      	str	r0, [r7, #12]
        break;
 8000cb0:	bf00      	nop
 8000cb2:	e06d      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2b0c      	cmp	r3, #12
 8000cb8:	d12e      	bne.n	8000d18 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000cba:	6878      	ldr	r0, [r7, #4]
 8000cbc:	f7ff ff76 	bl	8000bac <LL_RCC_GetUSARTClockSource>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	4a39      	ldr	r2, [pc, #228]	; (8000da8 <LL_RCC_GetUSARTClockFreq+0x164>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d009      	beq.n	8000cdc <LL_RCC_GetUSARTClockFreq+0x98>
 8000cc8:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8000ccc:	d00e      	beq.n	8000cec <LL_RCC_GetUSARTClockFreq+0xa8>
 8000cce:	4a37      	ldr	r2, [pc, #220]	; (8000dac <LL_RCC_GetUSARTClockFreq+0x168>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d114      	bne.n	8000cfe <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000cd4:	f000 f870 	bl	8000db8 <RCC_GetSystemClockFreq>
 8000cd8:	60f8      	str	r0, [r7, #12]
        break;
 8000cda:	e059      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000cdc:	f7ff fed8 	bl	8000a90 <LL_RCC_HSI_IsReady>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d04d      	beq.n	8000d82 <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 8000ce6:	4b2f      	ldr	r3, [pc, #188]	; (8000da4 <LL_RCC_GetUSARTClockFreq+0x160>)
 8000ce8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000cea:	e04a      	b.n	8000d82 <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000cec:	f7ff fee4 	bl	8000ab8 <LL_RCC_LSE_IsReady>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d047      	beq.n	8000d86 <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 8000cf6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cfa:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000cfc:	e043      	b.n	8000d86 <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000cfe:	f000 f85b 	bl	8000db8 <RCC_GetSystemClockFreq>
 8000d02:	4603      	mov	r3, r0
 8000d04:	4618      	mov	r0, r3
 8000d06:	f000 f8e9 	bl	8000edc <RCC_GetHCLKClockFreq>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f000 f8fb 	bl	8000f08 <RCC_GetPCLK1ClockFreq>
 8000d12:	60f8      	str	r0, [r7, #12]
        break;
 8000d14:	bf00      	nop
 8000d16:	e03b      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	2b30      	cmp	r3, #48	; 0x30
 8000d1c:	d138      	bne.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f7ff ff44 	bl	8000bac <LL_RCC_GetUSARTClockSource>
 8000d24:	4603      	mov	r3, r0
 8000d26:	4a22      	ldr	r2, [pc, #136]	; (8000db0 <LL_RCC_GetUSARTClockFreq+0x16c>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d009      	beq.n	8000d40 <LL_RCC_GetUSARTClockFreq+0xfc>
 8000d2c:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8000d30:	d00e      	beq.n	8000d50 <LL_RCC_GetUSARTClockFreq+0x10c>
 8000d32:	4a20      	ldr	r2, [pc, #128]	; (8000db4 <LL_RCC_GetUSARTClockFreq+0x170>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d114      	bne.n	8000d62 <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8000d38:	f000 f83e 	bl	8000db8 <RCC_GetSystemClockFreq>
 8000d3c:	60f8      	str	r0, [r7, #12]
          break;
 8000d3e:	e027      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 8000d40:	f7ff fea6 	bl	8000a90 <LL_RCC_HSI_IsReady>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d01f      	beq.n	8000d8a <LL_RCC_GetUSARTClockFreq+0x146>
          {
            usart_frequency = HSI_VALUE;
 8000d4a:	4b16      	ldr	r3, [pc, #88]	; (8000da4 <LL_RCC_GetUSARTClockFreq+0x160>)
 8000d4c:	60fb      	str	r3, [r7, #12]
          }
          break;
 8000d4e:	e01c      	b.n	8000d8a <LL_RCC_GetUSARTClockFreq+0x146>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 8000d50:	f7ff feb2 	bl	8000ab8 <LL_RCC_LSE_IsReady>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d019      	beq.n	8000d8e <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = LSE_VALUE;
 8000d5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d5e:	60fb      	str	r3, [r7, #12]
          }
          break;
 8000d60:	e015      	b.n	8000d8e <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000d62:	f000 f829 	bl	8000db8 <RCC_GetSystemClockFreq>
 8000d66:	4603      	mov	r3, r0
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f000 f8b7 	bl	8000edc <RCC_GetHCLKClockFreq>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	4618      	mov	r0, r3
 8000d72:	f000 f8c9 	bl	8000f08 <RCC_GetPCLK1ClockFreq>
 8000d76:	60f8      	str	r0, [r7, #12]
          break;
 8000d78:	e00a      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000d7a:	bf00      	nop
 8000d7c:	e008      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000d7e:	bf00      	nop
 8000d80:	e006      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000d82:	bf00      	nop
 8000d84:	e004      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000d86:	bf00      	nop
 8000d88:	e002      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8000d8a:	bf00      	nop
 8000d8c:	e000      	b.n	8000d90 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8000d8e:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8000d90:	68fb      	ldr	r3, [r7, #12]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3710      	adds	r7, #16
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	00030002 	.word	0x00030002
 8000da0:	00030001 	.word	0x00030001
 8000da4:	00f42400 	.word	0x00f42400
 8000da8:	000c0008 	.word	0x000c0008
 8000dac:	000c0004 	.word	0x000c0004
 8000db0:	00300020 	.word	0x00300020
 8000db4:	00300010 	.word	0x00300010

08000db8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8000dc2:	f7ff febb 	bl	8000b3c <LL_RCC_GetSysClkSource>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b0c      	cmp	r3, #12
 8000dca:	d851      	bhi.n	8000e70 <RCC_GetSystemClockFreq+0xb8>
 8000dcc:	a201      	add	r2, pc, #4	; (adr r2, 8000dd4 <RCC_GetSystemClockFreq+0x1c>)
 8000dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dd2:	bf00      	nop
 8000dd4:	08000e09 	.word	0x08000e09
 8000dd8:	08000e71 	.word	0x08000e71
 8000ddc:	08000e71 	.word	0x08000e71
 8000de0:	08000e71 	.word	0x08000e71
 8000de4:	08000e5d 	.word	0x08000e5d
 8000de8:	08000e71 	.word	0x08000e71
 8000dec:	08000e71 	.word	0x08000e71
 8000df0:	08000e71 	.word	0x08000e71
 8000df4:	08000e63 	.word	0x08000e63
 8000df8:	08000e71 	.word	0x08000e71
 8000dfc:	08000e71 	.word	0x08000e71
 8000e00:	08000e71 	.word	0x08000e71
 8000e04:	08000e69 	.word	0x08000e69
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000e08:	f7ff fe6a 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d111      	bne.n	8000e36 <RCC_GetSystemClockFreq+0x7e>
 8000e12:	f7ff fe65 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d004      	beq.n	8000e26 <RCC_GetSystemClockFreq+0x6e>
 8000e1c:	f7ff fe72 	bl	8000b04 <LL_RCC_MSI_GetRange>
 8000e20:	4603      	mov	r3, r0
 8000e22:	0a1b      	lsrs	r3, r3, #8
 8000e24:	e003      	b.n	8000e2e <RCC_GetSystemClockFreq+0x76>
 8000e26:	f7ff fe7b 	bl	8000b20 <LL_RCC_MSI_GetRangeAfterStandby>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	0a1b      	lsrs	r3, r3, #8
 8000e2e:	4a28      	ldr	r2, [pc, #160]	; (8000ed0 <RCC_GetSystemClockFreq+0x118>)
 8000e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e34:	e010      	b.n	8000e58 <RCC_GetSystemClockFreq+0xa0>
 8000e36:	f7ff fe53 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d004      	beq.n	8000e4a <RCC_GetSystemClockFreq+0x92>
 8000e40:	f7ff fe60 	bl	8000b04 <LL_RCC_MSI_GetRange>
 8000e44:	4603      	mov	r3, r0
 8000e46:	091b      	lsrs	r3, r3, #4
 8000e48:	e003      	b.n	8000e52 <RCC_GetSystemClockFreq+0x9a>
 8000e4a:	f7ff fe69 	bl	8000b20 <LL_RCC_MSI_GetRangeAfterStandby>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	091b      	lsrs	r3, r3, #4
 8000e52:	4a1f      	ldr	r2, [pc, #124]	; (8000ed0 <RCC_GetSystemClockFreq+0x118>)
 8000e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e58:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000e5a:	e033      	b.n	8000ec4 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8000e5c:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <RCC_GetSystemClockFreq+0x11c>)
 8000e5e:	607b      	str	r3, [r7, #4]
      break;
 8000e60:	e030      	b.n	8000ec4 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8000e62:	4b1d      	ldr	r3, [pc, #116]	; (8000ed8 <RCC_GetSystemClockFreq+0x120>)
 8000e64:	607b      	str	r3, [r7, #4]
      break;
 8000e66:	e02d      	b.n	8000ec4 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8000e68:	f000 f876 	bl	8000f58 <RCC_PLL_GetFreqDomain_SYS>
 8000e6c:	6078      	str	r0, [r7, #4]
      break;
 8000e6e:	e029      	b.n	8000ec4 <RCC_GetSystemClockFreq+0x10c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000e70:	f7ff fe36 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d111      	bne.n	8000e9e <RCC_GetSystemClockFreq+0xe6>
 8000e7a:	f7ff fe31 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d004      	beq.n	8000e8e <RCC_GetSystemClockFreq+0xd6>
 8000e84:	f7ff fe3e 	bl	8000b04 <LL_RCC_MSI_GetRange>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	0a1b      	lsrs	r3, r3, #8
 8000e8c:	e003      	b.n	8000e96 <RCC_GetSystemClockFreq+0xde>
 8000e8e:	f7ff fe47 	bl	8000b20 <LL_RCC_MSI_GetRangeAfterStandby>
 8000e92:	4603      	mov	r3, r0
 8000e94:	0a1b      	lsrs	r3, r3, #8
 8000e96:	4a0e      	ldr	r2, [pc, #56]	; (8000ed0 <RCC_GetSystemClockFreq+0x118>)
 8000e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9c:	e010      	b.n	8000ec0 <RCC_GetSystemClockFreq+0x108>
 8000e9e:	f7ff fe1f 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d004      	beq.n	8000eb2 <RCC_GetSystemClockFreq+0xfa>
 8000ea8:	f7ff fe2c 	bl	8000b04 <LL_RCC_MSI_GetRange>
 8000eac:	4603      	mov	r3, r0
 8000eae:	091b      	lsrs	r3, r3, #4
 8000eb0:	e003      	b.n	8000eba <RCC_GetSystemClockFreq+0x102>
 8000eb2:	f7ff fe35 	bl	8000b20 <LL_RCC_MSI_GetRangeAfterStandby>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	091b      	lsrs	r3, r3, #4
 8000eba:	4a05      	ldr	r2, [pc, #20]	; (8000ed0 <RCC_GetSystemClockFreq+0x118>)
 8000ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec0:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000ec2:	bf00      	nop
  }

  return frequency;
 8000ec4:	687b      	ldr	r3, [r7, #4]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	08002924 	.word	0x08002924
 8000ed4:	00f42400 	.word	0x00f42400
 8000ed8:	007a1200 	.word	0x007a1200

08000edc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8000ee4:	f7ff fe38 	bl	8000b58 <LL_RCC_GetAHBPrescaler>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	091b      	lsrs	r3, r3, #4
 8000eec:	f003 030f 	and.w	r3, r3, #15
 8000ef0:	4a04      	ldr	r2, [pc, #16]	; (8000f04 <RCC_GetHCLKClockFreq+0x28>)
 8000ef2:	5cd3      	ldrb	r3, [r2, r3]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	40d3      	lsrs	r3, r2
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	0800290c 	.word	0x0800290c

08000f08 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8000f10:	f7ff fe30 	bl	8000b74 <LL_RCC_GetAPB1Prescaler>
 8000f14:	4603      	mov	r3, r0
 8000f16:	0a1b      	lsrs	r3, r3, #8
 8000f18:	4a04      	ldr	r2, [pc, #16]	; (8000f2c <RCC_GetPCLK1ClockFreq+0x24>)
 8000f1a:	5cd3      	ldrb	r3, [r2, r3]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	40d3      	lsrs	r3, r2
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	0800291c 	.word	0x0800291c

08000f30 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000f38:	f7ff fe2a 	bl	8000b90 <LL_RCC_GetAPB2Prescaler>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	0adb      	lsrs	r3, r3, #11
 8000f40:	4a04      	ldr	r2, [pc, #16]	; (8000f54 <RCC_GetPCLK2ClockFreq+0x24>)
 8000f42:	5cd3      	ldrb	r3, [r2, r3]
 8000f44:	461a      	mov	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	40d3      	lsrs	r3, r2
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	0800291c 	.word	0x0800291c

08000f58 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000f58:	b590      	push	{r4, r7, lr}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	607b      	str	r3, [r7, #4]
 8000f62:	2300      	movs	r3, #0
 8000f64:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8000f66:	f7ff fe51 	bl	8000c0c <LL_RCC_PLL_GetMainSource>
 8000f6a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d02d      	beq.n	8000fce <RCC_PLL_GetFreqDomain_SYS+0x76>
 8000f72:	2b03      	cmp	r3, #3
 8000f74:	d02e      	beq.n	8000fd4 <RCC_PLL_GetFreqDomain_SYS+0x7c>
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d12f      	bne.n	8000fda <RCC_PLL_GetFreqDomain_SYS+0x82>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000f7a:	f7ff fdb1 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d111      	bne.n	8000fa8 <RCC_PLL_GetFreqDomain_SYS+0x50>
 8000f84:	f7ff fdac 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d004      	beq.n	8000f98 <RCC_PLL_GetFreqDomain_SYS+0x40>
 8000f8e:	f7ff fdb9 	bl	8000b04 <LL_RCC_MSI_GetRange>
 8000f92:	4603      	mov	r3, r0
 8000f94:	0a1b      	lsrs	r3, r3, #8
 8000f96:	e003      	b.n	8000fa0 <RCC_PLL_GetFreqDomain_SYS+0x48>
 8000f98:	f7ff fdc2 	bl	8000b20 <LL_RCC_MSI_GetRangeAfterStandby>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	0a1b      	lsrs	r3, r3, #8
 8000fa0:	4a2f      	ldr	r2, [pc, #188]	; (8001060 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8000fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa6:	e010      	b.n	8000fca <RCC_PLL_GetFreqDomain_SYS+0x72>
 8000fa8:	f7ff fd9a 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d004      	beq.n	8000fbc <RCC_PLL_GetFreqDomain_SYS+0x64>
 8000fb2:	f7ff fda7 	bl	8000b04 <LL_RCC_MSI_GetRange>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	091b      	lsrs	r3, r3, #4
 8000fba:	e003      	b.n	8000fc4 <RCC_PLL_GetFreqDomain_SYS+0x6c>
 8000fbc:	f7ff fdb0 	bl	8000b20 <LL_RCC_MSI_GetRangeAfterStandby>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	091b      	lsrs	r3, r3, #4
 8000fc4:	4a26      	ldr	r2, [pc, #152]	; (8001060 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8000fc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fca:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000fcc:	e02f      	b.n	800102e <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8000fce:	4b25      	ldr	r3, [pc, #148]	; (8001064 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8000fd0:	607b      	str	r3, [r7, #4]
      break;
 8000fd2:	e02c      	b.n	800102e <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8000fd4:	4b24      	ldr	r3, [pc, #144]	; (8001068 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8000fd6:	607b      	str	r3, [r7, #4]
      break;
 8000fd8:	e029      	b.n	800102e <RCC_PLL_GetFreqDomain_SYS+0xd6>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000fda:	f7ff fd81 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d111      	bne.n	8001008 <RCC_PLL_GetFreqDomain_SYS+0xb0>
 8000fe4:	f7ff fd7c 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d004      	beq.n	8000ff8 <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8000fee:	f7ff fd89 	bl	8000b04 <LL_RCC_MSI_GetRange>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	0a1b      	lsrs	r3, r3, #8
 8000ff6:	e003      	b.n	8001000 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 8000ff8:	f7ff fd92 	bl	8000b20 <LL_RCC_MSI_GetRangeAfterStandby>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	0a1b      	lsrs	r3, r3, #8
 8001000:	4a17      	ldr	r2, [pc, #92]	; (8001060 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001006:	e010      	b.n	800102a <RCC_PLL_GetFreqDomain_SYS+0xd2>
 8001008:	f7ff fd6a 	bl	8000ae0 <LL_RCC_MSI_IsEnabledRangeSelect>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d004      	beq.n	800101c <RCC_PLL_GetFreqDomain_SYS+0xc4>
 8001012:	f7ff fd77 	bl	8000b04 <LL_RCC_MSI_GetRange>
 8001016:	4603      	mov	r3, r0
 8001018:	091b      	lsrs	r3, r3, #4
 800101a:	e003      	b.n	8001024 <RCC_PLL_GetFreqDomain_SYS+0xcc>
 800101c:	f7ff fd80 	bl	8000b20 <LL_RCC_MSI_GetRangeAfterStandby>
 8001020:	4603      	mov	r3, r0
 8001022:	091b      	lsrs	r3, r3, #4
 8001024:	4a0e      	ldr	r2, [pc, #56]	; (8001060 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800102a:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800102c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800102e:	f7ff fdfb 	bl	8000c28 <LL_RCC_PLL_GetDivider>
 8001032:	4603      	mov	r3, r0
 8001034:	091b      	lsrs	r3, r3, #4
 8001036:	3301      	adds	r3, #1
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	fbb2 f4f3 	udiv	r4, r2, r3
 800103e:	f7ff fdc9 	bl	8000bd4 <LL_RCC_PLL_GetN>
 8001042:	4603      	mov	r3, r0
 8001044:	fb03 f404 	mul.w	r4, r3, r4
 8001048:	f7ff fdd2 	bl	8000bf0 <LL_RCC_PLL_GetR>
 800104c:	4603      	mov	r3, r0
 800104e:	0e5b      	lsrs	r3, r3, #25
 8001050:	3301      	adds	r3, #1
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8001058:	4618      	mov	r0, r3
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	bd90      	pop	{r4, r7, pc}
 8001060:	08002924 	.word	0x08002924
 8001064:	00f42400 	.word	0x00f42400
 8001068:	007a1200 	.word	0x007a1200

0800106c <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800107c:	2b40      	cmp	r3, #64	; 0x40
 800107e:	bf0c      	ite	eq
 8001080:	2301      	moveq	r3, #1
 8001082:	2300      	movne	r3, #0
 8001084:	b2db      	uxtb	r3, r3
}
 8001086:	4618      	mov	r0, r3
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr

08001092 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8001092:	b480      	push	{r7}
 8001094:	b083      	sub	sp, #12
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
 800109a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	b29b      	uxth	r3, r3
 80010a0:	461a      	mov	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	611a      	str	r2, [r3, #16]
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b084      	sub	sp, #16
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80010bc:	2300      	movs	r3, #0
 80010be:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f7ff ffd3 	bl	800106c <LL_SPI_IsEnabled>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d13b      	bne.n	8001144 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80010d4:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	6811      	ldr	r1, [r2, #0]
 80010dc:	683a      	ldr	r2, [r7, #0]
 80010de:	6852      	ldr	r2, [r2, #4]
 80010e0:	4311      	orrs	r1, r2
 80010e2:	683a      	ldr	r2, [r7, #0]
 80010e4:	68d2      	ldr	r2, [r2, #12]
 80010e6:	4311      	orrs	r1, r2
 80010e8:	683a      	ldr	r2, [r7, #0]
 80010ea:	6912      	ldr	r2, [r2, #16]
 80010ec:	4311      	orrs	r1, r2
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	6952      	ldr	r2, [r2, #20]
 80010f2:	4311      	orrs	r1, r2
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	6992      	ldr	r2, [r2, #24]
 80010f8:	4311      	orrs	r1, r2
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	69d2      	ldr	r2, [r2, #28]
 80010fe:	4311      	orrs	r1, r2
 8001100:	683a      	ldr	r2, [r7, #0]
 8001102:	6a12      	ldr	r2, [r2, #32]
 8001104:	430a      	orrs	r2, r1
 8001106:	431a      	orrs	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001114:	f023 0304 	bic.w	r3, r3, #4
 8001118:	683a      	ldr	r2, [r7, #0]
 800111a:	6891      	ldr	r1, [r2, #8]
 800111c:	683a      	ldr	r2, [r7, #0]
 800111e:	6952      	ldr	r2, [r2, #20]
 8001120:	0c12      	lsrs	r2, r2, #16
 8001122:	430a      	orrs	r2, r1
 8001124:	431a      	orrs	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	6a1b      	ldr	r3, [r3, #32]
 800112e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001132:	d105      	bne.n	8001140 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001138:	4619      	mov	r1, r3
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ffa9 	bl	8001092 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8001140:	2301      	movs	r3, #1
 8001142:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001144:	7bfb      	ldrb	r3, [r7, #15]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <LL_TIM_StructInit>:
  *         to their default values.
  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800114e:	b480      	push	{r7}
 8001150:	b083      	sub	sp, #12
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000U;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	605a      	str	r2, [r3, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f04f 32ff 	mov.w	r2, #4294967295
 8001168:	609a      	str	r2, [r3, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	60da      	str	r2, [r3, #12]
  TIM_InitStruct->RepetitionCounter = (uint8_t)0x00U;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	741a      	strb	r2, [r3, #16]
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8001182:	b480      	push	{r7}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	2b01      	cmp	r3, #1
 8001194:	bf0c      	ite	eq
 8001196:	2301      	moveq	r3, #1
 8001198:	2300      	movne	r3, #0
 800119a:	b2db      	uxtb	r3, r3
}
 800119c:	4618      	mov	r0, r3
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	431a      	orrs	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	605a      	str	r2, [r3, #4]
}
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80011ce:	b480      	push	{r7}
 80011d0:	b083      	sub	sp, #12
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	431a      	orrs	r2, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	609a      	str	r2, [r3, #8]
}
 80011e8:	bf00      	nop
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif
{
 80011f4:	b4b0      	push	{r4, r5, r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
 8001200:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8001202:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001204:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800120c:	d114      	bne.n	8001238 <LL_USART_SetBaudRate+0x44>
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	005a      	lsls	r2, r3, #1
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	085b      	lsrs	r3, r3, #1
 8001216:	441a      	add	r2, r3
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	fbb2 f3f3 	udiv	r3, r2, r3
 800121e:	b29b      	uxth	r3, r3
 8001220:	461d      	mov	r5, r3
#endif
    brrtemp = usartdiv & 0xFFF0U;
 8001222:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001226:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001228:	086b      	lsrs	r3, r5, #1
 800122a:	b29b      	uxth	r3, r3
 800122c:	f003 0307 	and.w	r3, r3, #7
 8001230:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	60dc      	str	r4, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif
  }
}
 8001236:	e00a      	b.n	800124e <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	085a      	lsrs	r2, r3, #1
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	441a      	add	r2, r3
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	fbb2 f3f3 	udiv	r3, r2, r3
 8001246:	b29b      	uxth	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	60da      	str	r2, [r3, #12]
}
 800124e:	bf00      	nop
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	bcb0      	pop	{r4, r5, r7}
 8001256:	4770      	bx	lr

08001258 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001262:	2300      	movs	r3, #0
 8001264:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001266:	2300      	movs	r3, #0
 8001268:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ff89 	bl	8001182 <LL_USART_IsEnabled>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d148      	bne.n	8001308 <LL_USART_Init+0xb0>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4b26      	ldr	r3, [pc, #152]	; (8001314 <LL_USART_Init+0xbc>)
 800127c:	4013      	ands	r3, r2
 800127e:	683a      	ldr	r2, [r7, #0]
 8001280:	6851      	ldr	r1, [r2, #4]
 8001282:	683a      	ldr	r2, [r7, #0]
 8001284:	68d2      	ldr	r2, [r2, #12]
 8001286:	4311      	orrs	r1, r2
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	6912      	ldr	r2, [r2, #16]
 800128c:	4311      	orrs	r1, r2
 800128e:	683a      	ldr	r2, [r7, #0]
 8001290:	6992      	ldr	r2, [r2, #24]
 8001292:	430a      	orrs	r2, r1
 8001294:	431a      	orrs	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	4619      	mov	r1, r3
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff81 	bl	80011a8 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	4619      	mov	r1, r3
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7ff ff8e 	bl	80011ce <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a18      	ldr	r2, [pc, #96]	; (8001318 <LL_USART_Init+0xc0>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d104      	bne.n	80012c4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80012ba:	2003      	movs	r0, #3
 80012bc:	f7ff fcc2 	bl	8000c44 <LL_RCC_GetUSARTClockFreq>
 80012c0:	60b8      	str	r0, [r7, #8]
 80012c2:	e010      	b.n	80012e6 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a15      	ldr	r2, [pc, #84]	; (800131c <LL_USART_Init+0xc4>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d104      	bne.n	80012d6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80012cc:	200c      	movs	r0, #12
 80012ce:	f7ff fcb9 	bl	8000c44 <LL_RCC_GetUSARTClockFreq>
 80012d2:	60b8      	str	r0, [r7, #8]
 80012d4:	e007      	b.n	80012e6 <LL_USART_Init+0x8e>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a11      	ldr	r2, [pc, #68]	; (8001320 <LL_USART_Init+0xc8>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d103      	bne.n	80012e6 <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80012de:	2030      	movs	r0, #48	; 0x30
 80012e0:	f7ff fcb0 	bl	8000c44 <LL_RCC_GetUSARTClockFreq>
 80012e4:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d00d      	beq.n	8001308 <LL_USART_Init+0xb0>
        && (USART_InitStruct->BaudRate != 0U))
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d009      	beq.n	8001308 <LL_USART_Init+0xb0>
    {
      status = SUCCESS;
 80012f4:	2301      	movs	r3, #1
 80012f6:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	699a      	ldr	r2, [r3, #24]
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	68b9      	ldr	r1, [r7, #8]
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff ff76 	bl	80011f4 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001308:	7bfb      	ldrb	r3, [r7, #15]
}
 800130a:	4618      	mov	r0, r3
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	efff69f3 	.word	0xefff69f3
 8001318:	40013800 	.word	0x40013800
 800131c:	40004400 	.word	0x40004400
 8001320:	40004800 	.word	0x40004800

08001324 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800132e:	4909      	ldr	r1, [pc, #36]	; (8001354 <NVIC_EnableIRQ+0x30>)
 8001330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001334:	095b      	lsrs	r3, r3, #5
 8001336:	79fa      	ldrb	r2, [r7, #7]
 8001338:	f002 021f 	and.w	r2, r2, #31
 800133c:	2001      	movs	r0, #1
 800133e:	fa00 f202 	lsl.w	r2, r0, r2
 8001342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000e100 	.word	0xe000e100

08001358 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	6039      	str	r1, [r7, #0]
 8001362:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001368:	2b00      	cmp	r3, #0
 800136a:	da0b      	bge.n	8001384 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800136c:	490d      	ldr	r1, [pc, #52]	; (80013a4 <NVIC_SetPriority+0x4c>)
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	f003 030f 	and.w	r3, r3, #15
 8001374:	3b04      	subs	r3, #4
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	0112      	lsls	r2, r2, #4
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	440b      	add	r3, r1
 8001380:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001382:	e009      	b.n	8001398 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001384:	4908      	ldr	r1, [pc, #32]	; (80013a8 <NVIC_SetPriority+0x50>)
 8001386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	b2d2      	uxtb	r2, r2
 800138e:	0112      	lsls	r2, r2, #4
 8001390:	b2d2      	uxtb	r2, r2
 8001392:	440b      	add	r3, r1
 8001394:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	e000ed00 	.word	0xe000ed00
 80013a8:	e000e100 	.word	0xe000e100

080013ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013bc:	d301      	bcc.n	80013c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013be:	2301      	movs	r3, #1
 80013c0:	e00f      	b.n	80013e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013c2:	4a0a      	ldr	r2, [pc, #40]	; (80013ec <SysTick_Config+0x40>)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013ca:	210f      	movs	r1, #15
 80013cc:	f04f 30ff 	mov.w	r0, #4294967295
 80013d0:	f7ff ffc2 	bl	8001358 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013d4:	4b05      	ldr	r3, [pc, #20]	; (80013ec <SysTick_Config+0x40>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013da:	4b04      	ldr	r3, [pc, #16]	; (80013ec <SysTick_Config+0x40>)
 80013dc:	2207      	movs	r2, #7
 80013de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	e000e010 	.word	0xe000e010

080013f0 <LL_SPI_Enable>:
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	601a      	str	r2, [r3, #0]
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <LL_SPI_SetRxFIFOThreshold>:
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	431a      	orrs	r2, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	605a      	str	r2, [r3, #4]
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001436:	b480      	push	{r7}
 8001438:	b089      	sub	sp, #36	; 0x24
 800143a:	af00      	add	r7, sp, #0
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	60b9      	str	r1, [r7, #8]
 8001440:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	fa93 f3a3 	rbit	r3, r3
 8001450:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	fab3 f383 	clz	r3, r3
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	2103      	movs	r1, #3
 800145c:	fa01 f303 	lsl.w	r3, r1, r3
 8001460:	43db      	mvns	r3, r3
 8001462:	401a      	ands	r2, r3
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	fa93 f3a3 	rbit	r3, r3
 800146e:	61bb      	str	r3, [r7, #24]
  return(result);
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	fab3 f383 	clz	r3, r3
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	6879      	ldr	r1, [r7, #4]
 800147a:	fa01 f303 	lsl.w	r3, r1, r3
 800147e:	431a      	orrs	r2, r3
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	601a      	str	r2, [r3, #0]
}
 8001484:	bf00      	nop
 8001486:	3724      	adds	r7, #36	; 0x24
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	60b9      	str	r1, [r7, #8]
 800149a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	43db      	mvns	r3, r3
 80014a4:	401a      	ands	r2, r3
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	6879      	ldr	r1, [r7, #4]
 80014aa:	fb01 f303 	mul.w	r3, r1, r3
 80014ae:	431a      	orrs	r2, r3
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	605a      	str	r2, [r3, #4]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b089      	sub	sp, #36	; 0x24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	fa93 f3a3 	rbit	r3, r3
 80014da:	613b      	str	r3, [r7, #16]
  return(result);
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	fab3 f383 	clz	r3, r3
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	2103      	movs	r1, #3
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	43db      	mvns	r3, r3
 80014ec:	401a      	ands	r2, r3
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	fa93 f3a3 	rbit	r3, r3
 80014f8:	61bb      	str	r3, [r7, #24]
  return(result);
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	fab3 f383 	clz	r3, r3
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	fa01 f303 	lsl.w	r3, r1, r3
 8001508:	431a      	orrs	r2, r3
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800150e:	bf00      	nop
 8001510:	3724      	adds	r7, #36	; 0x24
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800151a:	b480      	push	{r7}
 800151c:	b089      	sub	sp, #36	; 0x24
 800151e:	af00      	add	r7, sp, #0
 8001520:	60f8      	str	r0, [r7, #12]
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	fa93 f3a3 	rbit	r3, r3
 8001534:	613b      	str	r3, [r7, #16]
  return(result);
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	fab3 f383 	clz	r3, r3
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	2103      	movs	r1, #3
 8001540:	fa01 f303 	lsl.w	r3, r1, r3
 8001544:	43db      	mvns	r3, r3
 8001546:	401a      	ands	r2, r3
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	fa93 f3a3 	rbit	r3, r3
 8001552:	61bb      	str	r3, [r7, #24]
  return(result);
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	fab3 f383 	clz	r3, r3
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	6879      	ldr	r1, [r7, #4]
 800155e:	fa01 f303 	lsl.w	r3, r1, r3
 8001562:	431a      	orrs	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	60da      	str	r2, [r3, #12]
}
 8001568:	bf00      	nop
 800156a:	3724      	adds	r7, #36	; 0x24
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001574:	b480      	push	{r7}
 8001576:	b089      	sub	sp, #36	; 0x24
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6a1a      	ldr	r2, [r3, #32]
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	fa93 f3a3 	rbit	r3, r3
 800158e:	613b      	str	r3, [r7, #16]
  return(result);
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	fab3 f383 	clz	r3, r3
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	210f      	movs	r1, #15
 800159a:	fa01 f303 	lsl.w	r3, r1, r3
 800159e:	43db      	mvns	r3, r3
 80015a0:	401a      	ands	r2, r3
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	fa93 f3a3 	rbit	r3, r3
 80015ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	fab3 f383 	clz	r3, r3
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	6879      	ldr	r1, [r7, #4]
 80015b8:	fa01 f303 	lsl.w	r3, r1, r3
 80015bc:	431a      	orrs	r2, r3
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80015c2:	bf00      	nop
 80015c4:	3724      	adds	r7, #36	; 0x24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80015ce:	b480      	push	{r7}
 80015d0:	b089      	sub	sp, #36	; 0x24
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	60f8      	str	r0, [r7, #12]
 80015d6:	60b9      	str	r1, [r7, #8]
 80015d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	0a1b      	lsrs	r3, r3, #8
 80015e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	fa93 f3a3 	rbit	r3, r3
 80015ea:	613b      	str	r3, [r7, #16]
  return(result);
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	fab3 f383 	clz	r3, r3
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	210f      	movs	r1, #15
 80015f6:	fa01 f303 	lsl.w	r3, r1, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	401a      	ands	r2, r3
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	0a1b      	lsrs	r3, r3, #8
 8001602:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	fa93 f3a3 	rbit	r3, r3
 800160a:	61bb      	str	r3, [r7, #24]
  return(result);
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	fab3 f383 	clz	r3, r3
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	6879      	ldr	r1, [r7, #4]
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	431a      	orrs	r2, r3
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8001620:	bf00      	nop
 8001622:	3724      	adds	r7, #36	; 0x24
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	619a      	str	r2, [r3, #24]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001650:	4908      	ldr	r1, [pc, #32]	; (8001674 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001652:	4b08      	ldr	r3, [pc, #32]	; (8001674 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001654:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4313      	orrs	r3, r2
 800165a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800165c:	4b05      	ldr	r3, [pc, #20]	; (8001674 <LL_APB1_GRP1_EnableClock+0x2c>)
 800165e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	4013      	ands	r3, r2
 8001664:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001666:	68fb      	ldr	r3, [r7, #12]
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	40021000 	.word	0x40021000

08001678 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001680:	4908      	ldr	r1, [pc, #32]	; (80016a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001682:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001684:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4313      	orrs	r3, r2
 800168a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800168c:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 800168e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4013      	ands	r3, r2
 8001694:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001696:	68fb      	ldr	r3, [r7, #12]
}
 8001698:	bf00      	nop
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	40021000 	.word	0x40021000

080016a8 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b04      	cmp	r3, #4
 80016b4:	d106      	bne.n	80016c4 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80016b6:	4a09      	ldr	r2, [pc, #36]	; (80016dc <LL_SYSTICK_SetClkSource+0x34>)
 80016b8:	4b08      	ldr	r3, [pc, #32]	; (80016dc <LL_SYSTICK_SetClkSource+0x34>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f043 0304 	orr.w	r3, r3, #4
 80016c0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 80016c2:	e005      	b.n	80016d0 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80016c4:	4a05      	ldr	r2, [pc, #20]	; (80016dc <LL_SYSTICK_SetClkSource+0x34>)
 80016c6:	4b05      	ldr	r3, [pc, #20]	; (80016dc <LL_SYSTICK_SetClkSource+0x34>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f023 0304 	bic.w	r3, r3, #4
 80016ce:	6013      	str	r3, [r2, #0]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000e010 	.word	0xe000e010

080016e0 <LL_SYSTICK_DisableIT>:
  * @brief  Disable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_DisableIT(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80016e4:	4a05      	ldr	r2, [pc, #20]	; (80016fc <LL_SYSTICK_DisableIT+0x1c>)
 80016e6:	4b05      	ldr	r3, [pc, #20]	; (80016fc <LL_SYSTICK_DisableIT+0x1c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f023 0302 	bic.w	r3, r3, #2
 80016ee:	6013      	str	r3, [r2, #0]
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	e000e010 	.word	0xe000e010

08001700 <LL_RCC_HSE_EnableBypass>:
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001704:	4a05      	ldr	r2, [pc, #20]	; (800171c <LL_RCC_HSE_EnableBypass+0x1c>)
 8001706:	4b05      	ldr	r3, [pc, #20]	; (800171c <LL_RCC_HSE_EnableBypass+0x1c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800170e:	6013      	str	r3, [r2, #0]
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40021000 	.word	0x40021000

08001720 <LL_RCC_HSE_Enable>:
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001724:	4a05      	ldr	r2, [pc, #20]	; (800173c <LL_RCC_HSE_Enable+0x1c>)
 8001726:	4b05      	ldr	r3, [pc, #20]	; (800173c <LL_RCC_HSE_Enable+0x1c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800172e:	6013      	str	r3, [r2, #0]
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	40021000 	.word	0x40021000

08001740 <LL_RCC_HSE_IsReady>:
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001744:	4b07      	ldr	r3, [pc, #28]	; (8001764 <LL_RCC_HSE_IsReady+0x24>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800174c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001750:	bf0c      	ite	eq
 8001752:	2301      	moveq	r3, #1
 8001754:	2300      	movne	r3, #0
 8001756:	b2db      	uxtb	r3, r3
}
 8001758:	4618      	mov	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40021000 	.word	0x40021000

08001768 <LL_RCC_SetSysClkSource>:
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001770:	4906      	ldr	r1, [pc, #24]	; (800178c <LL_RCC_SetSysClkSource+0x24>)
 8001772:	4b06      	ldr	r3, [pc, #24]	; (800178c <LL_RCC_SetSysClkSource+0x24>)
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f023 0203 	bic.w	r2, r3, #3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4313      	orrs	r3, r2
 800177e:	608b      	str	r3, [r1, #8]
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	40021000 	.word	0x40021000

08001790 <LL_RCC_GetSysClkSource>:
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001794:	4b04      	ldr	r3, [pc, #16]	; (80017a8 <LL_RCC_GetSysClkSource+0x18>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f003 030c 	and.w	r3, r3, #12
}
 800179c:	4618      	mov	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40021000 	.word	0x40021000

080017ac <LL_RCC_SetAHBPrescaler>:
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80017b4:	4906      	ldr	r1, [pc, #24]	; (80017d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <LL_RCC_SetAHBPrescaler+0x24>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	608b      	str	r3, [r1, #8]
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	40021000 	.word	0x40021000

080017d4 <LL_RCC_SetAPB1Prescaler>:
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80017dc:	4906      	ldr	r1, [pc, #24]	; (80017f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80017de:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	608b      	str	r3, [r1, #8]
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	40021000 	.word	0x40021000

080017fc <LL_RCC_SetAPB2Prescaler>:
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001804:	4906      	ldr	r1, [pc, #24]	; (8001820 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4313      	orrs	r3, r2
 8001812:	608b      	str	r3, [r1, #8]
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	40021000 	.word	0x40021000

08001824 <LL_RCC_ConfigMCO>:
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 800182e:	4808      	ldr	r0, [pc, #32]	; (8001850 <LL_RCC_ConfigMCO+0x2c>)
 8001830:	4b07      	ldr	r3, [pc, #28]	; (8001850 <LL_RCC_ConfigMCO+0x2c>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001838:	6879      	ldr	r1, [r7, #4]
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	430b      	orrs	r3, r1
 800183e:	4313      	orrs	r3, r2
 8001840:	6083      	str	r3, [r0, #8]
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	40021000 	.word	0x40021000

08001854 <LL_RCC_SetI2CClockSource>:
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U)); 
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	0e1a      	lsrs	r2, r3, #24
 8001860:	4b0e      	ldr	r3, [pc, #56]	; (800189c <LL_RCC_SetI2CClockSource+0x48>)
 8001862:	4413      	add	r3, r2
 8001864:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3U << ((I2CxSource & 0x00FF0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x00FF0000U) >> 16U)));
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	0c1b      	lsrs	r3, r3, #16
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2103      	movs	r1, #3
 8001872:	fa01 f303 	lsl.w	r3, r1, r3
 8001876:	43db      	mvns	r3, r3
 8001878:	401a      	ands	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	b2d9      	uxtb	r1, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	0c1b      	lsrs	r3, r3, #16
 8001882:	b2db      	uxtb	r3, r3
 8001884:	fa01 f303 	lsl.w	r3, r1, r3
 8001888:	431a      	orrs	r2, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	601a      	str	r2, [r3, #0]
}
 800188e:	bf00      	nop
 8001890:	3714      	adds	r7, #20
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	40021088 	.word	0x40021088

080018a0 <LL_RCC_SetADCClockSource>:
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80018a8:	4907      	ldr	r1, [pc, #28]	; (80018c8 <LL_RCC_SetADCClockSource+0x28>)
 80018aa:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <LL_RCC_SetADCClockSource+0x28>)
 80018ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018b0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	40021000 	.word	0x40021000

080018cc <LL_RCC_PLL_Enable>:
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80018d0:	4a05      	ldr	r2, [pc, #20]	; (80018e8 <LL_RCC_PLL_Enable+0x1c>)
 80018d2:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <LL_RCC_PLL_Enable+0x1c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018da:	6013      	str	r3, [r2, #0]
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000

080018ec <LL_RCC_PLL_IsReady>:
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80018f0:	4b07      	ldr	r3, [pc, #28]	; (8001910 <LL_RCC_PLL_IsReady+0x24>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80018fc:	bf0c      	ite	eq
 80018fe:	2301      	moveq	r3, #1
 8001900:	2300      	movne	r3, #0
 8001902:	b2db      	uxtb	r3, r3
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000

08001914 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
 8001920:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001922:	480a      	ldr	r0, [pc, #40]	; (800194c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001924:	4b09      	ldr	r3, [pc, #36]	; (800194c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001926:	68da      	ldr	r2, [r3, #12]
 8001928:	4b09      	ldr	r3, [pc, #36]	; (8001950 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 800192a:	4013      	ands	r3, r2
 800192c:	68f9      	ldr	r1, [r7, #12]
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	4311      	orrs	r1, r2
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	0212      	lsls	r2, r2, #8
 8001936:	4311      	orrs	r1, r2
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	4313      	orrs	r3, r2
 800193e:	60c3      	str	r3, [r0, #12]
}
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	40021000 	.word	0x40021000
 8001950:	f9ff808c 	.word	0xf9ff808c

08001954 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001958:	4a05      	ldr	r2, [pc, #20]	; (8001970 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800195a:	4b05      	ldr	r3, [pc, #20]	; (8001970 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001962:	60d3      	str	r3, [r2, #12]
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	40021000 	.word	0x40021000

08001974 <LL_I2C_Enable>:
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f043 0201 	orr.w	r2, r3, #1
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	601a      	str	r2, [r3, #0]
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <LL_I2C_Disable>:
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f023 0201 	bic.w	r2, r3, #1
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	601a      	str	r2, [r3, #0]
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <LL_USART_Enable>:
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f043 0201 	orr.w	r2, r3, #1
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	601a      	str	r2, [r3, #0]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_USART_DisableSCLKOutput>:
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	605a      	str	r2, [r3, #4]
}
 80019e8:	bf00      	nop
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <LL_USART_DisableOverrunDetect>:
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	609a      	str	r2, [r3, #8]
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f043 0220 	orr.w	r2, r3, #32
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	601a      	str	r2, [r3, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001a34:	b490      	push	{r4, r7}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8001a3e:	4c11      	ldr	r4, [pc, #68]	; (8001a84 <LL_SYSCFG_SetEXTISource+0x50>)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	490f      	ldr	r1, [pc, #60]	; (8001a84 <LL_SYSCFG_SetEXTISource+0x50>)
 8001a46:	683a      	ldr	r2, [r7, #0]
 8001a48:	b2d2      	uxtb	r2, r2
 8001a4a:	3202      	adds	r2, #2
 8001a4c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001a50:	683a      	ldr	r2, [r7, #0]
 8001a52:	0c12      	lsrs	r2, r2, #16
 8001a54:	43d2      	mvns	r2, r2
 8001a56:	4011      	ands	r1, r2
 8001a58:	683a      	ldr	r2, [r7, #0]
 8001a5a:	0c12      	lsrs	r2, r2, #16
 8001a5c:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	fa92 f2a2 	rbit	r2, r2
 8001a64:	60ba      	str	r2, [r7, #8]
  return(result);
 8001a66:	68ba      	ldr	r2, [r7, #8]
 8001a68:	fab2 f282 	clz	r2, r2
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a72:	430a      	orrs	r2, r1
 8001a74:	3302      	adds	r3, #2
 8001a76:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 8001a7a:	bf00      	nop
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc90      	pop	{r4, r7}
 8001a82:	4770      	bx	lr
 8001a84:	40010000 	.word	0x40010000

08001a88 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001a90:	4906      	ldr	r1, [pc, #24]	; (8001aac <LL_FLASH_SetLatency+0x24>)
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <LL_FLASH_SetLatency+0x24>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f023 0207 	bic.w	r2, r3, #7
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	600b      	str	r3, [r1, #0]
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	40022000 	.word	0x40022000

08001ab0 <SystemClock_Config>:
#include "stm32l4xx_ll_exti.h"
#include "stm32l4xx_ll_pwr.h"
#include "stm32l4xx_ll_system.h"


void SystemClock_Config(void) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001ab4:	2001      	movs	r0, #1
 8001ab6:	f7ff fddf 	bl	8001678 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001aba:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001abe:	f7ff fdc3 	bl	8001648 <LL_APB1_GRP1_EnableClock>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8001ac2:	2001      	movs	r0, #1
 8001ac4:	f7ff ffe0 	bl	8001a88 <LL_FLASH_SetLatency>

	LL_RCC_HSE_Enable();
 8001ac8:	f7ff fe2a 	bl	8001720 <LL_RCC_HSE_Enable>
	LL_RCC_HSE_EnableBypass();
 8001acc:	f7ff fe18 	bl	8001700 <LL_RCC_HSE_EnableBypass>

	while (LL_RCC_HSE_IsReady() != 1) {}
 8001ad0:	bf00      	nop
 8001ad2:	f7ff fe35 	bl	8001740 <LL_RCC_HSE_IsReady>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d1fa      	bne.n	8001ad2 <SystemClock_Config+0x22>

	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 16,LL_RCC_PLLR_DIV_4);
 8001adc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ae0:	2210      	movs	r2, #16
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	2003      	movs	r0, #3
 8001ae6:	f7ff ff15 	bl	8001914 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_EnableDomain_SYS();
 8001aea:	f7ff ff33 	bl	8001954 <LL_RCC_PLL_EnableDomain_SYS>
	LL_RCC_PLL_Enable();
 8001aee:	f7ff feed 	bl	80018cc <LL_RCC_PLL_Enable>

	while (LL_RCC_PLL_IsReady() != 1) {}
 8001af2:	bf00      	nop
 8001af4:	f7ff fefa 	bl	80018ec <LL_RCC_PLL_IsReady>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d1fa      	bne.n	8001af4 <SystemClock_Config+0x44>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001afe:	2003      	movs	r0, #3
 8001b00:	f7ff fe32 	bl	8001768 <LL_RCC_SetSysClkSource>

	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {}
 8001b04:	bf00      	nop
 8001b06:	f7ff fe43 	bl	8001790 <LL_RCC_GetSysClkSource>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b0c      	cmp	r3, #12
 8001b0e:	d1fa      	bne.n	8001b06 <SystemClock_Config+0x56>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001b10:	2000      	movs	r0, #0
 8001b12:	f7ff fe4b 	bl	80017ac <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001b16:	2000      	movs	r0, #0
 8001b18:	f7ff fe5c 	bl	80017d4 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f7ff fe6d 	bl	80017fc <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 8001b22:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 8001b26:	f7ff fe95 	bl	8001854 <LL_RCC_SetI2CClockSource>

	LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_SYSCLK, LL_RCC_MCO1_DIV_1);
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8001b30:	f7ff fe78 	bl	8001824 <LL_RCC_ConfigMCO>

	SystemCoreClockUpdate();
 8001b34:	f000 fdca 	bl	80026cc <SystemCoreClockUpdate>

	LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8001b38:	2004      	movs	r0, #4
 8001b3a:	f7ff fdb5 	bl	80016a8 <LL_SYSTICK_SetClkSource>
	SysTick_Config(SystemCoreClock / 100000);
 8001b3e:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <SystemClock_Config+0xbc>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	095b      	lsrs	r3, r3, #5
 8001b44:	4a0a      	ldr	r2, [pc, #40]	; (8001b70 <SystemClock_Config+0xc0>)
 8001b46:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4a:	09db      	lsrs	r3, r3, #7
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fc2d 	bl	80013ac <SysTick_Config>
	NVIC_SetPriority(SysTick_IRQn,0);
 8001b52:	2100      	movs	r1, #0
 8001b54:	f04f 30ff 	mov.w	r0, #4294967295
 8001b58:	f7ff fbfe 	bl	8001358 <NVIC_SetPriority>
	LL_SYSTICK_DisableIT();
 8001b5c:	f7ff fdc0 	bl	80016e0 <LL_SYSTICK_DisableIT>
	LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8001b60:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8001b64:	f7ff fe9c 	bl	80018a0 <LL_RCC_SetADCClockSource>


}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000000 	.word	0x20000000
 8001b70:	0a7c5ac5 	.word	0x0a7c5ac5

08001b74 <GPIO_Init>:


void GPIO_Init(void)
{ 	/*Povolen hodin do GPIO periferi*/
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
	WRITE_REG(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN | RCC_AHB2ENR_GPIOBEN | RCC_AHB2ENR_GPIOCEN) ;
 8001b78:	4ba1      	ldr	r3, [pc, #644]	; (8001e00 <GPIO_Init+0x28c>)
 8001b7a:	2207      	movs	r2, #7
 8001b7c:	64da      	str	r2, [r3, #76]	; 0x4c


	/*USBPWREN Init*/
	LL_GPIO_SetPinMode(GPIOA,USBPWREN,LL_GPIO_MODE_INPUT);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2101      	movs	r1, #1
 8001b82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b86:	f7ff fc56 	bl	8001436 <LL_GPIO_SetPinMode>

	/*USART2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART2_TX,LL_GPIO_MODE_ALTERNATE);
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	2104      	movs	r1, #4
 8001b8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b92:	f7ff fc50 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART2_RX,LL_GPIO_MODE_ALTERNATE);
 8001b96:	2202      	movs	r2, #2
 8001b98:	2108      	movs	r1, #8
 8001b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b9e:	f7ff fc4a 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	2104      	movs	r1, #4
 8001ba6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001baa:	f7ff fc89 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001bae:	2201      	movs	r2, #1
 8001bb0:	2108      	movs	r1, #8
 8001bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bb6:	f7ff fc83 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_TX,LL_GPIO_AF_7);
 8001bba:	2207      	movs	r2, #7
 8001bbc:	2104      	movs	r1, #4
 8001bbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bc2:	f7ff fcd7 	bl	8001574 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_RX,LL_GPIO_AF_7);
 8001bc6:	2207      	movs	r2, #7
 8001bc8:	2108      	movs	r1, #8
 8001bca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bce:	f7ff fcd1 	bl	8001574 <LL_GPIO_SetAFPin_0_7>

	/*Analog SENS GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,SENS1,LL_GPIO_MODE_ANALOG);
 8001bd2:	2203      	movs	r2, #3
 8001bd4:	2110      	movs	r1, #16
 8001bd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bda:	f7ff fc2c 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,SENS2,LL_GPIO_MODE_ANALOG);
 8001bde:	2203      	movs	r2, #3
 8001be0:	2120      	movs	r1, #32
 8001be2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001be6:	f7ff fc26 	bl	8001436 <LL_GPIO_SetPinMode>

	/*Power EN GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,_5V_EN,LL_GPIO_MODE_OUTPUT);
 8001bea:	2201      	movs	r2, #1
 8001bec:	2180      	movs	r1, #128	; 0x80
 8001bee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bf2:	f7ff fc20 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,_3V3_EN,LL_GPIO_MODE_OUTPUT);
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	2140      	movs	r1, #64	; 0x40
 8001bfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bfe:	f7ff fc1a 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,_5V_EN,LL_GPIO_SPEED_FREQ_LOW);
 8001c02:	2200      	movs	r2, #0
 8001c04:	2180      	movs	r1, #128	; 0x80
 8001c06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c0a:	f7ff fc59 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,_3V3_EN,LL_GPIO_SPEED_FREQ_LOW);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2140      	movs	r1, #64	; 0x40
 8001c12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c16:	f7ff fc53 	bl	80014c0 <LL_GPIO_SetPinSpeed>

	/*MCO Init*/
	LL_GPIO_SetPinMode(GPIOA,MCO,LL_GPIO_MODE_ALTERNATE);
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c24:	f7ff fc07 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,MCO,LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8001c28:	2203      	movs	r2, #3
 8001c2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c32:	f7ff fc45 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_8_15(GPIOA,MCO,LL_GPIO_AF_0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c40:	f7ff fcc5 	bl	80015ce <LL_GPIO_SetAFPin_8_15>

	/*USART1 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART1_TX,LL_GPIO_MODE_ALTERNATE);
 8001c44:	2202      	movs	r2, #2
 8001c46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c4e:	f7ff fbf2 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART1_RX,LL_GPIO_MODE_ALTERNATE);
 8001c52:	2202      	movs	r2, #2
 8001c54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c5c:	f7ff fbeb 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_TX,LL_GPIO_SPEED_FREQ_HIGH);
 8001c60:	2202      	movs	r2, #2
 8001c62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c6a:	f7ff fc29 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_RX,LL_GPIO_SPEED_FREQ_HIGH);
 8001c6e:	2202      	movs	r2, #2
 8001c70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c78:	f7ff fc22 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinPull(GPIOA,USART1_RX,LL_GPIO_PULL_UP);
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c86:	f7ff fc48 	bl	800151a <LL_GPIO_SetPinPull>
	LL_GPIO_SetAFPin_8_15(GPIOA,USART1_TX,LL_GPIO_AF_7);
 8001c8a:	2207      	movs	r2, #7
 8001c8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c94:	f7ff fc9b 	bl	80015ce <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOA,USART1_RX,LL_GPIO_AF_7);
 8001c98:	2207      	movs	r2, #7
 8001c9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ca2:	f7ff fc94 	bl	80015ce <LL_GPIO_SetAFPin_8_15>

	/*ALERT Init*/
	LL_GPIO_SetPinMode(GPIOB,ALERT,LL_GPIO_MODE_INPUT);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2102      	movs	r1, #2
 8001caa:	4856      	ldr	r0, [pc, #344]	; (8001e04 <GPIO_Init+0x290>)
 8001cac:	f7ff fbc3 	bl	8001436 <LL_GPIO_SetPinMode>

	/*WP Init*/
	LL_GPIO_SetPinMode(GPIOB,WP,LL_GPIO_MODE_OUTPUT);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	2104      	movs	r1, #4
 8001cb4:	4853      	ldr	r0, [pc, #332]	; (8001e04 <GPIO_Init+0x290>)
 8001cb6:	f7ff fbbe 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinOutputType(GPIOB,WP,LL_GPIO_OUTPUT_PUSHPULL);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	2104      	movs	r1, #4
 8001cbe:	4851      	ldr	r0, [pc, #324]	; (8001e04 <GPIO_Init+0x290>)
 8001cc0:	f7ff fbe6 	bl	8001490 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinSpeed(GPIOB,WP,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	2104      	movs	r1, #4
 8001cc8:	484e      	ldr	r0, [pc, #312]	; (8001e04 <GPIO_Init+0x290>)
 8001cca:	f7ff fbf9 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,WP);
 8001cce:	2104      	movs	r1, #4
 8001cd0:	484c      	ldr	r0, [pc, #304]	; (8001e04 <GPIO_Init+0x290>)
 8001cd2:	f7ff fcab 	bl	800162c <LL_GPIO_SetOutputPin>

	/*I2C2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,I2C2_SCL,LL_GPIO_MODE_ALTERNATE);
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cdc:	4849      	ldr	r0, [pc, #292]	; (8001e04 <GPIO_Init+0x290>)
 8001cde:	f7ff fbaa 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,I2C2_SDA,LL_GPIO_MODE_ALTERNATE);
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ce8:	4846      	ldr	r0, [pc, #280]	; (8001e04 <GPIO_Init+0x290>)
 8001cea:	f7ff fba4 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SCL,LL_GPIO_SPEED_FREQ_HIGH);
 8001cee:	2202      	movs	r2, #2
 8001cf0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cf4:	4843      	ldr	r0, [pc, #268]	; (8001e04 <GPIO_Init+0x290>)
 8001cf6:	f7ff fbe3 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SDA,LL_GPIO_SPEED_FREQ_HIGH);
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d00:	4840      	ldr	r0, [pc, #256]	; (8001e04 <GPIO_Init+0x290>)
 8001d02:	f7ff fbdd 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SCL,LL_GPIO_OUTPUT_OPENDRAIN);
 8001d06:	2201      	movs	r2, #1
 8001d08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d0c:	483d      	ldr	r0, [pc, #244]	; (8001e04 <GPIO_Init+0x290>)
 8001d0e:	f7ff fbbf 	bl	8001490 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SDA,LL_GPIO_OUTPUT_OPENDRAIN);
 8001d12:	2201      	movs	r2, #1
 8001d14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d18:	483a      	ldr	r0, [pc, #232]	; (8001e04 <GPIO_Init+0x290>)
 8001d1a:	f7ff fbb9 	bl	8001490 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SCL,LL_GPIO_AF_4);
 8001d1e:	2204      	movs	r2, #4
 8001d20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d24:	4837      	ldr	r0, [pc, #220]	; (8001e04 <GPIO_Init+0x290>)
 8001d26:	f7ff fc52 	bl	80015ce <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SDA,LL_GPIO_AF_4);
 8001d2a:	2204      	movs	r2, #4
 8001d2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d30:	4834      	ldr	r0, [pc, #208]	; (8001e04 <GPIO_Init+0x290>)
 8001d32:	f7ff fc4c 	bl	80015ce <LL_GPIO_SetAFPin_8_15>

	/*LGHTNG_CS Init*/
	LL_GPIO_SetPinMode(GPIOB,LGHTNG_CS,LL_GPIO_MODE_OUTPUT);
 8001d36:	2201      	movs	r2, #1
 8001d38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d3c:	4831      	ldr	r0, [pc, #196]	; (8001e04 <GPIO_Init+0x290>)
 8001d3e:	f7ff fb7a 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,LGHTNG_CS,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001d42:	2201      	movs	r2, #1
 8001d44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d48:	482e      	ldr	r0, [pc, #184]	; (8001e04 <GPIO_Init+0x290>)
 8001d4a:	f7ff fbb9 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,LGHTNG_CS);
 8001d4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d52:	482c      	ldr	r0, [pc, #176]	; (8001e04 <GPIO_Init+0x290>)
 8001d54:	f7ff fc6a 	bl	800162c <LL_GPIO_SetOutputPin>

	/*SPI2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,SPI2_SCK,LL_GPIO_MODE_ALTERNATE);
 8001d58:	2202      	movs	r2, #2
 8001d5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d5e:	4829      	ldr	r0, [pc, #164]	; (8001e04 <GPIO_Init+0x290>)
 8001d60:	f7ff fb69 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MISO,LL_GPIO_MODE_ALTERNATE);
 8001d64:	2202      	movs	r2, #2
 8001d66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d6a:	4826      	ldr	r0, [pc, #152]	; (8001e04 <GPIO_Init+0x290>)
 8001d6c:	f7ff fb63 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MOSI,LL_GPIO_MODE_ALTERNATE);
 8001d70:	2202      	movs	r2, #2
 8001d72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d76:	4823      	ldr	r0, [pc, #140]	; (8001e04 <GPIO_Init+0x290>)
 8001d78:	f7ff fb5d 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_SCK,LL_GPIO_SPEED_FREQ_HIGH);
 8001d7c:	2202      	movs	r2, #2
 8001d7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d82:	4820      	ldr	r0, [pc, #128]	; (8001e04 <GPIO_Init+0x290>)
 8001d84:	f7ff fb9c 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MISO,LL_GPIO_SPEED_FREQ_HIGH);
 8001d88:	2202      	movs	r2, #2
 8001d8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d8e:	481d      	ldr	r0, [pc, #116]	; (8001e04 <GPIO_Init+0x290>)
 8001d90:	f7ff fb96 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MOSI,LL_GPIO_SPEED_FREQ_HIGH);
 8001d94:	2202      	movs	r2, #2
 8001d96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d9a:	481a      	ldr	r0, [pc, #104]	; (8001e04 <GPIO_Init+0x290>)
 8001d9c:	f7ff fb90 	bl	80014c0 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_SCK,LL_GPIO_AF_5);
 8001da0:	2205      	movs	r2, #5
 8001da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001da6:	4817      	ldr	r0, [pc, #92]	; (8001e04 <GPIO_Init+0x290>)
 8001da8:	f7ff fc11 	bl	80015ce <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MISO,LL_GPIO_AF_5);
 8001dac:	2205      	movs	r2, #5
 8001dae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001db2:	4814      	ldr	r0, [pc, #80]	; (8001e04 <GPIO_Init+0x290>)
 8001db4:	f7ff fc0b 	bl	80015ce <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MOSI,LL_GPIO_AF_5);
 8001db8:	2205      	movs	r2, #5
 8001dba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dbe:	4811      	ldr	r0, [pc, #68]	; (8001e04 <GPIO_Init+0x290>)
 8001dc0:	f7ff fc05 	bl	80015ce <LL_GPIO_SetAFPin_8_15>

	/*ULED1 */
	LL_GPIO_SetPinMode(GPIOC,ULED1,LL_GPIO_MODE_OUTPUT);
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	2110      	movs	r1, #16
 8001dc8:	480f      	ldr	r0, [pc, #60]	; (8001e08 <GPIO_Init+0x294>)
 8001dca:	f7ff fb34 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED1,LL_GPIO_SPEED_FREQ_LOW);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2110      	movs	r1, #16
 8001dd2:	480d      	ldr	r0, [pc, #52]	; (8001e08 <GPIO_Init+0x294>)
 8001dd4:	f7ff fb74 	bl	80014c0 <LL_GPIO_SetPinSpeed>

	/*ULED2 */
	LL_GPIO_SetPinMode(GPIOC,ULED2,LL_GPIO_MODE_OUTPUT);
 8001dd8:	2201      	movs	r2, #1
 8001dda:	2120      	movs	r1, #32
 8001ddc:	480a      	ldr	r0, [pc, #40]	; (8001e08 <GPIO_Init+0x294>)
 8001dde:	f7ff fb2a 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED2,LL_GPIO_SPEED_FREQ_LOW);
 8001de2:	2200      	movs	r2, #0
 8001de4:	2120      	movs	r1, #32
 8001de6:	4808      	ldr	r0, [pc, #32]	; (8001e08 <GPIO_Init+0x294>)
 8001de8:	f7ff fb6a 	bl	80014c0 <LL_GPIO_SetPinSpeed>

	/*LGHTNG_IRQ*/
	LL_GPIO_SetPinMode(GPIOC,LGHTNG_IRQ,LL_GPIO_MODE_INPUT);
 8001dec:	2200      	movs	r2, #0
 8001dee:	2140      	movs	r1, #64	; 0x40
 8001df0:	4805      	ldr	r0, [pc, #20]	; (8001e08 <GPIO_Init+0x294>)
 8001df2:	f7ff fb20 	bl	8001436 <LL_GPIO_SetPinMode>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001df6:	2001      	movs	r0, #1
 8001df8:	f7ff fc3e 	bl	8001678 <LL_APB2_GRP1_EnableClock>



}
 8001dfc:	bf00      	nop
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40021000 	.word	0x40021000
 8001e04:	48000400 	.word	0x48000400
 8001e08:	48000800 	.word	0x48000800

08001e0c <SPI2_Init>:

void SPI2_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08a      	sub	sp, #40	; 0x28
 8001e10:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct;
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001e12:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e16:	f7ff fc17 	bl	8001648 <LL_APB1_GRP1_EnableClock>
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	603b      	str	r3, [r7, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001e1e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001e22:	607b      	str	r3, [r7, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001e24:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001e28:	60bb      	str	r3, [r7, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	613b      	str	r3, [r7, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001e32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e36:	617b      	str	r3, [r7, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8001e38:	2328      	movs	r3, #40	; 0x28
 8001e3a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001e40:	2300      	movs	r3, #0
 8001e42:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.CRCPoly = 7;
 8001e44:	2307      	movs	r3, #7
 8001e46:	627b      	str	r3, [r7, #36]	; 0x24
  LL_SPI_SetRxFIFOThreshold(SPI2,LL_SPI_RX_FIFO_TH_QUARTER);
 8001e48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e4c:	480a      	ldr	r0, [pc, #40]	; (8001e78 <SPI2_Init+0x6c>)
 8001e4e:	f7ff fadf 	bl	8001410 <LL_SPI_SetRxFIFOThreshold>
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001e52:	463b      	mov	r3, r7
 8001e54:	4619      	mov	r1, r3
 8001e56:	4808      	ldr	r0, [pc, #32]	; (8001e78 <SPI2_Init+0x6c>)
 8001e58:	f7ff f92b 	bl	80010b2 <LL_SPI_Init>
  LL_SPI_Enable(SPI2);
 8001e5c:	4806      	ldr	r0, [pc, #24]	; (8001e78 <SPI2_Init+0x6c>)
 8001e5e:	f7ff fac7 	bl	80013f0 <LL_SPI_Enable>
  NVIC_SetPriority(EXTI9_5_IRQn,2);
 8001e62:	2102      	movs	r1, #2
 8001e64:	2017      	movs	r0, #23
 8001e66:	f7ff fa77 	bl	8001358 <NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e6a:	2017      	movs	r0, #23
 8001e6c:	f7ff fa5a 	bl	8001324 <NVIC_EnableIRQ>

}
 8001e70:	bf00      	nop
 8001e72:	3728      	adds	r7, #40	; 0x28
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40003800 	.word	0x40003800

08001e7c <USART1_Init>:

void USART1_Init(void){
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b088      	sub	sp, #32
 8001e80:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART1_InitStruct;
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8001e82:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e86:	f7ff fbf7 	bl	8001678 <LL_APB2_GRP1_EnableClock>

	USART1_InitStruct.BaudRate=9600;
 8001e8a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001e8e:	607b      	str	r3, [r7, #4]
	USART1_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60bb      	str	r3, [r7, #8]
	USART1_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61bb      	str	r3, [r7, #24]
	USART1_InitStruct.OverSampling=LL_USART_OVERSAMPLING_16;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61fb      	str	r3, [r7, #28]
	USART1_InitStruct.Parity=LL_USART_PARITY_NONE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	613b      	str	r3, [r7, #16]
	USART1_InitStruct.StopBits=LL_USART_STOPBITS_1;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60fb      	str	r3, [r7, #12]
	USART1_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 8001ea4:	230c      	movs	r3, #12
 8001ea6:	617b      	str	r3, [r7, #20]
	LL_USART_DisableOverrunDetect(USART1);
 8001ea8:	4808      	ldr	r0, [pc, #32]	; (8001ecc <USART1_Init+0x50>)
 8001eaa:	f7ff fda3 	bl	80019f4 <LL_USART_DisableOverrunDetect>
	LL_USART_DisableSCLKOutput(USART1);
 8001eae:	4807      	ldr	r0, [pc, #28]	; (8001ecc <USART1_Init+0x50>)
 8001eb0:	f7ff fd90 	bl	80019d4 <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART1,&USART1_InitStruct);
 8001eb4:	1d3b      	adds	r3, r7, #4
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4804      	ldr	r0, [pc, #16]	; (8001ecc <USART1_Init+0x50>)
 8001eba:	f7ff f9cd 	bl	8001258 <LL_USART_Init>
	LL_USART_Enable(USART1);
 8001ebe:	4803      	ldr	r0, [pc, #12]	; (8001ecc <USART1_Init+0x50>)
 8001ec0:	f7ff fd78 	bl	80019b4 <LL_USART_Enable>

}
 8001ec4:	bf00      	nop
 8001ec6:	3720      	adds	r7, #32
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40013800 	.word	0x40013800

08001ed0 <USART2_Init>:

void USART2_Init(void){
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b088      	sub	sp, #32
 8001ed4:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART2_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001ed6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001eda:	f7ff fbb5 	bl	8001648 <LL_APB1_GRP1_EnableClock>

	USART2_InitStruct.BaudRate=115200;
 8001ede:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001ee2:	607b      	str	r3, [r7, #4]
	USART2_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60bb      	str	r3, [r7, #8]
	USART2_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	61bb      	str	r3, [r7, #24]
	USART2_InitStruct.OverSampling=LL_USART_OVERSAMPLING_8;
 8001eec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ef0:	61fb      	str	r3, [r7, #28]
	USART2_InitStruct.Parity=LL_USART_PARITY_NONE;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
	USART2_InitStruct.StopBits=LL_USART_STOPBITS_1;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
	USART2_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 8001efa:	230c      	movs	r3, #12
 8001efc:	617b      	str	r3, [r7, #20]
	LL_USART_DisableSCLKOutput(USART2);
 8001efe:	4807      	ldr	r0, [pc, #28]	; (8001f1c <USART2_Init+0x4c>)
 8001f00:	f7ff fd68 	bl	80019d4 <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART2,&USART2_InitStruct);
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	4619      	mov	r1, r3
 8001f08:	4804      	ldr	r0, [pc, #16]	; (8001f1c <USART2_Init+0x4c>)
 8001f0a:	f7ff f9a5 	bl	8001258 <LL_USART_Init>
	LL_USART_Enable(USART2);
 8001f0e:	4803      	ldr	r0, [pc, #12]	; (8001f1c <USART2_Init+0x4c>)
 8001f10:	f7ff fd50 	bl	80019b4 <LL_USART_Enable>

}
 8001f14:	bf00      	nop
 8001f16:	3720      	adds	r7, #32
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40004400 	.word	0x40004400

08001f20 <I2C2_Init>:

void I2C2_Init(void){
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b088      	sub	sp, #32
 8001f24:	af00      	add	r7, sp, #0
	LL_I2C_InitTypeDef I2C_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 8001f26:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001f2a:	f7ff fb8d 	bl	8001648 <LL_APB1_GRP1_EnableClock>
	LL_I2C_Disable(I2C2);
 8001f2e:	480f      	ldr	r0, [pc, #60]	; (8001f6c <I2C2_Init+0x4c>)
 8001f30:	f7ff fd30 	bl	8001994 <LL_I2C_Disable>
	I2C_InitStruct.AnalogFilter=LL_I2C_ANALOGFILTER_ENABLE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	60fb      	str	r3, [r7, #12]
	I2C_InitStruct.DigitalFilter=0x00;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	613b      	str	r3, [r7, #16]
	I2C_InitStruct.OwnAddrSize=LL_I2C_OWNADDRESS1_7BIT;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	61fb      	str	r3, [r7, #28]
	I2C_InitStruct.OwnAddress1=0x02;
 8001f40:	2302      	movs	r3, #2
 8001f42:	617b      	str	r3, [r7, #20]
	I2C_InitStruct.PeripheralMode=LL_I2C_MODE_I2C;
 8001f44:	2300      	movs	r3, #0
 8001f46:	607b      	str	r3, [r7, #4]
	I2C_InitStruct.Timing=0x00B07CB4;
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <I2C2_Init+0x50>)
 8001f4a:	60bb      	str	r3, [r7, #8]
	I2C_InitStruct.TypeAcknowledge=LL_I2C_NACK;
 8001f4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f50:	61bb      	str	r3, [r7, #24]
	LL_I2C_Init(I2C2,&I2C_InitStruct);
 8001f52:	1d3b      	adds	r3, r7, #4
 8001f54:	4619      	mov	r1, r3
 8001f56:	4805      	ldr	r0, [pc, #20]	; (8001f6c <I2C2_Init+0x4c>)
 8001f58:	f7fe fd5e 	bl	8000a18 <LL_I2C_Init>
	LL_I2C_Enable(I2C2);
 8001f5c:	4803      	ldr	r0, [pc, #12]	; (8001f6c <I2C2_Init+0x4c>)
 8001f5e:	f7ff fd09 	bl	8001974 <LL_I2C_Enable>

}
 8001f62:	bf00      	nop
 8001f64:	3720      	adds	r7, #32
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40005800 	.word	0x40005800
 8001f70:	00b07cb4 	.word	0x00b07cb4

08001f74 <IRQ_Init>:
	while(LL_ADC_IsActiveFlag_ADRDY(ADC1)==RESET);


}

void IRQ_Init(void){
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
	/*GPIO IRQ (AS3935)*/
	LL_EXTI_InitTypeDef EXTI_IRQ;
	EXTI_IRQ.Line_0_31=LL_EXTI_LINE_6;
 8001f7a:	2340      	movs	r3, #64	; 0x40
 8001f7c:	607b      	str	r3, [r7, #4]
	EXTI_IRQ.Mode=LL_EXTI_MODE_IT;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	737b      	strb	r3, [r7, #13]
	EXTI_IRQ.Trigger=LL_EXTI_TRIGGER_RISING;
 8001f82:	2301      	movs	r3, #1
 8001f84:	73bb      	strb	r3, [r7, #14]
	EXTI_IRQ.LineCommand=ENABLE;
 8001f86:	2301      	movs	r3, #1
 8001f88:	733b      	strb	r3, [r7, #12]
	LL_EXTI_Init(&EXTI_IRQ);
 8001f8a:	1d3b      	adds	r3, r7, #4
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe fbbb 	bl	8000708 <LL_EXTI_Init>

	LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC,LL_SYSCFG_EXTI_LINE6);
 8001f92:	4911      	ldr	r1, [pc, #68]	; (8001fd8 <IRQ_Init+0x64>)
 8001f94:	2002      	movs	r0, #2
 8001f96:	f7ff fd4d 	bl	8001a34 <LL_SYSCFG_SetEXTISource>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001f9a:	2017      	movs	r0, #23
 8001f9c:	f7ff f9c2 	bl	8001324 <NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI9_5_IRQn,1);
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	2017      	movs	r0, #23
 8001fa4:	f7ff f9d8 	bl	8001358 <NVIC_SetPriority>

	/*USART1 IRQ*/
	NVIC_SetPriority(USART1_IRQn,2);
 8001fa8:	2102      	movs	r1, #2
 8001faa:	2025      	movs	r0, #37	; 0x25
 8001fac:	f7ff f9d4 	bl	8001358 <NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn);
 8001fb0:	2025      	movs	r0, #37	; 0x25
 8001fb2:	f7ff f9b7 	bl	8001324 <NVIC_EnableIRQ>
	LL_USART_EnableIT_RXNE(USART1);
 8001fb6:	4809      	ldr	r0, [pc, #36]	; (8001fdc <IRQ_Init+0x68>)
 8001fb8:	f7ff fd2c 	bl	8001a14 <LL_USART_EnableIT_RXNE>

	/*USART2 IRQ*/
	NVIC_SetPriority(USART2_IRQn,3);
 8001fbc:	2103      	movs	r1, #3
 8001fbe:	2026      	movs	r0, #38	; 0x26
 8001fc0:	f7ff f9ca 	bl	8001358 <NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8001fc4:	2026      	movs	r0, #38	; 0x26
 8001fc6:	f7ff f9ad 	bl	8001324 <NVIC_EnableIRQ>
	LL_USART_EnableIT_RXNE(USART2);
 8001fca:	4805      	ldr	r0, [pc, #20]	; (8001fe0 <IRQ_Init+0x6c>)
 8001fcc:	f7ff fd22 	bl	8001a14 <LL_USART_EnableIT_RXNE>


}
 8001fd0:	bf00      	nop
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	0f000001 	.word	0x0f000001
 8001fdc:	40013800 	.word	0x40013800
 8001fe0:	40004400 	.word	0x40004400

08001fe4 <AS3935_REG_Read>:
		//while(LL_I2C_IsActiveFlag_TC(I2C2)==1){}
}


/*LIGHTNING*/
uint8_t AS3935_REG_Read(uint8_t reg){
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	71fb      	strb	r3, [r7, #7]
	uint8_t dummy = 0x00;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	73fb      	strb	r3, [r7, #15]
	uint8_t r_data;
	TL_SPI_Reset_CSN(LGHTNG_CS);
 8001ff2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ff6:	f000 f89b 	bl	8002130 <TL_SPI_Reset_CSN>
	TL_SPI_Transmit_Byte(SPI2,R_REG(reg));
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002000:	b2db      	uxtb	r3, r3
 8002002:	4619      	mov	r1, r3
 8002004:	4809      	ldr	r0, [pc, #36]	; (800202c <AS3935_REG_Read+0x48>)
 8002006:	f000 f8a1 	bl	800214c <TL_SPI_Transmit_Byte>
	r_data=TL_SPI_ReceiveTransmit_Byte(SPI2,dummy);
 800200a:	7bfb      	ldrb	r3, [r7, #15]
 800200c:	4619      	mov	r1, r3
 800200e:	4807      	ldr	r0, [pc, #28]	; (800202c <AS3935_REG_Read+0x48>)
 8002010:	f000 f8bc 	bl	800218c <TL_SPI_ReceiveTransmit_Byte>
 8002014:	4603      	mov	r3, r0
 8002016:	73bb      	strb	r3, [r7, #14]
	TL_SPI_Set_CSN(LGHTNG_CS);
 8002018:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800201c:	f000 f87a 	bl	8002114 <TL_SPI_Set_CSN>
	return r_data;
 8002020:	7bbb      	ldrb	r3, [r7, #14]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	40003800 	.word	0x40003800

08002030 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	f003 0301 	and.w	r3, r3, #1
 8002040:	2b01      	cmp	r3, #1
 8002042:	bf0c      	ite	eq
 8002044:	2301      	moveq	r3, #1
 8002046:	2300      	movne	r3, #0
 8002048:	b2db      	uxtb	r3, r3
}
 800204a:	4618      	mov	r0, r3
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE));
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b02      	cmp	r3, #2
 8002068:	bf0c      	ite	eq
 800206a:	2301      	moveq	r3, #1
 800206c:	2300      	movne	r3, #0
 800206e:	b2db      	uxtb	r3, r3
}
 8002070:	4618      	mov	r0, r3
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY));
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800208c:	2b80      	cmp	r3, #128	; 0x80
 800208e:	bf0c      	ite	eq
 8002090:	2301      	moveq	r3, #1
 8002092:	2300      	movne	r3, #0
 8002094:	b2db      	uxtb	r3, r3
}
 8002096:	4618      	mov	r0, r3
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80020a2:	b480      	push	{r7}
 80020a4:	b083      	sub	sp, #12
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	b2db      	uxtb	r3, r3
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	460b      	mov	r3, r1
 80020c6:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	330c      	adds	r3, #12
 80020cc:	78fa      	ldrb	r2, [r7, #3]
 80020ce:	701a      	strb	r2, [r3, #0]
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <LL_GPIO_SetOutputPin>:
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	619a      	str	r2, [r3, #24]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <TL_SPI_Set_CSN>:

#include"TomLib_SPI.h"
#include"stm32l4xx_ll_gpio.h"
#include "stm32l4xx.h"

void TL_SPI_Set_CSN(uint32_t Pin){
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_SetOutputPin(GPIOB,Pin);
 800211c:	6879      	ldr	r1, [r7, #4]
 800211e:	4803      	ldr	r0, [pc, #12]	; (800212c <TL_SPI_Set_CSN+0x18>)
 8002120:	f7ff ffdc 	bl	80020dc <LL_GPIO_SetOutputPin>
}
 8002124:	bf00      	nop
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	48000400 	.word	0x48000400

08002130 <TL_SPI_Reset_CSN>:

void TL_SPI_Reset_CSN(uint32_t Pin){
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_ResetOutputPin(GPIOB,Pin);
 8002138:	6879      	ldr	r1, [r7, #4]
 800213a:	4803      	ldr	r0, [pc, #12]	; (8002148 <TL_SPI_Reset_CSN+0x18>)
 800213c:	f7ff ffdc 	bl	80020f8 <LL_GPIO_ResetOutputPin>
}
 8002140:	bf00      	nop
 8002142:	3708      	adds	r7, #8
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	48000400 	.word	0x48000400

0800214c <TL_SPI_Transmit_Byte>:


void TL_SPI_Transmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	460b      	mov	r3, r1
 8002156:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 8002158:	bf00      	nop
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff ff7b 	bl	8002056 <LL_SPI_IsActiveFlag_TXE>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d0f9      	beq.n	800215a <TL_SPI_Transmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 8002166:	78fb      	ldrb	r3, [r7, #3]
 8002168:	4619      	mov	r1, r3
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7ff ffa6 	bl	80020bc <LL_SPI_TransmitData8>

	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 8002170:	bf00      	nop
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7ff ff82 	bl	800207c <LL_SPI_IsActiveFlag_BSY>
 8002178:	4603      	mov	r3, r0
 800217a:	2b01      	cmp	r3, #1
 800217c:	d0f9      	beq.n	8002172 <TL_SPI_Transmit_Byte+0x26>
	LL_SPI_ReceiveData8(SPI);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ff8f 	bl	80020a2 <LL_SPI_ReceiveData8>
}
 8002184:	bf00      	nop
 8002186:	3708      	adds	r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <TL_SPI_ReceiveTransmit_Byte>:
	}


}

uint8_t TL_SPI_ReceiveTransmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 8002198:	bf00      	nop
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7ff ff5b 	bl	8002056 <LL_SPI_IsActiveFlag_TXE>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d0f9      	beq.n	800219a <TL_SPI_ReceiveTransmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 80021a6:	78fb      	ldrb	r3, [r7, #3]
 80021a8:	4619      	mov	r1, r3
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7ff ff86 	bl	80020bc <LL_SPI_TransmitData8>
	while(LL_SPI_IsActiveFlag_RXNE(SPI)==0){}
 80021b0:	bf00      	nop
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff ff3c 	bl	8002030 <LL_SPI_IsActiveFlag_RXNE>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0f9      	beq.n	80021b2 <TL_SPI_ReceiveTransmit_Byte+0x26>
	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 80021be:	bf00      	nop
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f7ff ff5b 	bl	800207c <LL_SPI_IsActiveFlag_BSY>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d0f9      	beq.n	80021c0 <TL_SPI_ReceiveTransmit_Byte+0x34>
	return LL_SPI_ReceiveData8(SPI);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7ff ff68 	bl	80020a2 <LL_SPI_ReceiveData8>
 80021d2:	4603      	mov	r3, r0
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f043 0201 	orr.w	r2, r3, #1
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	601a      	str	r2, [r3, #0]
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f023 0201 	bic.w	r2, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	601a      	str	r2, [r3, #0]
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <LL_TIM_SetCounter>:
  * @param  TIMx Timer instance
  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002248:	bf00      	nop
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f06f 0201 	mvn.w	r2, #1
 800227e:	611a      	str	r2, [r3, #16]
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	f003 0301 	and.w	r3, r3, #1
 800229c:	2b01      	cmp	r3, #1
 800229e:	bf0c      	ite	eq
 80022a0:	2301      	moveq	r3, #1
 80022a2:	2300      	movne	r3, #0
 80022a4:	b2db      	uxtb	r3, r3
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
	...

080022b4 <LL_APB1_GRP1_EnableClock>:
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80022bc:	4908      	ldr	r1, [pc, #32]	; (80022e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80022be:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80022c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80022c8:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80022ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4013      	ands	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80022d2:	68fb      	ldr	r3, [r7, #12]
}
 80022d4:	bf00      	nop
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	40021000 	.word	0x40021000

080022e4 <LL_SYSTICK_EnableIT>:
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80022e8:	4a05      	ldr	r2, [pc, #20]	; (8002300 <LL_SYSTICK_EnableIT+0x1c>)
 80022ea:	4b05      	ldr	r3, [pc, #20]	; (8002300 <LL_SYSTICK_EnableIT+0x1c>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f043 0302 	orr.w	r3, r3, #2
 80022f2:	6013      	str	r3, [r2, #0]
}
 80022f4:	bf00      	nop
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	e000e010 	.word	0xe000e010

08002304 <LL_SYSTICK_DisableIT>:
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002308:	4a05      	ldr	r2, [pc, #20]	; (8002320 <LL_SYSTICK_DisableIT+0x1c>)
 800230a:	4b05      	ldr	r3, [pc, #20]	; (8002320 <LL_SYSTICK_DisableIT+0x1c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f023 0302 	bic.w	r3, r3, #2
 8002312:	6013      	str	r3, [r2, #0]
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000e010 	.word	0xe000e010

08002324 <TL_mDelay>:
}

/* Systick Delay v milisekundch
 * range min 1 ms
 */
void TL_mDelay(__IO uint32_t time) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
	LL_SYSTICK_EnableIT();
 800232c:	f7ff ffda 	bl	80022e4 <LL_SYSTICK_EnableIT>
	time = time * 100;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2264      	movs	r2, #100	; 0x64
 8002334:	fb02 f303 	mul.w	r3, r2, r3
 8002338:	607b      	str	r3, [r7, #4]
	TimmingDelay = time;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a06      	ldr	r2, [pc, #24]	; (8002358 <TL_mDelay+0x34>)
 800233e:	6013      	str	r3, [r2, #0]
	while (TimmingDelay != 0);
 8002340:	bf00      	nop
 8002342:	4b05      	ldr	r3, [pc, #20]	; (8002358 <TL_mDelay+0x34>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1fb      	bne.n	8002342 <TL_mDelay+0x1e>
	LL_SYSTICK_DisableIT();
 800234a:	f7ff ffdb 	bl	8002304 <LL_SYSTICK_DisableIT>
}
 800234e:	bf00      	nop
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000064 	.word	0x20000064

0800235c <TIM6_Init>:

void TIM6_Init(void) {
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8002360:	2010      	movs	r0, #16
 8002362:	f7ff ffa7 	bl	80022b4 <LL_APB1_GRP1_EnableClock>
	LL_TIM_StructInit(TIM6);
 8002366:	4804      	ldr	r0, [pc, #16]	; (8002378 <TIM6_Init+0x1c>)
 8002368:	f7fe fef1 	bl	800114e <LL_TIM_StructInit>
//LL_TIM_SetClockSource(TIM6,)
	LL_TIM_SetPrescaler(TIM6, 31);
 800236c:	211f      	movs	r1, #31
 800236e:	4802      	ldr	r0, [pc, #8]	; (8002378 <TIM6_Init+0x1c>)
 8002370:	f7ff ff62 	bl	8002238 <LL_TIM_SetPrescaler>

}
 8002374:	bf00      	nop
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40001000 	.word	0x40001000

0800237c <TL_TIM6_Delay>:
void TL_TIM6_Delay(uint32_t time) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
	LL_TIM_SetAutoReload(TIM6, time);
 8002384:	6879      	ldr	r1, [r7, #4]
 8002386:	480d      	ldr	r0, [pc, #52]	; (80023bc <TL_TIM6_Delay+0x40>)
 8002388:	f7ff ff64 	bl	8002254 <LL_TIM_SetAutoReload>
	LL_TIM_SetCounter(TIM6, 0);
 800238c:	2100      	movs	r1, #0
 800238e:	480b      	ldr	r0, [pc, #44]	; (80023bc <TL_TIM6_Delay+0x40>)
 8002390:	f7ff ff44 	bl	800221c <LL_TIM_SetCounter>

	LL_TIM_ClearFlag_UPDATE(TIM6);
 8002394:	4809      	ldr	r0, [pc, #36]	; (80023bc <TL_TIM6_Delay+0x40>)
 8002396:	f7ff ff6b 	bl	8002270 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM6);
 800239a:	4808      	ldr	r0, [pc, #32]	; (80023bc <TL_TIM6_Delay+0x40>)
 800239c:	f7ff ff1e 	bl	80021dc <LL_TIM_EnableCounter>

	while (!LL_TIM_IsActiveFlag_UPDATE(TIM6)) {
 80023a0:	bf00      	nop
 80023a2:	4806      	ldr	r0, [pc, #24]	; (80023bc <TL_TIM6_Delay+0x40>)
 80023a4:	f7ff ff72 	bl	800228c <LL_TIM_IsActiveFlag_UPDATE>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f9      	beq.n	80023a2 <TL_TIM6_Delay+0x26>
	}
	LL_TIM_DisableCounter(TIM6);
 80023ae:	4803      	ldr	r0, [pc, #12]	; (80023bc <TL_TIM6_Delay+0x40>)
 80023b0:	f7ff ff24 	bl	80021fc <LL_TIM_DisableCounter>

}
 80023b4:	bf00      	nop
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40001000 	.word	0x40001000

080023c0 <LL_USART_IsActiveFlag_TXE>:
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	69db      	ldr	r3, [r3, #28]
 80023cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023d0:	2b80      	cmp	r3, #128	; 0x80
 80023d2:	bf0c      	ite	eq
 80023d4:	2301      	moveq	r3, #1
 80023d6:	2300      	movne	r3, #0
 80023d8:	b2db      	uxtb	r3, r3
}
 80023da:	4618      	mov	r0, r3
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80023e6:	b480      	push	{r7}
 80023e8:	b083      	sub	sp, #12
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
 80023ee:	460b      	mov	r3, r1
 80023f0:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 80023f2:	78fb      	ldrb	r3, [r7, #3]
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <TL_USART_putByte>:
//#include "string.h"
#include "stm32l4xx.h"
#include "stm32l4xx_ll_usart.h"


void TL_USART_putByte(USART_TypeDef *USARTx,char charr){
 8002406:	b580      	push	{r7, lr}
 8002408:	b082      	sub	sp, #8
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
 800240e:	460b      	mov	r3, r1
 8002410:	70fb      	strb	r3, [r7, #3]
	while(LL_USART_IsActiveFlag_TXE(USARTx)==0){}
 8002412:	bf00      	nop
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff ffd3 	bl	80023c0 <LL_USART_IsActiveFlag_TXE>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0f9      	beq.n	8002414 <TL_USART_putByte+0xe>
	LL_USART_TransmitData8(USARTx,charr);
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	4619      	mov	r1, r3
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f7ff ffde 	bl	80023e6 <LL_USART_TransmitData8>
}
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <TL_USART_printf>:

void TL_USART_printf(USART_TypeDef *USARTx,char charr[]){
 8002432:	b580      	push	{r7, lr}
 8002434:	b084      	sub	sp, #16
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
	for(int i=0;i<strlen(charr);i++){
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	e00a      	b.n	8002458 <TL_USART_printf+0x26>
		TL_USART_putByte(USARTx,charr[i]);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	4413      	add	r3, r2
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	4619      	mov	r1, r3
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f7ff ffda 	bl	8002406 <TL_USART_putByte>
	for(int i=0;i<strlen(charr);i++){
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	3301      	adds	r3, #1
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	6838      	ldr	r0, [r7, #0]
 800245a:	f7fd feb7 	bl	80001cc <strlen>
 800245e:	4602      	mov	r2, r0
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	429a      	cmp	r2, r3
 8002464:	d8ed      	bhi.n	8002442 <TL_USART_printf+0x10>
	}
}
 8002466:	bf00      	nop
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <LL_GPIO_SetOutputPin>:
{
 800246e:	b480      	push	{r7}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	619a      	str	r2, [r3, #24]
}
 800247e:	bf00      	nop
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
	...

0800248c <main>:
uint8_t as3935_reg;
uint8_t i;



int main(void) {
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
	SystemClock_Config();
 8002490:	f7ff fb0e 	bl	8001ab0 <SystemClock_Config>
	TIM6_Init();
 8002494:	f7ff ff62 	bl	800235c <TIM6_Init>
	SPI2_Init();
 8002498:	f7ff fcb8 	bl	8001e0c <SPI2_Init>
	USART1_Init();
 800249c:	f7ff fcee 	bl	8001e7c <USART1_Init>
	USART2_Init();
 80024a0:	f7ff fd16 	bl	8001ed0 <USART2_Init>
	I2C2_Init();
 80024a4:	f7ff fd3c 	bl	8001f20 <I2C2_Init>
	GPIO_Init();
 80024a8:	f7ff fb64 	bl	8001b74 <GPIO_Init>
	LL_GPIO_SetOutputPin(GPIOA, _3V3_EN	);
 80024ac:	2140      	movs	r1, #64	; 0x40
 80024ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024b2:	f7ff ffdc 	bl	800246e <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, _5V_EN	);
 80024b6:	2180      	movs	r1, #128	; 0x80
 80024b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024bc:	f7ff ffd7 	bl	800246e <LL_GPIO_SetOutputPin>
	//ADC_Init();
	TL_TIM6_Delay(10);
 80024c0:	200a      	movs	r0, #10
 80024c2:	f7ff ff5b 	bl	800237c <TL_TIM6_Delay>
	IRQ_Init(); //nutno inicializovat po vech periferich
 80024c6:	f7ff fd55 	bl	8001f74 <IRQ_Init>
	//EEPROM_Read(eeprom_data_r,5);
	//EEPROM_Read(eeprom_data_r);
	//AS3935_REG_Write(0x01,0b00110010);

	while (1) {
		TL_USART_printf(USART1,"va0.val=15");
 80024ca:	4914      	ldr	r1, [pc, #80]	; (800251c <main+0x90>)
 80024cc:	4814      	ldr	r0, [pc, #80]	; (8002520 <main+0x94>)
 80024ce:	f7ff ffb0 	bl	8002432 <TL_USART_printf>
		TL_USART_putByte(USART1,255);
 80024d2:	21ff      	movs	r1, #255	; 0xff
 80024d4:	4812      	ldr	r0, [pc, #72]	; (8002520 <main+0x94>)
 80024d6:	f7ff ff96 	bl	8002406 <TL_USART_putByte>
		TL_USART_putByte(USART1,255);
 80024da:	21ff      	movs	r1, #255	; 0xff
 80024dc:	4810      	ldr	r0, [pc, #64]	; (8002520 <main+0x94>)
 80024de:	f7ff ff92 	bl	8002406 <TL_USART_putByte>
		TL_USART_putByte(USART1,255);
 80024e2:	21ff      	movs	r1, #255	; 0xff
 80024e4:	480e      	ldr	r0, [pc, #56]	; (8002520 <main+0x94>)
 80024e6:	f7ff ff8e 	bl	8002406 <TL_USART_putByte>
		TL_mDelay(500);
 80024ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024ee:	f7ff ff19 	bl	8002324 <TL_mDelay>
		TL_USART_printf(USART1,"va0.val=128");
 80024f2:	490c      	ldr	r1, [pc, #48]	; (8002524 <main+0x98>)
 80024f4:	480a      	ldr	r0, [pc, #40]	; (8002520 <main+0x94>)
 80024f6:	f7ff ff9c 	bl	8002432 <TL_USART_printf>
		TL_USART_putByte(USART1,255);
 80024fa:	21ff      	movs	r1, #255	; 0xff
 80024fc:	4808      	ldr	r0, [pc, #32]	; (8002520 <main+0x94>)
 80024fe:	f7ff ff82 	bl	8002406 <TL_USART_putByte>
		TL_USART_putByte(USART1,255);
 8002502:	21ff      	movs	r1, #255	; 0xff
 8002504:	4806      	ldr	r0, [pc, #24]	; (8002520 <main+0x94>)
 8002506:	f7ff ff7e 	bl	8002406 <TL_USART_putByte>
		TL_USART_putByte(USART1,255);
 800250a:	21ff      	movs	r1, #255	; 0xff
 800250c:	4804      	ldr	r0, [pc, #16]	; (8002520 <main+0x94>)
 800250e:	f7ff ff7a 	bl	8002406 <TL_USART_putByte>
		TL_mDelay(500);
 8002512:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002516:	f7ff ff05 	bl	8002324 <TL_mDelay>
		TL_USART_printf(USART1,"va0.val=15");
 800251a:	e7d6      	b.n	80024ca <main+0x3e>
 800251c:	080028f4 	.word	0x080028f4
 8002520:	40013800 	.word	0x40013800
 8002524:	08002900 	.word	0x08002900

08002528 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine));
 8002530:	4b07      	ldr	r3, [pc, #28]	; (8002550 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002532:	695a      	ldr	r2, [r3, #20]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	401a      	ands	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	429a      	cmp	r2, r3
 800253c:	bf0c      	ite	eq
 800253e:	2301      	moveq	r3, #1
 8002540:	2300      	movne	r3, #0
 8002542:	b2db      	uxtb	r3, r3
}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	40010400 	.word	0x40010400

08002554 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800255c:	4a04      	ldr	r2, [pc, #16]	; (8002570 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6153      	str	r3, [r2, #20]
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	40010400 	.word	0x40010400

08002574 <LL_USART_IsActiveFlag_RXNE>:
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE));
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	69db      	ldr	r3, [r3, #28]
 8002580:	f003 0320 	and.w	r3, r3, #32
 8002584:	2b20      	cmp	r3, #32
 8002586:	bf0c      	ite	eq
 8002588:	2301      	moveq	r3, #1
 800258a:	2300      	movne	r3, #0
 800258c:	b2db      	uxtb	r3, r3
}
 800258e:	4618      	mov	r0, r3
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <LL_USART_ReceiveData8>:
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	b2db      	uxtb	r3, r3
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
	...

080025b8 <SysTick_Handler>:

__IO uint32_t TimmingDelay;
uint8_t bufferUSART1[];

void SysTick_Handler(void)
{	 if(TimmingDelay !=0)
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	4b08      	ldr	r3, [pc, #32]	; (80025e0 <SysTick_Handler+0x28>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d007      	beq.n	80025d4 <SysTick_Handler+0x1c>
	{	//GPIOC->ODR = 0;
		TimmingDelay --;
 80025c4:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <SysTick_Handler+0x28>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	4a05      	ldr	r2, [pc, #20]	; (80025e0 <SysTick_Handler+0x28>)
 80025cc:	6013      	str	r3, [r2, #0]
		GPIOC->ODR = LL_GPIO_PIN_2;
 80025ce:	4b05      	ldr	r3, [pc, #20]	; (80025e4 <SysTick_Handler+0x2c>)
 80025d0:	2204      	movs	r2, #4
 80025d2:	615a      	str	r2, [r3, #20]
	}
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	20000064 	.word	0x20000064
 80025e4:	48000800 	.word	0x48000800

080025e8 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
	if(LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_6)){
 80025ec:	2040      	movs	r0, #64	; 0x40
 80025ee:	f7ff ff9b 	bl	8002528 <LL_EXTI_IsActiveFlag_0_31>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d005      	beq.n	8002604 <EXTI9_5_IRQHandler+0x1c>
		AS3935_REG_Read(0x03);
 80025f8:	2003      	movs	r0, #3
 80025fa:	f7ff fcf3 	bl	8001fe4 <AS3935_REG_Read>

		LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_6);
 80025fe:	2040      	movs	r0, #64	; 0x40
 8002600:	f7ff ffa8 	bl	8002554 <LL_EXTI_ClearFlag_0_31>
	}
}
 8002604:	bf00      	nop
 8002606:	bd80      	pop	{r7, pc}

08002608 <USART2_IRQHandler>:

void USART2_IRQHandler(){
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART2)){
 800260c:	4805      	ldr	r0, [pc, #20]	; (8002624 <USART2_IRQHandler+0x1c>)
 800260e:	f7ff ffb1 	bl	8002574 <LL_USART_IsActiveFlag_RXNE>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d002      	beq.n	800261e <USART2_IRQHandler+0x16>


		LL_USART_ReceiveData8(USART2);
 8002618:	4802      	ldr	r0, [pc, #8]	; (8002624 <USART2_IRQHandler+0x1c>)
 800261a:	f7ff ffbe 	bl	800259a <LL_USART_ReceiveData8>
	}
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40004400 	.word	0x40004400

08002628 <USART1_IRQHandler>:

void USART1_IRQHandler(){
 8002628:	b590      	push	{r4, r7, lr}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART1)){
 800262e:	480a      	ldr	r0, [pc, #40]	; (8002658 <USART1_IRQHandler+0x30>)
 8002630:	f7ff ffa0 	bl	8002574 <LL_USART_IsActiveFlag_RXNE>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00a      	beq.n	8002650 <USART1_IRQHandler+0x28>
		uint8_t count;
		bufferUSART1[count]=LL_USART_ReceiveData8(USART1);
 800263a:	79fc      	ldrb	r4, [r7, #7]
 800263c:	4806      	ldr	r0, [pc, #24]	; (8002658 <USART1_IRQHandler+0x30>)
 800263e:	f7ff ffac 	bl	800259a <LL_USART_ReceiveData8>
 8002642:	4603      	mov	r3, r0
 8002644:	461a      	mov	r2, r3
 8002646:	4b05      	ldr	r3, [pc, #20]	; (800265c <USART1_IRQHandler+0x34>)
 8002648:	551a      	strb	r2, [r3, r4]
		count++;
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	3301      	adds	r3, #1
 800264e:	71fb      	strb	r3, [r7, #7]

	}

}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bd90      	pop	{r4, r7, pc}
 8002658:	40013800 	.word	0x40013800
 800265c:	20000068 	.word	0x20000068

08002660 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002664:	4a17      	ldr	r2, [pc, #92]	; (80026c4 <SystemInit+0x64>)
 8002666:	4b17      	ldr	r3, [pc, #92]	; (80026c4 <SystemInit+0x64>)
 8002668:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800266c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002670:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002674:	4a14      	ldr	r2, [pc, #80]	; (80026c8 <SystemInit+0x68>)
 8002676:	4b14      	ldr	r3, [pc, #80]	; (80026c8 <SystemInit+0x68>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f043 0301 	orr.w	r3, r3, #1
 800267e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002680:	4b11      	ldr	r3, [pc, #68]	; (80026c8 <SystemInit+0x68>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002686:	4a10      	ldr	r2, [pc, #64]	; (80026c8 <SystemInit+0x68>)
 8002688:	4b0f      	ldr	r3, [pc, #60]	; (80026c8 <SystemInit+0x68>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002690:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002694:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002696:	4b0c      	ldr	r3, [pc, #48]	; (80026c8 <SystemInit+0x68>)
 8002698:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800269c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800269e:	4a0a      	ldr	r2, [pc, #40]	; (80026c8 <SystemInit+0x68>)
 80026a0:	4b09      	ldr	r3, [pc, #36]	; (80026c8 <SystemInit+0x68>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026a8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80026aa:	4b07      	ldr	r3, [pc, #28]	; (80026c8 <SystemInit+0x68>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80026b0:	4b04      	ldr	r3, [pc, #16]	; (80026c4 <SystemInit+0x64>)
 80026b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026b6:	609a      	str	r2, [r3, #8]
#endif
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	e000ed00 	.word	0xe000ed00
 80026c8:	40021000 	.word	0x40021000

080026cc <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b087      	sub	sp, #28
 80026d0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	2300      	movs	r3, #0
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
 80026de:	2302      	movs	r3, #2
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	2300      	movs	r3, #0
 80026e4:	607b      	str	r3, [r7, #4]
 80026e6:	2302      	movs	r3, #2
 80026e8:	603b      	str	r3, [r7, #0]

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
 80026ea:	4b4f      	ldr	r3, [pc, #316]	; (8002828 <SystemCoreClockUpdate+0x15c>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d107      	bne.n	8002706 <SystemCoreClockUpdate+0x3a>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 80026f6:	4b4c      	ldr	r3, [pc, #304]	; (8002828 <SystemCoreClockUpdate+0x15c>)
 80026f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026fc:	0a1b      	lsrs	r3, r3, #8
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	617b      	str	r3, [r7, #20]
 8002704:	e005      	b.n	8002712 <SystemCoreClockUpdate+0x46>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8002706:	4b48      	ldr	r3, [pc, #288]	; (8002828 <SystemCoreClockUpdate+0x15c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	f003 030f 	and.w	r3, r3, #15
 8002710:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8002712:	4a46      	ldr	r2, [pc, #280]	; (800282c <SystemCoreClockUpdate+0x160>)
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800271a:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800271c:	4b42      	ldr	r3, [pc, #264]	; (8002828 <SystemCoreClockUpdate+0x15c>)
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f003 030c 	and.w	r3, r3, #12
 8002724:	2b0c      	cmp	r3, #12
 8002726:	d865      	bhi.n	80027f4 <SystemCoreClockUpdate+0x128>
 8002728:	a201      	add	r2, pc, #4	; (adr r2, 8002730 <SystemCoreClockUpdate+0x64>)
 800272a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800272e:	bf00      	nop
 8002730:	08002765 	.word	0x08002765
 8002734:	080027f5 	.word	0x080027f5
 8002738:	080027f5 	.word	0x080027f5
 800273c:	080027f5 	.word	0x080027f5
 8002740:	0800276d 	.word	0x0800276d
 8002744:	080027f5 	.word	0x080027f5
 8002748:	080027f5 	.word	0x080027f5
 800274c:	080027f5 	.word	0x080027f5
 8002750:	08002775 	.word	0x08002775
 8002754:	080027f5 	.word	0x080027f5
 8002758:	080027f5 	.word	0x080027f5
 800275c:	080027f5 	.word	0x080027f5
 8002760:	0800277d 	.word	0x0800277d
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8002764:	4a32      	ldr	r2, [pc, #200]	; (8002830 <SystemCoreClockUpdate+0x164>)
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	6013      	str	r3, [r2, #0]
      break;
 800276a:	e047      	b.n	80027fc <SystemCoreClockUpdate+0x130>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800276c:	4b30      	ldr	r3, [pc, #192]	; (8002830 <SystemCoreClockUpdate+0x164>)
 800276e:	4a31      	ldr	r2, [pc, #196]	; (8002834 <SystemCoreClockUpdate+0x168>)
 8002770:	601a      	str	r2, [r3, #0]
      break;
 8002772:	e043      	b.n	80027fc <SystemCoreClockUpdate+0x130>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002774:	4b2e      	ldr	r3, [pc, #184]	; (8002830 <SystemCoreClockUpdate+0x164>)
 8002776:	4a30      	ldr	r2, [pc, #192]	; (8002838 <SystemCoreClockUpdate+0x16c>)
 8002778:	601a      	str	r2, [r3, #0]
      break;
 800277a:	e03f      	b.n	80027fc <SystemCoreClockUpdate+0x130>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800277c:	4b2a      	ldr	r3, [pc, #168]	; (8002828 <SystemCoreClockUpdate+0x15c>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	607b      	str	r3, [r7, #4]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8002786:	4b28      	ldr	r3, [pc, #160]	; (8002828 <SystemCoreClockUpdate+0x15c>)
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	091b      	lsrs	r3, r3, #4
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	3301      	adds	r3, #1
 8002792:	603b      	str	r3, [r7, #0]

      switch (pllsource)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b02      	cmp	r3, #2
 8002798:	d002      	beq.n	80027a0 <SystemCoreClockUpdate+0xd4>
 800279a:	2b03      	cmp	r3, #3
 800279c:	d006      	beq.n	80027ac <SystemCoreClockUpdate+0xe0>
 800279e:	e00b      	b.n	80027b8 <SystemCoreClockUpdate+0xec>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80027a0:	4a24      	ldr	r2, [pc, #144]	; (8002834 <SystemCoreClockUpdate+0x168>)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a8:	613b      	str	r3, [r7, #16]
          break;
 80027aa:	e00b      	b.n	80027c4 <SystemCoreClockUpdate+0xf8>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80027ac:	4a22      	ldr	r2, [pc, #136]	; (8002838 <SystemCoreClockUpdate+0x16c>)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b4:	613b      	str	r3, [r7, #16]
          break;
 80027b6:	e005      	b.n	80027c4 <SystemCoreClockUpdate+0xf8>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80027b8:	697a      	ldr	r2, [r7, #20]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c0:	613b      	str	r3, [r7, #16]
          break;
 80027c2:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80027c4:	4b18      	ldr	r3, [pc, #96]	; (8002828 <SystemCoreClockUpdate+0x15c>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	0a1b      	lsrs	r3, r3, #8
 80027ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	fb02 f303 	mul.w	r3, r2, r3
 80027d4:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80027d6:	4b14      	ldr	r3, [pc, #80]	; (8002828 <SystemCoreClockUpdate+0x15c>)
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	0e5b      	lsrs	r3, r3, #25
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	3301      	adds	r3, #1
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	60bb      	str	r3, [r7, #8]
      SystemCoreClock = pllvco/pllr;
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ee:	4a10      	ldr	r2, [pc, #64]	; (8002830 <SystemCoreClockUpdate+0x164>)
 80027f0:	6013      	str	r3, [r2, #0]
      break;
 80027f2:	e003      	b.n	80027fc <SystemCoreClockUpdate+0x130>

    default:
      SystemCoreClock = msirange;
 80027f4:	4a0e      	ldr	r2, [pc, #56]	; (8002830 <SystemCoreClockUpdate+0x164>)
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	6013      	str	r3, [r2, #0]
      break;
 80027fa:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80027fc:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <SystemCoreClockUpdate+0x15c>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	091b      	lsrs	r3, r3, #4
 8002802:	f003 030f 	and.w	r3, r3, #15
 8002806:	4a0d      	ldr	r2, [pc, #52]	; (800283c <SystemCoreClockUpdate+0x170>)
 8002808:	5cd3      	ldrb	r3, [r2, r3]
 800280a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800280c:	4b08      	ldr	r3, [pc, #32]	; (8002830 <SystemCoreClockUpdate+0x164>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	fa22 f303 	lsr.w	r3, r2, r3
 8002816:	4a06      	ldr	r2, [pc, #24]	; (8002830 <SystemCoreClockUpdate+0x164>)
 8002818:	6013      	str	r3, [r2, #0]
}
 800281a:	bf00      	nop
 800281c:	371c      	adds	r7, #28
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	40021000 	.word	0x40021000
 800282c:	08002924 	.word	0x08002924
 8002830:	20000000 	.word	0x20000000
 8002834:	00f42400 	.word	0x00f42400
 8002838:	007a1200 	.word	0x007a1200
 800283c:	0800290c 	.word	0x0800290c

08002840 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002840:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002878 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002844:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002846:	e003      	b.n	8002850 <LoopCopyDataInit>

08002848 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002848:	4b0c      	ldr	r3, [pc, #48]	; (800287c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800284a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800284c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800284e:	3104      	adds	r1, #4

08002850 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002850:	480b      	ldr	r0, [pc, #44]	; (8002880 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002852:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002854:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002856:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002858:	d3f6      	bcc.n	8002848 <CopyDataInit>
	ldr	r2, =_sbss
 800285a:	4a0b      	ldr	r2, [pc, #44]	; (8002888 <LoopForever+0x12>)
	b	LoopFillZerobss
 800285c:	e002      	b.n	8002864 <LoopFillZerobss>

0800285e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800285e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002860:	f842 3b04 	str.w	r3, [r2], #4

08002864 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002864:	4b09      	ldr	r3, [pc, #36]	; (800288c <LoopForever+0x16>)
	cmp	r2, r3
 8002866:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002868:	d3f9      	bcc.n	800285e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800286a:	f7ff fef9 	bl	8002660 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800286e:	f000 f811 	bl	8002894 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002872:	f7ff fe0b 	bl	800248c <main>

08002876 <LoopForever>:

LoopForever:
    b LoopForever
 8002876:	e7fe      	b.n	8002876 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002878:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 800287c:	0800295c 	.word	0x0800295c
	ldr	r0, =_sdata
 8002880:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002884:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8002888:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 800288c:	2000006c 	.word	0x2000006c

08002890 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002890:	e7fe      	b.n	8002890 <ADC1_IRQHandler>
	...

08002894 <__libc_init_array>:
 8002894:	b570      	push	{r4, r5, r6, lr}
 8002896:	4e0d      	ldr	r6, [pc, #52]	; (80028cc <__libc_init_array+0x38>)
 8002898:	4c0d      	ldr	r4, [pc, #52]	; (80028d0 <__libc_init_array+0x3c>)
 800289a:	1ba4      	subs	r4, r4, r6
 800289c:	10a4      	asrs	r4, r4, #2
 800289e:	2500      	movs	r5, #0
 80028a0:	42a5      	cmp	r5, r4
 80028a2:	d109      	bne.n	80028b8 <__libc_init_array+0x24>
 80028a4:	4e0b      	ldr	r6, [pc, #44]	; (80028d4 <__libc_init_array+0x40>)
 80028a6:	4c0c      	ldr	r4, [pc, #48]	; (80028d8 <__libc_init_array+0x44>)
 80028a8:	f000 f818 	bl	80028dc <_init>
 80028ac:	1ba4      	subs	r4, r4, r6
 80028ae:	10a4      	asrs	r4, r4, #2
 80028b0:	2500      	movs	r5, #0
 80028b2:	42a5      	cmp	r5, r4
 80028b4:	d105      	bne.n	80028c2 <__libc_init_array+0x2e>
 80028b6:	bd70      	pop	{r4, r5, r6, pc}
 80028b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028bc:	4798      	blx	r3
 80028be:	3501      	adds	r5, #1
 80028c0:	e7ee      	b.n	80028a0 <__libc_init_array+0xc>
 80028c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028c6:	4798      	blx	r3
 80028c8:	3501      	adds	r5, #1
 80028ca:	e7f2      	b.n	80028b2 <__libc_init_array+0x1e>
 80028cc:	08002954 	.word	0x08002954
 80028d0:	08002954 	.word	0x08002954
 80028d4:	08002954 	.word	0x08002954
 80028d8:	08002958 	.word	0x08002958

080028dc <_init>:
 80028dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028de:	bf00      	nop
 80028e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028e2:	bc08      	pop	{r3}
 80028e4:	469e      	mov	lr, r3
 80028e6:	4770      	bx	lr

080028e8 <_fini>:
 80028e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ea:	bf00      	nop
 80028ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ee:	bc08      	pop	{r3}
 80028f0:	469e      	mov	lr, r3
 80028f2:	4770      	bx	lr
