Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 16:52:19 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_4/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0                 3280        0.005        0.000                      0                 3280        2.238        0.000                       0                  3281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.514}        5.027           198.926         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.063        0.000                      0                 3280        0.005        0.000                      0                 3280        2.238        0.000                       0                  3281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.513ns period=5.027ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.513ns period=5.027ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.027ns  (vclock rise@5.027ns - vclock rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.092ns (42.520%)  route 2.828ns (57.480%))
  Logic Levels:           17  (CARRY8=9 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 6.788 - 5.027 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.252ns (routing 0.171ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3280, routed)        1.252     2.213    demux/CLK
    SLICE_X125Y444       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y444       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.292 r  demux/sel_reg[3]/Q
                         net (fo=117, routed)         0.232     2.524    demux/sel[3]
    SLICE_X125Y442       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.202     2.726 r  demux/sel_reg[8]_i_6/O[7]
                         net (fo=37, routed)          0.254     2.980    p_1_in[8]
    SLICE_X122Y440       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.138     3.118 r  sel[8]_i_219/O
                         net (fo=2, routed)           0.182     3.300    sel[8]_i_219_n_0
    SLICE_X122Y440       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.397 r  sel[8]_i_226/O
                         net (fo=1, routed)           0.011     3.408    demux/S[1]
    SLICE_X122Y440       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.563 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.589    demux/sel_reg[8]_i_191_n_0
    SLICE_X122Y441       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.666 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.253     3.919    demux_n_9
    SLICE_X124Y444       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     4.035 r  sel[8]_i_109/O
                         net (fo=17, routed)          0.265     4.300    demux/sel[8]_i_64[1]
    SLICE_X124Y442       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     4.480 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.249     4.729    demux_n_86
    SLICE_X126Y443       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     4.867 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.158     5.025    sel[8]_i_36_n_0
    SLICE_X126Y443       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     5.173 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.009     5.182    demux/sel[8]_i_28_0[1]
    SLICE_X126Y443       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.368 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.394    demux/sel_reg[8]_i_20_n_0
    SLICE_X126Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.450 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.356     5.806    demux/O[0]
    SLICE_X125Y445       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.012 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.265     6.277    demux_n_106
    SLICE_X125Y440       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     6.330 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     6.345    demux/sel_reg[6]_0[6]
    SLICE_X125Y440       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.462 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.488    demux/sel_reg[8]_i_4_n_0
    SLICE_X125Y441       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.544 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.181     6.725    demux/sel_reg[8]_i_3_n_15
    SLICE_X125Y444       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     6.762 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.153     6.915    demux/sel[4]_i_2_n_0
    SLICE_X125Y439       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     6.966 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.167     7.133    demux/sel20_in[2]
    SLICE_X125Y441       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.027     5.027 r  
    AR14                                              0.000     5.027 r  clk (IN)
                         net (fo=0)                   0.000     5.027    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.386 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.386    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.386 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.673    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.697 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3280, routed)        1.091     6.788    demux/CLK
    SLICE_X125Y441       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.418     7.206    
                         clock uncertainty           -0.035     7.171    
    SLICE_X125Y441       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     7.196    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 demux/genblk1[229].z_reg[229][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.513ns period=5.027ns})
  Destination:            genblk1[229].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.513ns period=5.027ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      1.095ns (routing 0.155ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.171ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3280, routed)        1.095     1.765    demux/CLK
    SLICE_X130Y471       FDRE                                         r  demux/genblk1[229].z_reg[229][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y471       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.823 r  demux/genblk1[229].z_reg[229][6]/Q
                         net (fo=1, routed)           0.074     1.897    genblk1[229].reg_in/D[6]
    SLICE_X130Y472       FDRE                                         r  genblk1[229].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3280, routed)        1.284     2.245    genblk1[229].reg_in/CLK
    SLICE_X130Y472       FDRE                                         r  genblk1[229].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.415     1.830    
    SLICE_X130Y472       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.892    genblk1[229].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.514 }
Period(ns):         5.027
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.027       3.737      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.513       2.238      SLICE_X119Y462  demux/genblk1[296].z_reg[296][7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.513       2.238      SLICE_X122Y462  demux/genblk1[299].z_reg[299][0]/C



