lbl_80400480:
/* 80400480  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80400484  7C 08 02 A6 */	mflr r0
/* 80400488  28 03 00 00 */	cmplwi r3, 0
/* 8040048C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80400490  38 00 00 00 */	li r0, 0
/* 80400494  41 82 00 34 */	beq lbl_804004C8
/* 80400498  2C 04 00 00 */	cmpwi r4, 0
/* 8040049C  41 80 00 2C */	blt lbl_804004C8
/* 804004A0  28 04 00 13 */	cmplwi r4, 0x13
/* 804004A4  40 80 00 24 */	bge lbl_804004C8
/* 804004A8  1C C4 00 34 */	mulli r6, r4, 0x34
/* 804004AC  3C A0 81 1A */	lis r5, l_mcd_card_private_table@ha /* 0x81198814@ha */
/* 804004B0  7C 64 1B 78 */	mr r4, r3
/* 804004B4  38 05 88 14 */	addi r0, r5, l_mcd_card_private_table@l /* 0x81198814@l */
/* 804004B8  7C 60 32 14 */	add r3, r0, r6
/* 804004BC  38 A0 00 08 */	li r5, 8
/* 804004C0  4B C5 CB 5D */	bl func_8005D01C
/* 804004C4  38 00 00 01 */	li r0, 1
lbl_804004C8:
/* 804004C8  7C 03 03 78 */	mr r3, r0
/* 804004CC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 804004D0  7C 08 03 A6 */	mtlr r0
/* 804004D4  38 21 00 10 */	addi r1, r1, 0x10
/* 804004D8  4E 80 00 20 */	blr 
