INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BOBBY/Documents/GitHub/CSM152A/lab3/lab3.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module clock_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BOBBY/Documents/GitHub/CSM152A/lab3/lab3.srcs/sim_1/new/stopwatch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_tb
