// Seed: 3392865175
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wand id_10
);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    input wor id_9,
    input wire id_10
    , id_24,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    output tri id_14,
    input wire id_15,
    input tri id_16,
    input tri id_17,
    output supply0 id_18,
    input wor id_19,
    input wor id_20,
    input supply1 id_21,
    input tri1 id_22
);
  id_25 :
  assert property (@(1) 1)
  else;
  assign id_24 = id_4++;
  module_0(
      id_20, id_9, id_3, id_19, id_22, id_18, id_0, id_17, id_16, id_0, id_3
  );
  wire id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35;
endmodule
