<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVUPD—Move Unaligned Packed Double-Precision Floating-Point Values</title>
</head>
<body>
<h1 id="movupd-move-unaligned-packed-double-precision-floating-point-values">MOVUPD—Move Unaligned Packed Double-Precision Floating-Point Values</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F 10 /r MOVUPD xmm1, xmm2/m128</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Move packed double-precision floating-point values from xmm2/m128 to xmm1.</td>
</tr>
<tr>
	<td>VEX.128.66.0F.WIG 10 /r VMOVUPD xmm1, xmm2/m128</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move unaligned packed double-precision floating-point from xmm2/mem to xmm1.</td>
</tr>
<tr>
	<td>VEX.256.66.0F.WIG 10 /r VMOVUPD ymm1, ymm2/m256</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move unaligned packed double-precision floating-point from ymm2/mem to ymm1.</td>
</tr>
<tr>
	<td>66 0F 11 /r MOVUPD xmm2/m128, xmm</td>
	<td>MR</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Move packed double-precision floating-point values from xmm1 to xmm2/m128.</td>
</tr>
<tr>
	<td>VEX.128.66.0F.WIG 11 /r VMOVUPD xmm2/m128, xmm1</td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move unaligned packed double-precision floating-point from xmm1 to xmm2/mem.</td>
</tr>
<tr>
	<td>VEX.256.66.0F.WIG 11 /r VMOVUPD ymm2/m256, ymm1</td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move unaligned packed double-precision floating-point from ymm1 to ymm2/mem.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MR</td>
	<td>ModRM:r/m (w)</td>
	<td>ModRM:reg (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>128-bit versions:</p>
<p>Moves a double quadword containing two packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, store the contents of an XMM register into a 128-bit memory location, or move data between two XMM registers.</p>
<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). 128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.</p>
<p>When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (#GP) to be generated.1</p>
<p>To move double-precision floating-point values to and from memory locations that are known to be aligned on 16byte boundaries, use the MOVAPD instruction.</p>
<p>While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a general-protection exception (#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment. VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.256 encoded version: Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.</p>
<table>
<tr>
	<td>1.</td>
	<td>If alignment checking is enabled (CR0.AM = 1, RFLAGS.AC = 1, and CPL = 3), an alignment-check exception (#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.</td>
</tr>
</table>
<p>Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>MOVUPD (128-bit load and register-copy form Legacy SSE version)
DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)
(V)MOVUPD (128-bit store form)
DEST[127:0] ← SRC[127:0]
VMOVUPD (VEX.128 encoded version)
DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] ← 0
VMOVUPD (VEX.256 encoded version)
DEST[255:0] ← SRC[255:0]
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>MOVUPD:</td>
	<td>__m128 _mm_loadu_pd(double * p)</td>
</tr>
<tr>
	<td>MOVUPD:</td>
	<td>void _mm_storeu_pd(double *p, __m128 a)</td>
</tr>
<tr>
	<td>VMOVUPD:</td>
	<td>__m256d _mm256_loadu_pd (__m256d * p);</td>
</tr>
<tr>
	<td>VMOVUPD:</td>
	<td>_mm256_storeu_pd(_m256d *p, __m256d a);</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4 Note treatment of #AC varies; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
