$comment
	File created using the following command:
		vcd file blocking.msim.vcd -direction
$end
$date
	Sat Jan 06 23:11:44 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module fulladder_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_a $end
$var wire 1 0 ww_b $end
$var wire 1 1 ww_cin $end
$var wire 1 2 ww_s $end
$var wire 1 3 ww_cout $end
$var wire 1 4 \b~combout\ $end
$var wire 1 5 \a~combout\ $end
$var wire 1 6 \cin~combout\ $end
$var wire 1 7 \s~0_combout\ $end
$var wire 1 8 \cout~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
1$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
1/
10
01
02
13
14
15
06
07
18
$end
#70000
0"
00
04
17
08
03
12
0$
1%
#150000
1#
11
16
07
18
13
02
1$
0%
#220000
1"
10
14
17
12
1%
#290000
0"
0#
0!
00
01
0/
05
06
04
07
08
03
02
0$
0%
#1000000
