Analysis & Synthesis report for datapath
Thu Dec 05 15:09:43 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 15. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 16. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 17. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 18. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 19. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 20. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 21. Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated
 22. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "mux3:mux3_1"
 32. Port Connectivity Checks: "regfile:regfile1|reg32:RegX0"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 05 15:09:42 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; datapath                                        ;
; Top-level Entity Name              ; datapath                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 11,792                                          ;
;     Total combinational functions  ; 9,840                                           ;
;     Dedicated logic registers      ; 2,028                                           ;
; Total registers                    ; 2028                                            ;
; Total pins                         ; 208                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 131,072                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; datapath           ; datapath           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; ../Elementos/reg32.vhd            ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/reg32.vhd                             ;         ;
; ../Elementos/mux32to1.vhd         ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux32to1.vhd                          ;         ;
; ../Elementos/UnidadeDeMemoria.vhd ; yes             ; User Wizard-Generated File   ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd                  ;         ;
; ../Elementos/RI.vhd               ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/RI.vhd                                ;         ;
; ../Elementos/regfile.vhd          ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/regfile.vhd                           ;         ;
; ../Elementos/PC.vhd               ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/PC.vhd                                ;         ;
; ../Elementos/mux3.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux3.vhd                              ;         ;
; ../Elementos/mux2.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux2.vhd                              ;         ;
; ../Elementos/mux1.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux1.vhd                              ;         ;
; ../Elementos/mux0.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/mux0.vhd                              ;         ;
; ../Elementos/memoria.vhd          ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/memoria.vhd                           ;         ;
; ../Elementos/datapath.vhd         ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/datapath.vhd                          ;         ;
; ../Elementos/branch.vhd           ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/branch.vhd                            ;         ;
; ../Elementos/alu1.vhd             ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/alu1.vhd                              ;         ;
; ../Elementos/outCheck.vhd         ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/outCheck.vhd                          ;         ;
; ../Elementos/inCheck.vhd          ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/inCheck.vhd                           ;         ;
; ../Elementos/addressSignal.vhd    ; yes             ; User VHDL File               ; D:/jygos/Projeto Risc V/Elementos/addressSignal.vhd                     ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_m7a1.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/jygos/Projeto Risc V/Datapath/db/altsyncram_m7a1.tdf                 ;         ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 11,792 ;
;                                             ;        ;
; Total combinational functions               ; 9840   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 7125   ;
;     -- 3 input functions                    ; 2552   ;
;     -- <=2 input functions                  ; 163    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 9211   ;
;     -- arithmetic mode                      ; 629    ;
;                                             ;        ;
; Total registers                             ; 2028   ;
;     -- Dedicated logic registers            ; 2028   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 208    ;
; Total memory bits                           ; 131072 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 2092   ;
; Total fan-out                               ; 43577  ;
; Average fan-out                             ; 3.59   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |datapath                                    ; 9840 (13)         ; 2028 (0)     ; 131072      ; 0            ; 0       ; 0         ; 208  ; 0            ; |datapath                                                                                                          ; work         ;
;    |PC:PC1|                                  ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|PC:PC1                                                                                                   ; work         ;
;    |RI:RI1|                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|RI:RI1                                                                                                   ; work         ;
;    |addressSignal:addressSignal_1|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|addressSignal:addressSignal_1                                                                            ; work         ;
;    |alu1:alu1_1|                             ; 5051 (5051)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|alu1:alu1_1                                                                                              ; work         ;
;    |branch:branch1|                          ; 171 (171)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|branch:branch1                                                                                           ; work         ;
;    |inCheck:checkIn|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|inCheck:checkIn                                                                                          ; work         ;
;    |memoria:macroMemoria|                    ; 593 (593)         ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria                                                                                     ; work         ;
;       |UnidadeDeMemoria:UM0|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM0                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_m7a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ; work         ;
;       |UnidadeDeMemoria:UM1|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM1                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_m7a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ; work         ;
;       |UnidadeDeMemoria:UM2|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM2                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_m7a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ; work         ;
;       |UnidadeDeMemoria:UM3|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM3                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_m7a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ; work         ;
;       |UnidadeDeMemoria:UM4|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM4                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_m7a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ; work         ;
;       |UnidadeDeMemoria:UM5|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM5                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_m7a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ; work         ;
;       |UnidadeDeMemoria:UM6|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM6                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_m7a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ; work         ;
;       |UnidadeDeMemoria:UM7|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM7                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_m7a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ; work         ;
;    |mux0:mux0_1|                             ; 1087 (1087)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|mux0:mux0_1                                                                                              ; work         ;
;    |mux1:mux1_1|                             ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|mux1:mux1_1                                                                                              ; work         ;
;    |mux2:mux2_1|                             ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|mux2:mux2_1                                                                                              ; work         ;
;    |mux3:mux3_1|                             ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|mux3:mux3_1                                                                                              ; work         ;
;    |outCheck:checkOut|                       ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|outCheck:checkOut                                                                                        ; work         ;
;    |regfile:regfile1|                        ; 2656 (38)         ; 1984 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1                                                                                         ; work         ;
;       |mux32to1:Mux_rs1|                     ; 1309 (1309)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|mux32to1:Mux_rs1                                                                        ; work         ;
;       |mux32to1:Mux_rs2|                     ; 1309 (1309)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|mux32to1:Mux_rs2                                                                        ; work         ;
;       |reg32:RegX10|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX10                                                                            ; work         ;
;       |reg32:RegX11|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX11                                                                            ; work         ;
;       |reg32:RegX12|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX12                                                                            ; work         ;
;       |reg32:RegX13|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX13                                                                            ; work         ;
;       |reg32:RegX14|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX14                                                                            ; work         ;
;       |reg32:RegX15|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX15                                                                            ; work         ;
;       |reg32:RegX16|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX16                                                                            ; work         ;
;       |reg32:RegX17|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX17                                                                            ; work         ;
;       |reg32:RegX18|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX18                                                                            ; work         ;
;       |reg32:RegX19|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX19                                                                            ; work         ;
;       |reg32:RegX1|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX1                                                                             ; work         ;
;       |reg32:RegX20|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX20                                                                            ; work         ;
;       |reg32:RegX21|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX21                                                                            ; work         ;
;       |reg32:RegX22|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX22                                                                            ; work         ;
;       |reg32:RegX23|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX23                                                                            ; work         ;
;       |reg32:RegX24|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX24                                                                            ; work         ;
;       |reg32:RegX25|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX25                                                                            ; work         ;
;       |reg32:RegX26|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX26                                                                            ; work         ;
;       |reg32:RegX27|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX27                                                                            ; work         ;
;       |reg32:RegX28|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX28                                                                            ; work         ;
;       |reg32:RegX29|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX29                                                                            ; work         ;
;       |reg32:RegX2|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX2                                                                             ; work         ;
;       |reg32:RegX30|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX30                                                                            ; work         ;
;       |reg32:RegX31|                         ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX31                                                                            ; work         ;
;       |reg32:RegX3|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX3                                                                             ; work         ;
;       |reg32:RegX4|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX4                                                                             ; work         ;
;       |reg32:RegX5|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX5                                                                             ; work         ;
;       |reg32:RegX6|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX6                                                                             ; work         ;
;       |reg32:RegX7|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX7                                                                             ; work         ;
;       |reg32:RegX8|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX8                                                                             ; work         ;
;       |reg32:RegX9|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |datapath|regfile:regfile1|reg32:RegX9                                                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
; memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
+---------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+--------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+--------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM0 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM1 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM2 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM3 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM4 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM5 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM6 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |datapath|memoria:macroMemoria|UnidadeDeMemoria:UM7 ; D:/jygos/Projeto Risc V/Elementos/UnidadeDeMemoria.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+------------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                 ; Free of Timing Hazards ;
+------------------------------------------------------+-------------------------------------+------------------------+
; outCheck:checkOut|S[0]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[1]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[2]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[3]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[4]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[5]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[6]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[7]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[8]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[9]                               ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[10]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[11]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[12]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[13]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[14]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[15]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[16]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[17]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[18]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[19]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[20]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[21]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[22]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[23]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[24]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[25]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[26]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[27]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[28]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[29]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[30]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[31]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[32]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[33]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[34]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[35]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[36]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[37]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[38]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[39]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[40]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[41]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[42]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[43]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[44]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[45]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[46]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[47]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[48]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[49]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[50]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[51]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[52]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[53]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[54]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[55]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[56]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[57]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[58]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[59]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[60]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[61]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[62]                              ; outCheck:checkOut|check             ; yes                    ;
; outCheck:checkOut|S[63]                              ; outCheck:checkOut|check             ; yes                    ;
; addressSignal:addressSignal_1|S[0]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[1]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[2]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[3]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[4]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[5]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[6]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[7]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[8]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[9]                   ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[10]                  ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[11]                  ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[12]                  ; addressSignal:addressSignal_1|check ; yes                    ;
; addressSignal:addressSignal_1|S[13]                  ; addressSignal:addressSignal_1|check ; yes                    ;
; alu1:alu1_1|aux64[31]                                ; alu1:alu1_1|Mux2550                 ; yes                    ;
; alu1:alu1_1|aux2_64[31]                              ; alu1:alu1_1|Mux1987                 ; yes                    ;
; alu1:alu1_1|aux64[63]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[62]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[61]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[60]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[59]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[58]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[57]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[56]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[55]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[54]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[53]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[52]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[51]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[50]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[49]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[48]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[47]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[46]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[45]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; alu1:alu1_1|aux64[44]                                ; alu1:alu1_1|Mux2583                 ; yes                    ;
; Number of user-specified and inferred latches = 218  ;                                     ;                        ;
+------------------------------------------------------+-------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; regfile:regfile1|reg32:RegX0|AUX[0..63] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 64  ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2028  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2028  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |datapath|PC:PC1|pcOUT[2]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |datapath|alu1:alu1_1|ShiftRight0                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |datapath|memoria:macroMemoria|data7              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |datapath|memoria:macroMemoria|address1[3]        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |datapath|memoria:macroMemoria|address6[9]        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |datapath|memoria:macroMemoria|address0           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |datapath|mux3:mux3_1|Mux3                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |datapath|mux3:mux3_1|Mux7                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |datapath|memoria:macroMemoria|address5[3]        ;
; 3:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |datapath|memoria:macroMemoria|data2[6]           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |datapath|memoria:macroMemoria|dataout            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |datapath|alu1:alu1_1|ShiftRight0                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |datapath|memoria:macroMemoria|address0           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |datapath|memoria:macroMemoria|dataout            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |datapath|memoria:macroMemoria|address4[0]        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |datapath|alu1:alu1_1|ShiftLeft2                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |datapath|memoria:macroMemoria|address2[5]        ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1280 LEs             ; 64 LEs                 ; No         ; |datapath|regfile:regfile1|mux32to1:Mux_rs1|Mux60 ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1280 LEs             ; 64 LEs                 ; No         ; |datapath|regfile:regfile1|mux32to1:Mux_rs2|Mux60 ;
; 32:1               ; 63 bits   ; 1323 LEs      ; 441 LEs              ; 882 LEs                ; No         ; |datapath|alu1:alu1_1|Mux1036                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |datapath|alu1:alu1_1|ShiftLeft2                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |datapath|alu1:alu1_1|ShiftLeft2                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |datapath|memoria:macroMemoria|dataout            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |datapath|memoria:macroMemoria|dataout            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |datapath|mux0:mux0_1|Mux57                       ;
; 11:1               ; 11 bits   ; 77 LEs        ; 44 LEs               ; 33 LEs                 ; No         ; |datapath|memoria:macroMemoria|address0[5]        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |datapath|memoria:macroMemoria|dataout            ;
; 28:1               ; 9 bits    ; 162 LEs       ; 108 LEs              ; 54 LEs                 ; No         ; |datapath|alu1:alu1_1|Mux184                      ;
; 28:1               ; 2 bits    ; 36 LEs        ; 26 LEs               ; 10 LEs                 ; No         ; |datapath|alu1:alu1_1|Mux179                      ;
; 36:1               ; 8 bits    ; 192 LEs       ; 136 LEs              ; 56 LEs                 ; No         ; |datapath|mux0:mux0_1|Mux47                       ;
; 36:1               ; 8 bits    ; 192 LEs       ; 136 LEs              ; 56 LEs                 ; No         ; |datapath|mux0:mux0_1|Mux36                       ;
; 38:1               ; 8 bits    ; 200 LEs       ; 144 LEs              ; 56 LEs                 ; No         ; |datapath|mux0:mux0_1|Mux14                       ;
; 39:1               ; 4 bits    ; 104 LEs       ; 76 LEs               ; 28 LEs                 ; No         ; |datapath|mux0:mux0_1|Mux7                        ;
; 40:1               ; 2 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; No         ; |datapath|mux0:mux0_1|Mux2                        ;
; 45:1               ; 6 bits    ; 180 LEs       ; 48 LEs               ; 132 LEs                ; No         ; |datapath|mux0:mux0_1|Mux50                       ;
; 49:1               ; 16 bits   ; 512 LEs       ; 336 LEs              ; 176 LEs                ; No         ; |datapath|mux0:mux0_1|Mux17                       ;
; 72:1               ; 2 bits    ; 96 LEs        ; 42 LEs               ; 54 LEs                 ; No         ; |datapath|mux0:mux0_1|Mux49                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                         ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; memoria:macroMemoria|UnidadeDeMemoria:UM7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                    ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux3:mux3_1"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; s[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "regfile:regfile1|reg32:RegX0" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; d    ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 05 15:06:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/reg32.vhd
    Info (12022): Found design unit 1: reg32-projeto
    Info (12023): Found entity 1: reg32
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-projeto
    Info (12023): Found entity 1: mux32to1
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/unidadedememoria.vhd
    Info (12022): Found design unit 1: unidadedememoria-SYN
    Info (12023): Found entity 1: UnidadeDeMemoria
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/ri.vhd
    Info (12022): Found design unit 1: RI-hardware
    Info (12023): Found entity 1: RI
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/regfile.vhd
    Info (12022): Found design unit 1: regfile-projeto
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/pc.vhd
    Info (12022): Found design unit 1: PC-hardware
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux3.vhd
    Info (12022): Found design unit 1: mux3-hardware
    Info (12023): Found entity 1: mux3
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux2.vhd
    Info (12022): Found design unit 1: mux2-hardware
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux1.vhd
    Info (12022): Found design unit 1: mux1-hardware
    Info (12023): Found entity 1: mux1
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux0.vhd
    Info (12022): Found design unit 1: mux0-hardware
    Info (12023): Found entity 1: mux0
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/memoria.vhd
    Info (12022): Found design unit 1: memoria-hardware
    Info (12023): Found entity 1: memoria
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/datapath.vhd
    Info (12022): Found design unit 1: datapath-hardware
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/branch.vhd
    Info (12022): Found design unit 1: branch-hardware
    Info (12023): Found entity 1: branch
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/alu1.vhd
    Info (12022): Found design unit 1: alu1-hardware
    Info (12023): Found entity 1: alu1
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/outcheck.vhd
    Info (12022): Found design unit 1: outCheck-hardware
    Info (12023): Found entity 1: outCheck
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/incheck.vhd
    Info (12022): Found design unit 1: inCheck-hardware
    Info (12023): Found entity 1: inCheck
Info (12021): Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/addresssignal.vhd
    Info (12022): Found design unit 1: addressSignal-hardware
    Info (12023): Found entity 1: addressSignal
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "inCheck" for hierarchy "inCheck:checkIn"
Info (12128): Elaborating entity "outCheck" for hierarchy "outCheck:checkOut"
Info (10041): Inferred latch for "S[0]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[1]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[2]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[3]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[4]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[5]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[6]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[7]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[8]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[9]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[10]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[11]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[12]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[13]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[14]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[15]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[16]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[17]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[18]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[19]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[20]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[21]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[22]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[23]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[24]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[25]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[26]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[27]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[28]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[29]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[30]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[31]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[32]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[33]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[34]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[35]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[36]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[37]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[38]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[39]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[40]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[41]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[42]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[43]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[44]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[45]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[46]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[47]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[48]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[49]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[50]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[51]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[52]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[53]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[54]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[55]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[56]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[57]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[58]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[59]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[60]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[61]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[62]" at outCheck.vhd(17)
Info (10041): Inferred latch for "S[63]" at outCheck.vhd(17)
Info (12128): Elaborating entity "addressSignal" for hierarchy "addressSignal:addressSignal_1"
Info (10041): Inferred latch for "S[0]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[1]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[2]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[3]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[4]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[5]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[6]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[7]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[8]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[9]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[10]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[11]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[12]" at addressSignal.vhd(18)
Info (10041): Inferred latch for "S[13]" at addressSignal.vhd(18)
Info (12128): Elaborating entity "memoria" for hierarchy "memoria:macroMemoria"
Info (12128): Elaborating entity "UnidadeDeMemoria" for hierarchy "memoria:macroMemoria|UnidadeDeMemoria:UM0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m7a1.tdf
    Info (12023): Found entity 1: altsyncram_m7a1
Info (12128): Elaborating entity "altsyncram_m7a1" for hierarchy "memoria:macroMemoria|UnidadeDeMemoria:UM0|altsyncram:altsyncram_component|altsyncram_m7a1:auto_generated"
Info (12128): Elaborating entity "RI" for hierarchy "RI:RI1"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile1"
Info (12128): Elaborating entity "reg32" for hierarchy "regfile:regfile1|reg32:RegX0"
Info (12128): Elaborating entity "mux32to1" for hierarchy "regfile:regfile1|mux32to1:Mux_rs1"
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC1"
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:mux3_1"
Info (10041): Inferred latch for "S[0]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[1]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[2]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[3]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[4]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[5]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[6]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[7]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[8]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[9]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[10]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[11]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[12]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[13]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[14]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[15]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[16]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[17]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[18]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[19]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[20]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[21]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[22]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[23]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[24]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[25]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[26]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[27]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[28]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[29]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[30]" at mux3.vhd(21)
Info (10041): Inferred latch for "S[31]" at mux3.vhd(21)
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux2_1"
Info (12128): Elaborating entity "mux1" for hierarchy "mux1:mux1_1"
Info (12128): Elaborating entity "mux0" for hierarchy "mux0:mux0_1"
Info (12128): Elaborating entity "branch" for hierarchy "branch:branch1"
Info (12128): Elaborating entity "alu1" for hierarchy "alu1:alu1_1"
Warning (10631): VHDL Process Statement warning at alu1.vhd(21): inferring latch(es) for signal or variable "aux64", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at alu1.vhd(21): inferring latch(es) for signal or variable "aux2_64", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "aux2_64[0]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[1]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[2]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[3]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[4]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[5]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[6]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[7]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[8]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[9]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[10]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[11]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[12]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[13]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[14]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[15]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[16]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[17]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[18]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[19]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[20]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[21]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[22]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[23]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[24]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[25]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[26]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[27]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[28]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[29]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[30]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[31]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[32]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[33]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[34]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[35]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[36]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[37]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[38]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[39]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[40]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[41]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[42]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[43]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[44]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[45]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[46]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[47]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[48]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[49]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[50]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[51]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[52]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[53]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[54]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[55]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[56]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[57]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[58]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[59]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[60]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[61]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[62]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux2_64[63]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[0]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[1]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[2]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[3]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[4]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[5]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[6]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[7]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[8]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[9]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[10]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[11]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[12]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[13]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[14]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[15]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[16]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[17]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[18]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[19]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[20]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[21]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[22]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[23]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[24]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[25]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[26]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[27]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[28]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[29]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[30]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[31]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[32]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[33]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[34]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[35]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[36]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[37]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[38]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[39]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[40]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[41]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[42]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[43]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[44]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[45]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[46]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[47]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[48]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[49]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[50]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[51]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[52]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[53]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[54]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[55]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[56]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[57]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[58]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[59]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[60]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[61]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[62]" at alu1.vhd(21)
Info (10041): Inferred latch for "aux64[63]" at alu1.vhd(21)
Warning (13012): Latch outCheck:checkOut|S[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux32~synth
Warning (13012): Latch outCheck:checkOut|S[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux60~synth
Warning (13012): Latch outCheck:checkOut|S[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regfile:regfile1|mux32to1:Mux_rs2|Mux0~synth
Warning (13012): Latch addressSignal:addressSignal_1|S[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[4]
Warning (13012): Latch addressSignal:addressSignal_1|S[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[4]
Warning (13012): Latch addressSignal:addressSignal_1|S[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[4]
Warning (13012): Latch addressSignal:addressSignal_1|S[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch addressSignal:addressSignal_1|S[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[4]
Warning (13012): Latch alu1:alu1_1|aux64[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux2_64[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux64[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux64[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[3]
Warning (13012): Latch alu1:alu1_1|aux2_64[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch alu1:alu1_1|aux2_64[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selAlu[0]
Warning (13012): Latch mux3:mux3_1|S[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Warning (13012): Latch mux3:mux3_1|S[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal selMUX3[1]
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12128 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 115 input pins
    Info (21059): Implemented 93 output pins
    Info (21061): Implemented 11856 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 439 warnings
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Thu Dec 05 15:09:43 2019
    Info: Elapsed time: 00:02:44
    Info: Total CPU time (on all processors): 00:02:39


