// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/05/2025 22:09:19"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	rst,
	Instruction,
	readData,
	WriteData,
	MemWrite,
	PC_Addres,
	Addres);
input 	logic clk ;
input 	logic rst ;
input 	logic [31:0] Instruction ;
input 	logic [31:0] readData ;
output 	logic [31:0] WriteData ;
output 	logic MemWrite ;
output 	logic [31:0] PC_Addres ;
output 	logic [31:0] Addres ;

// Design Ports Information
// Instruction[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[5]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[6]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[7]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[8]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[9]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[10]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[11]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[20]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[21]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[22]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[23]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[24]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[25]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[26]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[27]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[28]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[29]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[30]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[31]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[4]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[7]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[8]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[9]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[10]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[11]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[12]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[13]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[14]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[15]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[16]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[17]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[18]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[19]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[20]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[21]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[22]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[23]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[24]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[25]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[26]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[27]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[28]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[29]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[30]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readData[31]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[0]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[1]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[3]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[4]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[5]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[6]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[7]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[8]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[10]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[11]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[13]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[14]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[15]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[16]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[17]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[18]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[19]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[20]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[21]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[22]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[23]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[24]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[25]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[26]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[27]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[28]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[29]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[30]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_Addres[31]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[1]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[2]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[3]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[4]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[6]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[7]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[8]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[9]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[10]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[11]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[12]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[13]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[14]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[15]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[16]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[17]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[18]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[19]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[20]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[21]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[22]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[23]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[24]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[25]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[26]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[27]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[28]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[29]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[30]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Addres[31]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[12]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[13]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[14]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[15]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[16]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[17]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[18]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instruction[19]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Instruction[0]~input_o ;
wire \Instruction[1]~input_o ;
wire \Instruction[2]~input_o ;
wire \Instruction[3]~input_o ;
wire \Instruction[4]~input_o ;
wire \Instruction[5]~input_o ;
wire \Instruction[6]~input_o ;
wire \Instruction[7]~input_o ;
wire \Instruction[8]~input_o ;
wire \Instruction[9]~input_o ;
wire \Instruction[10]~input_o ;
wire \Instruction[11]~input_o ;
wire \Instruction[20]~input_o ;
wire \Instruction[21]~input_o ;
wire \Instruction[22]~input_o ;
wire \Instruction[23]~input_o ;
wire \Instruction[24]~input_o ;
wire \Instruction[25]~input_o ;
wire \Instruction[26]~input_o ;
wire \Instruction[27]~input_o ;
wire \Instruction[28]~input_o ;
wire \Instruction[29]~input_o ;
wire \Instruction[30]~input_o ;
wire \Instruction[31]~input_o ;
wire \readData[0]~input_o ;
wire \readData[1]~input_o ;
wire \readData[2]~input_o ;
wire \readData[3]~input_o ;
wire \readData[4]~input_o ;
wire \readData[5]~input_o ;
wire \readData[6]~input_o ;
wire \readData[7]~input_o ;
wire \readData[8]~input_o ;
wire \readData[9]~input_o ;
wire \readData[10]~input_o ;
wire \readData[11]~input_o ;
wire \readData[12]~input_o ;
wire \readData[13]~input_o ;
wire \readData[14]~input_o ;
wire \readData[15]~input_o ;
wire \readData[16]~input_o ;
wire \readData[17]~input_o ;
wire \readData[18]~input_o ;
wire \readData[19]~input_o ;
wire \readData[20]~input_o ;
wire \readData[21]~input_o ;
wire \readData[22]~input_o ;
wire \readData[23]~input_o ;
wire \readData[24]~input_o ;
wire \readData[25]~input_o ;
wire \readData[26]~input_o ;
wire \readData[27]~input_o ;
wire \readData[28]~input_o ;
wire \readData[29]~input_o ;
wire \readData[30]~input_o ;
wire \readData[31]~input_o ;
wire \Instruction[12]~input_o ;
wire \Instruction[13]~input_o ;
wire \Instruction[14]~input_o ;
wire \Instruction[15]~input_o ;
wire \Instruction[16]~input_o ;
wire \Instruction[17]~input_o ;
wire \Instruction[18]~input_o ;
wire \Instruction[19]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst~input_o ;
wire \PC_Register|Q[2]~0_combout ;
wire \PC_Register|Q[2]~DUPLICATE_q ;
wire \PCPlus4|Add0~1_sumout ;
wire \PC_Register|Q[3]~DUPLICATE_q ;
wire \PCPlus4|Add0~2 ;
wire \PCPlus4|Add0~5_sumout ;
wire \PC_Register|Q[4]~DUPLICATE_q ;
wire \PCPlus4|Add0~6 ;
wire \PCPlus4|Add0~9_sumout ;
wire \PCPlus4|Add0~10 ;
wire \PCPlus4|Add0~13_sumout ;
wire \PCPlus4|Add0~14 ;
wire \PCPlus4|Add0~17_sumout ;
wire \PCPlus4|Add0~18 ;
wire \PCPlus4|Add0~21_sumout ;
wire \PCPlus4|Add0~22 ;
wire \PCPlus4|Add0~25_sumout ;
wire \PCPlus4|Add0~26 ;
wire \PCPlus4|Add0~29_sumout ;
wire \PC_Register|Q[10]~DUPLICATE_q ;
wire \PCPlus4|Add0~30 ;
wire \PCPlus4|Add0~33_sumout ;
wire \PCPlus4|Add0~34 ;
wire \PCPlus4|Add0~37_sumout ;
wire \PC_Register|Q[12]~DUPLICATE_q ;
wire \PCPlus4|Add0~38 ;
wire \PCPlus4|Add0~41_sumout ;
wire \PC_Register|Q[14]~DUPLICATE_q ;
wire \PCPlus4|Add0~42 ;
wire \PCPlus4|Add0~45_sumout ;
wire \PCPlus4|Add0~46 ;
wire \PCPlus4|Add0~49_sumout ;
wire \PCPlus4|Add0~50 ;
wire \PCPlus4|Add0~53_sumout ;
wire \PCPlus4|Add0~54 ;
wire \PCPlus4|Add0~57_sumout ;
wire \PCPlus4|Add0~58 ;
wire \PCPlus4|Add0~61_sumout ;
wire \PCPlus4|Add0~62 ;
wire \PCPlus4|Add0~65_sumout ;
wire \PCPlus4|Add0~66 ;
wire \PCPlus4|Add0~69_sumout ;
wire \PCPlus4|Add0~70 ;
wire \PCPlus4|Add0~73_sumout ;
wire \PCPlus4|Add0~74 ;
wire \PCPlus4|Add0~77_sumout ;
wire \PCPlus4|Add0~78 ;
wire \PCPlus4|Add0~81_sumout ;
wire \PCPlus4|Add0~82 ;
wire \PCPlus4|Add0~85_sumout ;
wire \PC_Register|Q[25]~DUPLICATE_q ;
wire \PCPlus4|Add0~86 ;
wire \PCPlus4|Add0~89_sumout ;
wire \PCPlus4|Add0~90 ;
wire \PCPlus4|Add0~93_sumout ;
wire \PCPlus4|Add0~94 ;
wire \PCPlus4|Add0~97_sumout ;
wire \PC_Register|Q[28]~DUPLICATE_q ;
wire \PCPlus4|Add0~98 ;
wire \PCPlus4|Add0~101_sumout ;
wire \PCPlus4|Add0~102 ;
wire \PCPlus4|Add0~105_sumout ;
wire \PCPlus4|Add0~106 ;
wire \PCPlus4|Add0~109_sumout ;
wire \PC_Register|Q[30]~DUPLICATE_q ;
wire \PC_Register|Q[31]~DUPLICATE_q ;
wire \PCPlus4|Add0~110 ;
wire \PCPlus4|Add0~113_sumout ;
wire [31:0] \PC_Register|Q ;


// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \WriteData[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[0]),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
defparam \WriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \WriteData[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[1]),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
defparam \WriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N53
cyclonev_io_obuf \WriteData[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[2]),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
defparam \WriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \WriteData[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[3]),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
defparam \WriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \WriteData[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[4]),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
defparam \WriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \WriteData[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[5]),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
defparam \WriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \WriteData[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[6]),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
defparam \WriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \WriteData[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[7]),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
defparam \WriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \WriteData[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[8]),
	.obar());
// synopsys translate_off
defparam \WriteData[8]~output .bus_hold = "false";
defparam \WriteData[8]~output .open_drain_output = "false";
defparam \WriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \WriteData[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[9]),
	.obar());
// synopsys translate_off
defparam \WriteData[9]~output .bus_hold = "false";
defparam \WriteData[9]~output .open_drain_output = "false";
defparam \WriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \WriteData[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[10]),
	.obar());
// synopsys translate_off
defparam \WriteData[10]~output .bus_hold = "false";
defparam \WriteData[10]~output .open_drain_output = "false";
defparam \WriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \WriteData[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[11]),
	.obar());
// synopsys translate_off
defparam \WriteData[11]~output .bus_hold = "false";
defparam \WriteData[11]~output .open_drain_output = "false";
defparam \WriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \WriteData[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[12]),
	.obar());
// synopsys translate_off
defparam \WriteData[12]~output .bus_hold = "false";
defparam \WriteData[12]~output .open_drain_output = "false";
defparam \WriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \WriteData[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[13]),
	.obar());
// synopsys translate_off
defparam \WriteData[13]~output .bus_hold = "false";
defparam \WriteData[13]~output .open_drain_output = "false";
defparam \WriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \WriteData[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[14]),
	.obar());
// synopsys translate_off
defparam \WriteData[14]~output .bus_hold = "false";
defparam \WriteData[14]~output .open_drain_output = "false";
defparam \WriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \WriteData[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[15]),
	.obar());
// synopsys translate_off
defparam \WriteData[15]~output .bus_hold = "false";
defparam \WriteData[15]~output .open_drain_output = "false";
defparam \WriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \WriteData[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[16]),
	.obar());
// synopsys translate_off
defparam \WriteData[16]~output .bus_hold = "false";
defparam \WriteData[16]~output .open_drain_output = "false";
defparam \WriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \WriteData[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[17]),
	.obar());
// synopsys translate_off
defparam \WriteData[17]~output .bus_hold = "false";
defparam \WriteData[17]~output .open_drain_output = "false";
defparam \WriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \WriteData[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[18]),
	.obar());
// synopsys translate_off
defparam \WriteData[18]~output .bus_hold = "false";
defparam \WriteData[18]~output .open_drain_output = "false";
defparam \WriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \WriteData[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[19]),
	.obar());
// synopsys translate_off
defparam \WriteData[19]~output .bus_hold = "false";
defparam \WriteData[19]~output .open_drain_output = "false";
defparam \WriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \WriteData[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[20]),
	.obar());
// synopsys translate_off
defparam \WriteData[20]~output .bus_hold = "false";
defparam \WriteData[20]~output .open_drain_output = "false";
defparam \WriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \WriteData[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[21]),
	.obar());
// synopsys translate_off
defparam \WriteData[21]~output .bus_hold = "false";
defparam \WriteData[21]~output .open_drain_output = "false";
defparam \WriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \WriteData[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[22]),
	.obar());
// synopsys translate_off
defparam \WriteData[22]~output .bus_hold = "false";
defparam \WriteData[22]~output .open_drain_output = "false";
defparam \WriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \WriteData[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[23]),
	.obar());
// synopsys translate_off
defparam \WriteData[23]~output .bus_hold = "false";
defparam \WriteData[23]~output .open_drain_output = "false";
defparam \WriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \WriteData[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[24]),
	.obar());
// synopsys translate_off
defparam \WriteData[24]~output .bus_hold = "false";
defparam \WriteData[24]~output .open_drain_output = "false";
defparam \WriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \WriteData[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[25]),
	.obar());
// synopsys translate_off
defparam \WriteData[25]~output .bus_hold = "false";
defparam \WriteData[25]~output .open_drain_output = "false";
defparam \WriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \WriteData[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[26]),
	.obar());
// synopsys translate_off
defparam \WriteData[26]~output .bus_hold = "false";
defparam \WriteData[26]~output .open_drain_output = "false";
defparam \WriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \WriteData[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[27]),
	.obar());
// synopsys translate_off
defparam \WriteData[27]~output .bus_hold = "false";
defparam \WriteData[27]~output .open_drain_output = "false";
defparam \WriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \WriteData[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[28]),
	.obar());
// synopsys translate_off
defparam \WriteData[28]~output .bus_hold = "false";
defparam \WriteData[28]~output .open_drain_output = "false";
defparam \WriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \WriteData[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[29]),
	.obar());
// synopsys translate_off
defparam \WriteData[29]~output .bus_hold = "false";
defparam \WriteData[29]~output .open_drain_output = "false";
defparam \WriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \WriteData[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[30]),
	.obar());
// synopsys translate_off
defparam \WriteData[30]~output .bus_hold = "false";
defparam \WriteData[30]~output .open_drain_output = "false";
defparam \WriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \WriteData[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WriteData[31]),
	.obar());
// synopsys translate_off
defparam \WriteData[31]~output .bus_hold = "false";
defparam \WriteData[31]~output .open_drain_output = "false";
defparam \WriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \MemWrite~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MemWrite),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
defparam \MemWrite~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \PC_Addres[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[0]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[0]~output .bus_hold = "false";
defparam \PC_Addres[0]~output .open_drain_output = "false";
defparam \PC_Addres[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \PC_Addres[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[1]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[1]~output .bus_hold = "false";
defparam \PC_Addres[1]~output .open_drain_output = "false";
defparam \PC_Addres[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \PC_Addres[2]~output (
	.i(\PC_Register|Q[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[2]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[2]~output .bus_hold = "false";
defparam \PC_Addres[2]~output .open_drain_output = "false";
defparam \PC_Addres[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \PC_Addres[3]~output (
	.i(\PC_Register|Q[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[3]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[3]~output .bus_hold = "false";
defparam \PC_Addres[3]~output .open_drain_output = "false";
defparam \PC_Addres[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \PC_Addres[4]~output (
	.i(\PC_Register|Q[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[4]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[4]~output .bus_hold = "false";
defparam \PC_Addres[4]~output .open_drain_output = "false";
defparam \PC_Addres[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \PC_Addres[5]~output (
	.i(\PC_Register|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[5]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[5]~output .bus_hold = "false";
defparam \PC_Addres[5]~output .open_drain_output = "false";
defparam \PC_Addres[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \PC_Addres[6]~output (
	.i(\PC_Register|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[6]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[6]~output .bus_hold = "false";
defparam \PC_Addres[6]~output .open_drain_output = "false";
defparam \PC_Addres[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \PC_Addres[7]~output (
	.i(\PC_Register|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[7]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[7]~output .bus_hold = "false";
defparam \PC_Addres[7]~output .open_drain_output = "false";
defparam \PC_Addres[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \PC_Addres[8]~output (
	.i(\PC_Register|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[8]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[8]~output .bus_hold = "false";
defparam \PC_Addres[8]~output .open_drain_output = "false";
defparam \PC_Addres[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \PC_Addres[9]~output (
	.i(\PC_Register|Q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[9]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[9]~output .bus_hold = "false";
defparam \PC_Addres[9]~output .open_drain_output = "false";
defparam \PC_Addres[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \PC_Addres[10]~output (
	.i(\PC_Register|Q[10]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[10]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[10]~output .bus_hold = "false";
defparam \PC_Addres[10]~output .open_drain_output = "false";
defparam \PC_Addres[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \PC_Addres[11]~output (
	.i(\PC_Register|Q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[11]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[11]~output .bus_hold = "false";
defparam \PC_Addres[11]~output .open_drain_output = "false";
defparam \PC_Addres[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \PC_Addres[12]~output (
	.i(\PC_Register|Q[12]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[12]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[12]~output .bus_hold = "false";
defparam \PC_Addres[12]~output .open_drain_output = "false";
defparam \PC_Addres[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \PC_Addres[13]~output (
	.i(\PC_Register|Q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[13]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[13]~output .bus_hold = "false";
defparam \PC_Addres[13]~output .open_drain_output = "false";
defparam \PC_Addres[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \PC_Addres[14]~output (
	.i(\PC_Register|Q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[14]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[14]~output .bus_hold = "false";
defparam \PC_Addres[14]~output .open_drain_output = "false";
defparam \PC_Addres[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \PC_Addres[15]~output (
	.i(\PC_Register|Q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[15]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[15]~output .bus_hold = "false";
defparam \PC_Addres[15]~output .open_drain_output = "false";
defparam \PC_Addres[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \PC_Addres[16]~output (
	.i(\PC_Register|Q [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[16]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[16]~output .bus_hold = "false";
defparam \PC_Addres[16]~output .open_drain_output = "false";
defparam \PC_Addres[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \PC_Addres[17]~output (
	.i(\PC_Register|Q [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[17]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[17]~output .bus_hold = "false";
defparam \PC_Addres[17]~output .open_drain_output = "false";
defparam \PC_Addres[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \PC_Addres[18]~output (
	.i(\PC_Register|Q [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[18]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[18]~output .bus_hold = "false";
defparam \PC_Addres[18]~output .open_drain_output = "false";
defparam \PC_Addres[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \PC_Addres[19]~output (
	.i(\PC_Register|Q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[19]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[19]~output .bus_hold = "false";
defparam \PC_Addres[19]~output .open_drain_output = "false";
defparam \PC_Addres[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \PC_Addres[20]~output (
	.i(\PC_Register|Q [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[20]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[20]~output .bus_hold = "false";
defparam \PC_Addres[20]~output .open_drain_output = "false";
defparam \PC_Addres[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \PC_Addres[21]~output (
	.i(\PC_Register|Q [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[21]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[21]~output .bus_hold = "false";
defparam \PC_Addres[21]~output .open_drain_output = "false";
defparam \PC_Addres[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \PC_Addres[22]~output (
	.i(\PC_Register|Q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[22]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[22]~output .bus_hold = "false";
defparam \PC_Addres[22]~output .open_drain_output = "false";
defparam \PC_Addres[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \PC_Addres[23]~output (
	.i(\PC_Register|Q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[23]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[23]~output .bus_hold = "false";
defparam \PC_Addres[23]~output .open_drain_output = "false";
defparam \PC_Addres[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \PC_Addres[24]~output (
	.i(\PC_Register|Q [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[24]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[24]~output .bus_hold = "false";
defparam \PC_Addres[24]~output .open_drain_output = "false";
defparam \PC_Addres[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \PC_Addres[25]~output (
	.i(\PC_Register|Q [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[25]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[25]~output .bus_hold = "false";
defparam \PC_Addres[25]~output .open_drain_output = "false";
defparam \PC_Addres[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \PC_Addres[26]~output (
	.i(\PC_Register|Q [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[26]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[26]~output .bus_hold = "false";
defparam \PC_Addres[26]~output .open_drain_output = "false";
defparam \PC_Addres[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \PC_Addres[27]~output (
	.i(\PC_Register|Q [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[27]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[27]~output .bus_hold = "false";
defparam \PC_Addres[27]~output .open_drain_output = "false";
defparam \PC_Addres[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \PC_Addres[28]~output (
	.i(\PC_Register|Q [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[28]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[28]~output .bus_hold = "false";
defparam \PC_Addres[28]~output .open_drain_output = "false";
defparam \PC_Addres[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \PC_Addres[29]~output (
	.i(\PC_Register|Q [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[29]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[29]~output .bus_hold = "false";
defparam \PC_Addres[29]~output .open_drain_output = "false";
defparam \PC_Addres[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \PC_Addres[30]~output (
	.i(\PC_Register|Q[30]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[30]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[30]~output .bus_hold = "false";
defparam \PC_Addres[30]~output .open_drain_output = "false";
defparam \PC_Addres[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \PC_Addres[31]~output (
	.i(\PC_Register|Q [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_Addres[31]),
	.obar());
// synopsys translate_off
defparam \PC_Addres[31]~output .bus_hold = "false";
defparam \PC_Addres[31]~output .open_drain_output = "false";
defparam \PC_Addres[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \Addres[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[0]),
	.obar());
// synopsys translate_off
defparam \Addres[0]~output .bus_hold = "false";
defparam \Addres[0]~output .open_drain_output = "false";
defparam \Addres[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \Addres[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[1]),
	.obar());
// synopsys translate_off
defparam \Addres[1]~output .bus_hold = "false";
defparam \Addres[1]~output .open_drain_output = "false";
defparam \Addres[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \Addres[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[2]),
	.obar());
// synopsys translate_off
defparam \Addres[2]~output .bus_hold = "false";
defparam \Addres[2]~output .open_drain_output = "false";
defparam \Addres[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \Addres[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[3]),
	.obar());
// synopsys translate_off
defparam \Addres[3]~output .bus_hold = "false";
defparam \Addres[3]~output .open_drain_output = "false";
defparam \Addres[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \Addres[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[4]),
	.obar());
// synopsys translate_off
defparam \Addres[4]~output .bus_hold = "false";
defparam \Addres[4]~output .open_drain_output = "false";
defparam \Addres[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N59
cyclonev_io_obuf \Addres[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[5]),
	.obar());
// synopsys translate_off
defparam \Addres[5]~output .bus_hold = "false";
defparam \Addres[5]~output .open_drain_output = "false";
defparam \Addres[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \Addres[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[6]),
	.obar());
// synopsys translate_off
defparam \Addres[6]~output .bus_hold = "false";
defparam \Addres[6]~output .open_drain_output = "false";
defparam \Addres[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \Addres[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[7]),
	.obar());
// synopsys translate_off
defparam \Addres[7]~output .bus_hold = "false";
defparam \Addres[7]~output .open_drain_output = "false";
defparam \Addres[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \Addres[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[8]),
	.obar());
// synopsys translate_off
defparam \Addres[8]~output .bus_hold = "false";
defparam \Addres[8]~output .open_drain_output = "false";
defparam \Addres[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \Addres[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[9]),
	.obar());
// synopsys translate_off
defparam \Addres[9]~output .bus_hold = "false";
defparam \Addres[9]~output .open_drain_output = "false";
defparam \Addres[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \Addres[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[10]),
	.obar());
// synopsys translate_off
defparam \Addres[10]~output .bus_hold = "false";
defparam \Addres[10]~output .open_drain_output = "false";
defparam \Addres[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \Addres[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[11]),
	.obar());
// synopsys translate_off
defparam \Addres[11]~output .bus_hold = "false";
defparam \Addres[11]~output .open_drain_output = "false";
defparam \Addres[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \Addres[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[12]),
	.obar());
// synopsys translate_off
defparam \Addres[12]~output .bus_hold = "false";
defparam \Addres[12]~output .open_drain_output = "false";
defparam \Addres[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \Addres[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[13]),
	.obar());
// synopsys translate_off
defparam \Addres[13]~output .bus_hold = "false";
defparam \Addres[13]~output .open_drain_output = "false";
defparam \Addres[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \Addres[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[14]),
	.obar());
// synopsys translate_off
defparam \Addres[14]~output .bus_hold = "false";
defparam \Addres[14]~output .open_drain_output = "false";
defparam \Addres[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \Addres[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[15]),
	.obar());
// synopsys translate_off
defparam \Addres[15]~output .bus_hold = "false";
defparam \Addres[15]~output .open_drain_output = "false";
defparam \Addres[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \Addres[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[16]),
	.obar());
// synopsys translate_off
defparam \Addres[16]~output .bus_hold = "false";
defparam \Addres[16]~output .open_drain_output = "false";
defparam \Addres[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \Addres[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[17]),
	.obar());
// synopsys translate_off
defparam \Addres[17]~output .bus_hold = "false";
defparam \Addres[17]~output .open_drain_output = "false";
defparam \Addres[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \Addres[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[18]),
	.obar());
// synopsys translate_off
defparam \Addres[18]~output .bus_hold = "false";
defparam \Addres[18]~output .open_drain_output = "false";
defparam \Addres[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \Addres[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[19]),
	.obar());
// synopsys translate_off
defparam \Addres[19]~output .bus_hold = "false";
defparam \Addres[19]~output .open_drain_output = "false";
defparam \Addres[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \Addres[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[20]),
	.obar());
// synopsys translate_off
defparam \Addres[20]~output .bus_hold = "false";
defparam \Addres[20]~output .open_drain_output = "false";
defparam \Addres[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \Addres[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[21]),
	.obar());
// synopsys translate_off
defparam \Addres[21]~output .bus_hold = "false";
defparam \Addres[21]~output .open_drain_output = "false";
defparam \Addres[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \Addres[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[22]),
	.obar());
// synopsys translate_off
defparam \Addres[22]~output .bus_hold = "false";
defparam \Addres[22]~output .open_drain_output = "false";
defparam \Addres[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \Addres[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[23]),
	.obar());
// synopsys translate_off
defparam \Addres[23]~output .bus_hold = "false";
defparam \Addres[23]~output .open_drain_output = "false";
defparam \Addres[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \Addres[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[24]),
	.obar());
// synopsys translate_off
defparam \Addres[24]~output .bus_hold = "false";
defparam \Addres[24]~output .open_drain_output = "false";
defparam \Addres[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \Addres[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[25]),
	.obar());
// synopsys translate_off
defparam \Addres[25]~output .bus_hold = "false";
defparam \Addres[25]~output .open_drain_output = "false";
defparam \Addres[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \Addres[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[26]),
	.obar());
// synopsys translate_off
defparam \Addres[26]~output .bus_hold = "false";
defparam \Addres[26]~output .open_drain_output = "false";
defparam \Addres[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \Addres[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[27]),
	.obar());
// synopsys translate_off
defparam \Addres[27]~output .bus_hold = "false";
defparam \Addres[27]~output .open_drain_output = "false";
defparam \Addres[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \Addres[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[28]),
	.obar());
// synopsys translate_off
defparam \Addres[28]~output .bus_hold = "false";
defparam \Addres[28]~output .open_drain_output = "false";
defparam \Addres[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \Addres[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[29]),
	.obar());
// synopsys translate_off
defparam \Addres[29]~output .bus_hold = "false";
defparam \Addres[29]~output .open_drain_output = "false";
defparam \Addres[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \Addres[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[30]),
	.obar());
// synopsys translate_off
defparam \Addres[30]~output .bus_hold = "false";
defparam \Addres[30]~output .open_drain_output = "false";
defparam \Addres[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \Addres[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Addres[31]),
	.obar());
// synopsys translate_off
defparam \Addres[31]~output .bus_hold = "false";
defparam \Addres[31]~output .open_drain_output = "false";
defparam \Addres[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y2_N7
dffeas \PC_Register|Q[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[2] .is_wysiwyg = "true";
defparam \PC_Register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \PC_Register|Q[2]~0 (
// Equation(s):
// \PC_Register|Q[2]~0_combout  = ( !\PC_Register|Q [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC_Register|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_Register|Q[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_Register|Q[2]~0 .extended_lut = "off";
defparam \PC_Register|Q[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \PC_Register|Q[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N8
dffeas \PC_Register|Q[2]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PC_Register|Q[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N31
dffeas \PC_Register|Q[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[3] .is_wysiwyg = "true";
defparam \PC_Register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \PCPlus4|Add0~1 (
// Equation(s):
// \PCPlus4|Add0~1_sumout  = SUM(( \PC_Register|Q [2] ) + ( \PC_Register|Q [3] ) + ( !VCC ))
// \PCPlus4|Add0~2  = CARRY(( \PC_Register|Q [2] ) + ( \PC_Register|Q [3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [3]),
	.datad(!\PC_Register|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~1_sumout ),
	.cout(\PCPlus4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~1 .extended_lut = "off";
defparam \PCPlus4|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \PCPlus4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N32
dffeas \PC_Register|Q[3]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N35
dffeas \PC_Register|Q[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[4] .is_wysiwyg = "true";
defparam \PC_Register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N33
cyclonev_lcell_comb \PCPlus4|Add0~5 (
// Equation(s):
// \PCPlus4|Add0~5_sumout  = SUM(( \PC_Register|Q [4] ) + ( GND ) + ( \PCPlus4|Add0~2  ))
// \PCPlus4|Add0~6  = CARRY(( \PC_Register|Q [4] ) + ( GND ) + ( \PCPlus4|Add0~2  ))

	.dataa(!\PC_Register|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~5_sumout ),
	.cout(\PCPlus4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~5 .extended_lut = "off";
defparam \PCPlus4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N34
dffeas \PC_Register|Q[4]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \PCPlus4|Add0~9 (
// Equation(s):
// \PCPlus4|Add0~9_sumout  = SUM(( \PC_Register|Q [5] ) + ( GND ) + ( \PCPlus4|Add0~6  ))
// \PCPlus4|Add0~10  = CARRY(( \PC_Register|Q [5] ) + ( GND ) + ( \PCPlus4|Add0~6  ))

	.dataa(!\PC_Register|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~9_sumout ),
	.cout(\PCPlus4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~9 .extended_lut = "off";
defparam \PCPlus4|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N38
dffeas \PC_Register|Q[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[5] .is_wysiwyg = "true";
defparam \PC_Register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N39
cyclonev_lcell_comb \PCPlus4|Add0~13 (
// Equation(s):
// \PCPlus4|Add0~13_sumout  = SUM(( \PC_Register|Q [6] ) + ( GND ) + ( \PCPlus4|Add0~10  ))
// \PCPlus4|Add0~14  = CARRY(( \PC_Register|Q [6] ) + ( GND ) + ( \PCPlus4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~13_sumout ),
	.cout(\PCPlus4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~13 .extended_lut = "off";
defparam \PCPlus4|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N40
dffeas \PC_Register|Q[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[6] .is_wysiwyg = "true";
defparam \PC_Register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N42
cyclonev_lcell_comb \PCPlus4|Add0~17 (
// Equation(s):
// \PCPlus4|Add0~17_sumout  = SUM(( \PC_Register|Q [7] ) + ( GND ) + ( \PCPlus4|Add0~14  ))
// \PCPlus4|Add0~18  = CARRY(( \PC_Register|Q [7] ) + ( GND ) + ( \PCPlus4|Add0~14  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~17_sumout ),
	.cout(\PCPlus4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~17 .extended_lut = "off";
defparam \PCPlus4|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N44
dffeas \PC_Register|Q[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[7] .is_wysiwyg = "true";
defparam \PC_Register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N45
cyclonev_lcell_comb \PCPlus4|Add0~21 (
// Equation(s):
// \PCPlus4|Add0~21_sumout  = SUM(( \PC_Register|Q [8] ) + ( GND ) + ( \PCPlus4|Add0~18  ))
// \PCPlus4|Add0~22  = CARRY(( \PC_Register|Q [8] ) + ( GND ) + ( \PCPlus4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~21_sumout ),
	.cout(\PCPlus4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~21 .extended_lut = "off";
defparam \PCPlus4|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N46
dffeas \PC_Register|Q[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[8] .is_wysiwyg = "true";
defparam \PC_Register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \PCPlus4|Add0~25 (
// Equation(s):
// \PCPlus4|Add0~25_sumout  = SUM(( \PC_Register|Q [9] ) + ( GND ) + ( \PCPlus4|Add0~22  ))
// \PCPlus4|Add0~26  = CARRY(( \PC_Register|Q [9] ) + ( GND ) + ( \PCPlus4|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~25_sumout ),
	.cout(\PCPlus4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~25 .extended_lut = "off";
defparam \PCPlus4|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N49
dffeas \PC_Register|Q[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[9] .is_wysiwyg = "true";
defparam \PC_Register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N53
dffeas \PC_Register|Q[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[10] .is_wysiwyg = "true";
defparam \PC_Register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N51
cyclonev_lcell_comb \PCPlus4|Add0~29 (
// Equation(s):
// \PCPlus4|Add0~29_sumout  = SUM(( \PC_Register|Q [10] ) + ( GND ) + ( \PCPlus4|Add0~26  ))
// \PCPlus4|Add0~30  = CARRY(( \PC_Register|Q [10] ) + ( GND ) + ( \PCPlus4|Add0~26  ))

	.dataa(!\PC_Register|Q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~29_sumout ),
	.cout(\PCPlus4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~29 .extended_lut = "off";
defparam \PCPlus4|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N52
dffeas \PC_Register|Q[10]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N54
cyclonev_lcell_comb \PCPlus4|Add0~33 (
// Equation(s):
// \PCPlus4|Add0~33_sumout  = SUM(( \PC_Register|Q [11] ) + ( GND ) + ( \PCPlus4|Add0~30  ))
// \PCPlus4|Add0~34  = CARRY(( \PC_Register|Q [11] ) + ( GND ) + ( \PCPlus4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~33_sumout ),
	.cout(\PCPlus4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~33 .extended_lut = "off";
defparam \PCPlus4|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N55
dffeas \PC_Register|Q[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[11] .is_wysiwyg = "true";
defparam \PC_Register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N59
dffeas \PC_Register|Q[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[12] .is_wysiwyg = "true";
defparam \PC_Register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N57
cyclonev_lcell_comb \PCPlus4|Add0~37 (
// Equation(s):
// \PCPlus4|Add0~37_sumout  = SUM(( \PC_Register|Q [12] ) + ( GND ) + ( \PCPlus4|Add0~34  ))
// \PCPlus4|Add0~38  = CARRY(( \PC_Register|Q [12] ) + ( GND ) + ( \PCPlus4|Add0~34  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~37_sumout ),
	.cout(\PCPlus4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~37 .extended_lut = "off";
defparam \PCPlus4|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N58
dffeas \PC_Register|Q[12]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N0
cyclonev_lcell_comb \PCPlus4|Add0~41 (
// Equation(s):
// \PCPlus4|Add0~41_sumout  = SUM(( \PC_Register|Q [13] ) + ( GND ) + ( \PCPlus4|Add0~38  ))
// \PCPlus4|Add0~42  = CARRY(( \PC_Register|Q [13] ) + ( GND ) + ( \PCPlus4|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~41_sumout ),
	.cout(\PCPlus4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~41 .extended_lut = "off";
defparam \PCPlus4|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N1
dffeas \PC_Register|Q[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[13] .is_wysiwyg = "true";
defparam \PC_Register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N5
dffeas \PC_Register|Q[14]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N3
cyclonev_lcell_comb \PCPlus4|Add0~45 (
// Equation(s):
// \PCPlus4|Add0~45_sumout  = SUM(( \PC_Register|Q[14]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~42  ))
// \PCPlus4|Add0~46  = CARRY(( \PC_Register|Q[14]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~42  ))

	.dataa(!\PC_Register|Q[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~45_sumout ),
	.cout(\PCPlus4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~45 .extended_lut = "off";
defparam \PCPlus4|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N4
dffeas \PC_Register|Q[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[14] .is_wysiwyg = "true";
defparam \PC_Register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N6
cyclonev_lcell_comb \PCPlus4|Add0~49 (
// Equation(s):
// \PCPlus4|Add0~49_sumout  = SUM(( \PC_Register|Q [15] ) + ( GND ) + ( \PCPlus4|Add0~46  ))
// \PCPlus4|Add0~50  = CARRY(( \PC_Register|Q [15] ) + ( GND ) + ( \PCPlus4|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~49_sumout ),
	.cout(\PCPlus4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~49 .extended_lut = "off";
defparam \PCPlus4|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N7
dffeas \PC_Register|Q[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[15] .is_wysiwyg = "true";
defparam \PC_Register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N9
cyclonev_lcell_comb \PCPlus4|Add0~53 (
// Equation(s):
// \PCPlus4|Add0~53_sumout  = SUM(( \PC_Register|Q [16] ) + ( GND ) + ( \PCPlus4|Add0~50  ))
// \PCPlus4|Add0~54  = CARRY(( \PC_Register|Q [16] ) + ( GND ) + ( \PCPlus4|Add0~50  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~53_sumout ),
	.cout(\PCPlus4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~53 .extended_lut = "off";
defparam \PCPlus4|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N11
dffeas \PC_Register|Q[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[16] .is_wysiwyg = "true";
defparam \PC_Register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \PCPlus4|Add0~57 (
// Equation(s):
// \PCPlus4|Add0~57_sumout  = SUM(( \PC_Register|Q [17] ) + ( GND ) + ( \PCPlus4|Add0~54  ))
// \PCPlus4|Add0~58  = CARRY(( \PC_Register|Q [17] ) + ( GND ) + ( \PCPlus4|Add0~54  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~57_sumout ),
	.cout(\PCPlus4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~57 .extended_lut = "off";
defparam \PCPlus4|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N14
dffeas \PC_Register|Q[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[17] .is_wysiwyg = "true";
defparam \PC_Register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N15
cyclonev_lcell_comb \PCPlus4|Add0~61 (
// Equation(s):
// \PCPlus4|Add0~61_sumout  = SUM(( \PC_Register|Q [18] ) + ( GND ) + ( \PCPlus4|Add0~58  ))
// \PCPlus4|Add0~62  = CARRY(( \PC_Register|Q [18] ) + ( GND ) + ( \PCPlus4|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~61_sumout ),
	.cout(\PCPlus4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~61 .extended_lut = "off";
defparam \PCPlus4|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N16
dffeas \PC_Register|Q[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[18] .is_wysiwyg = "true";
defparam \PC_Register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N18
cyclonev_lcell_comb \PCPlus4|Add0~65 (
// Equation(s):
// \PCPlus4|Add0~65_sumout  = SUM(( \PC_Register|Q [19] ) + ( GND ) + ( \PCPlus4|Add0~62  ))
// \PCPlus4|Add0~66  = CARRY(( \PC_Register|Q [19] ) + ( GND ) + ( \PCPlus4|Add0~62  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~65_sumout ),
	.cout(\PCPlus4|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~65 .extended_lut = "off";
defparam \PCPlus4|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N19
dffeas \PC_Register|Q[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[19] .is_wysiwyg = "true";
defparam \PC_Register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N21
cyclonev_lcell_comb \PCPlus4|Add0~69 (
// Equation(s):
// \PCPlus4|Add0~69_sumout  = SUM(( \PC_Register|Q [20] ) + ( GND ) + ( \PCPlus4|Add0~66  ))
// \PCPlus4|Add0~70  = CARRY(( \PC_Register|Q [20] ) + ( GND ) + ( \PCPlus4|Add0~66  ))

	.dataa(!\PC_Register|Q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~69_sumout ),
	.cout(\PCPlus4|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~69 .extended_lut = "off";
defparam \PCPlus4|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N23
dffeas \PC_Register|Q[20] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[20] .is_wysiwyg = "true";
defparam \PC_Register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N24
cyclonev_lcell_comb \PCPlus4|Add0~73 (
// Equation(s):
// \PCPlus4|Add0~73_sumout  = SUM(( \PC_Register|Q [21] ) + ( GND ) + ( \PCPlus4|Add0~70  ))
// \PCPlus4|Add0~74  = CARRY(( \PC_Register|Q [21] ) + ( GND ) + ( \PCPlus4|Add0~70  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~73_sumout ),
	.cout(\PCPlus4|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~73 .extended_lut = "off";
defparam \PCPlus4|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N25
dffeas \PC_Register|Q[21] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[21] .is_wysiwyg = "true";
defparam \PC_Register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N27
cyclonev_lcell_comb \PCPlus4|Add0~77 (
// Equation(s):
// \PCPlus4|Add0~77_sumout  = SUM(( \PC_Register|Q [22] ) + ( GND ) + ( \PCPlus4|Add0~74  ))
// \PCPlus4|Add0~78  = CARRY(( \PC_Register|Q [22] ) + ( GND ) + ( \PCPlus4|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~77_sumout ),
	.cout(\PCPlus4|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~77 .extended_lut = "off";
defparam \PCPlus4|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N28
dffeas \PC_Register|Q[22] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[22] .is_wysiwyg = "true";
defparam \PC_Register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N30
cyclonev_lcell_comb \PCPlus4|Add0~81 (
// Equation(s):
// \PCPlus4|Add0~81_sumout  = SUM(( \PC_Register|Q [23] ) + ( GND ) + ( \PCPlus4|Add0~78  ))
// \PCPlus4|Add0~82  = CARRY(( \PC_Register|Q [23] ) + ( GND ) + ( \PCPlus4|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~81_sumout ),
	.cout(\PCPlus4|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~81 .extended_lut = "off";
defparam \PCPlus4|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N31
dffeas \PC_Register|Q[23] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[23] .is_wysiwyg = "true";
defparam \PC_Register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N33
cyclonev_lcell_comb \PCPlus4|Add0~85 (
// Equation(s):
// \PCPlus4|Add0~85_sumout  = SUM(( \PC_Register|Q [24] ) + ( GND ) + ( \PCPlus4|Add0~82  ))
// \PCPlus4|Add0~86  = CARRY(( \PC_Register|Q [24] ) + ( GND ) + ( \PCPlus4|Add0~82  ))

	.dataa(!\PC_Register|Q [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~85_sumout ),
	.cout(\PCPlus4|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~85 .extended_lut = "off";
defparam \PCPlus4|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N35
dffeas \PC_Register|Q[24] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[24] .is_wysiwyg = "true";
defparam \PC_Register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N38
dffeas \PC_Register|Q[25]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[25]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N36
cyclonev_lcell_comb \PCPlus4|Add0~89 (
// Equation(s):
// \PCPlus4|Add0~89_sumout  = SUM(( \PC_Register|Q[25]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~86  ))
// \PCPlus4|Add0~90  = CARRY(( \PC_Register|Q[25]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~86  ))

	.dataa(!\PC_Register|Q[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~89_sumout ),
	.cout(\PCPlus4|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~89 .extended_lut = "off";
defparam \PCPlus4|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N37
dffeas \PC_Register|Q[25] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[25] .is_wysiwyg = "true";
defparam \PC_Register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N39
cyclonev_lcell_comb \PCPlus4|Add0~93 (
// Equation(s):
// \PCPlus4|Add0~93_sumout  = SUM(( \PC_Register|Q [26] ) + ( GND ) + ( \PCPlus4|Add0~90  ))
// \PCPlus4|Add0~94  = CARRY(( \PC_Register|Q [26] ) + ( GND ) + ( \PCPlus4|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_Register|Q [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~93_sumout ),
	.cout(\PCPlus4|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~93 .extended_lut = "off";
defparam \PCPlus4|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PCPlus4|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N40
dffeas \PC_Register|Q[26] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[26] .is_wysiwyg = "true";
defparam \PC_Register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N42
cyclonev_lcell_comb \PCPlus4|Add0~97 (
// Equation(s):
// \PCPlus4|Add0~97_sumout  = SUM(( \PC_Register|Q [27] ) + ( GND ) + ( \PCPlus4|Add0~94  ))
// \PCPlus4|Add0~98  = CARRY(( \PC_Register|Q [27] ) + ( GND ) + ( \PCPlus4|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~97_sumout ),
	.cout(\PCPlus4|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~97 .extended_lut = "off";
defparam \PCPlus4|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N43
dffeas \PC_Register|Q[27] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[27] .is_wysiwyg = "true";
defparam \PC_Register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N47
dffeas \PC_Register|Q[28]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[28]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N45
cyclonev_lcell_comb \PCPlus4|Add0~101 (
// Equation(s):
// \PCPlus4|Add0~101_sumout  = SUM(( \PC_Register|Q[28]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~98  ))
// \PCPlus4|Add0~102  = CARRY(( \PC_Register|Q[28]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~98  ))

	.dataa(gnd),
	.datab(!\PC_Register|Q[28]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~101_sumout ),
	.cout(\PCPlus4|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~101 .extended_lut = "off";
defparam \PCPlus4|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \PCPlus4|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N46
dffeas \PC_Register|Q[28] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[28] .is_wysiwyg = "true";
defparam \PC_Register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N48
cyclonev_lcell_comb \PCPlus4|Add0~105 (
// Equation(s):
// \PCPlus4|Add0~105_sumout  = SUM(( \PC_Register|Q [29] ) + ( GND ) + ( \PCPlus4|Add0~102  ))
// \PCPlus4|Add0~106  = CARRY(( \PC_Register|Q [29] ) + ( GND ) + ( \PCPlus4|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_Register|Q [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~105_sumout ),
	.cout(\PCPlus4|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~105 .extended_lut = "off";
defparam \PCPlus4|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \PCPlus4|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N49
dffeas \PC_Register|Q[29] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[29] .is_wysiwyg = "true";
defparam \PC_Register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N53
dffeas \PC_Register|Q[30] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[30] .is_wysiwyg = "true";
defparam \PC_Register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N51
cyclonev_lcell_comb \PCPlus4|Add0~109 (
// Equation(s):
// \PCPlus4|Add0~109_sumout  = SUM(( \PC_Register|Q [30] ) + ( GND ) + ( \PCPlus4|Add0~106  ))
// \PCPlus4|Add0~110  = CARRY(( \PC_Register|Q [30] ) + ( GND ) + ( \PCPlus4|Add0~106  ))

	.dataa(!\PC_Register|Q [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~109_sumout ),
	.cout(\PCPlus4|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~109 .extended_lut = "off";
defparam \PCPlus4|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N52
dffeas \PC_Register|Q[30]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[30]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N56
dffeas \PC_Register|Q[31]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[31]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_Register|Q[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \PCPlus4|Add0~113 (
// Equation(s):
// \PCPlus4|Add0~113_sumout  = SUM(( \PC_Register|Q[31]~DUPLICATE_q  ) + ( GND ) + ( \PCPlus4|Add0~110  ))

	.dataa(!\PC_Register|Q[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PCPlus4|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PCPlus4|Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PCPlus4|Add0~113 .extended_lut = "off";
defparam \PCPlus4|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \PCPlus4|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N55
dffeas \PC_Register|Q[31] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\PCPlus4|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_Register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_Register|Q[31] .is_wysiwyg = "true";
defparam \PC_Register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N18
cyclonev_io_ibuf \Instruction[0]~input (
	.i(Instruction[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[0]~input_o ));
// synopsys translate_off
defparam \Instruction[0]~input .bus_hold = "false";
defparam \Instruction[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N92
cyclonev_io_ibuf \Instruction[1]~input (
	.i(Instruction[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[1]~input_o ));
// synopsys translate_off
defparam \Instruction[1]~input .bus_hold = "false";
defparam \Instruction[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \Instruction[2]~input (
	.i(Instruction[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[2]~input_o ));
// synopsys translate_off
defparam \Instruction[2]~input .bus_hold = "false";
defparam \Instruction[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \Instruction[3]~input (
	.i(Instruction[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[3]~input_o ));
// synopsys translate_off
defparam \Instruction[3]~input .bus_hold = "false";
defparam \Instruction[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \Instruction[4]~input (
	.i(Instruction[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[4]~input_o ));
// synopsys translate_off
defparam \Instruction[4]~input .bus_hold = "false";
defparam \Instruction[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \Instruction[5]~input (
	.i(Instruction[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[5]~input_o ));
// synopsys translate_off
defparam \Instruction[5]~input .bus_hold = "false";
defparam \Instruction[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \Instruction[6]~input (
	.i(Instruction[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[6]~input_o ));
// synopsys translate_off
defparam \Instruction[6]~input .bus_hold = "false";
defparam \Instruction[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \Instruction[7]~input (
	.i(Instruction[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[7]~input_o ));
// synopsys translate_off
defparam \Instruction[7]~input .bus_hold = "false";
defparam \Instruction[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \Instruction[8]~input (
	.i(Instruction[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[8]~input_o ));
// synopsys translate_off
defparam \Instruction[8]~input .bus_hold = "false";
defparam \Instruction[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \Instruction[9]~input (
	.i(Instruction[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[9]~input_o ));
// synopsys translate_off
defparam \Instruction[9]~input .bus_hold = "false";
defparam \Instruction[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \Instruction[10]~input (
	.i(Instruction[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[10]~input_o ));
// synopsys translate_off
defparam \Instruction[10]~input .bus_hold = "false";
defparam \Instruction[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N35
cyclonev_io_ibuf \Instruction[11]~input (
	.i(Instruction[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[11]~input_o ));
// synopsys translate_off
defparam \Instruction[11]~input .bus_hold = "false";
defparam \Instruction[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \Instruction[20]~input (
	.i(Instruction[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[20]~input_o ));
// synopsys translate_off
defparam \Instruction[20]~input .bus_hold = "false";
defparam \Instruction[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N75
cyclonev_io_ibuf \Instruction[21]~input (
	.i(Instruction[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[21]~input_o ));
// synopsys translate_off
defparam \Instruction[21]~input .bus_hold = "false";
defparam \Instruction[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \Instruction[22]~input (
	.i(Instruction[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[22]~input_o ));
// synopsys translate_off
defparam \Instruction[22]~input .bus_hold = "false";
defparam \Instruction[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \Instruction[23]~input (
	.i(Instruction[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[23]~input_o ));
// synopsys translate_off
defparam \Instruction[23]~input .bus_hold = "false";
defparam \Instruction[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \Instruction[24]~input (
	.i(Instruction[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[24]~input_o ));
// synopsys translate_off
defparam \Instruction[24]~input .bus_hold = "false";
defparam \Instruction[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \Instruction[25]~input (
	.i(Instruction[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[25]~input_o ));
// synopsys translate_off
defparam \Instruction[25]~input .bus_hold = "false";
defparam \Instruction[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \Instruction[26]~input (
	.i(Instruction[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[26]~input_o ));
// synopsys translate_off
defparam \Instruction[26]~input .bus_hold = "false";
defparam \Instruction[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \Instruction[27]~input (
	.i(Instruction[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[27]~input_o ));
// synopsys translate_off
defparam \Instruction[27]~input .bus_hold = "false";
defparam \Instruction[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \Instruction[28]~input (
	.i(Instruction[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[28]~input_o ));
// synopsys translate_off
defparam \Instruction[28]~input .bus_hold = "false";
defparam \Instruction[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \Instruction[29]~input (
	.i(Instruction[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[29]~input_o ));
// synopsys translate_off
defparam \Instruction[29]~input .bus_hold = "false";
defparam \Instruction[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \Instruction[30]~input (
	.i(Instruction[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[30]~input_o ));
// synopsys translate_off
defparam \Instruction[30]~input .bus_hold = "false";
defparam \Instruction[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N1
cyclonev_io_ibuf \Instruction[31]~input (
	.i(Instruction[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[31]~input_o ));
// synopsys translate_off
defparam \Instruction[31]~input .bus_hold = "false";
defparam \Instruction[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \readData[0]~input (
	.i(readData[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[0]~input_o ));
// synopsys translate_off
defparam \readData[0]~input .bus_hold = "false";
defparam \readData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N1
cyclonev_io_ibuf \readData[1]~input (
	.i(readData[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[1]~input_o ));
// synopsys translate_off
defparam \readData[1]~input .bus_hold = "false";
defparam \readData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \readData[2]~input (
	.i(readData[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[2]~input_o ));
// synopsys translate_off
defparam \readData[2]~input .bus_hold = "false";
defparam \readData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N52
cyclonev_io_ibuf \readData[3]~input (
	.i(readData[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[3]~input_o ));
// synopsys translate_off
defparam \readData[3]~input .bus_hold = "false";
defparam \readData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \readData[4]~input (
	.i(readData[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[4]~input_o ));
// synopsys translate_off
defparam \readData[4]~input .bus_hold = "false";
defparam \readData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N52
cyclonev_io_ibuf \readData[5]~input (
	.i(readData[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[5]~input_o ));
// synopsys translate_off
defparam \readData[5]~input .bus_hold = "false";
defparam \readData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N52
cyclonev_io_ibuf \readData[6]~input (
	.i(readData[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[6]~input_o ));
// synopsys translate_off
defparam \readData[6]~input .bus_hold = "false";
defparam \readData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \readData[7]~input (
	.i(readData[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[7]~input_o ));
// synopsys translate_off
defparam \readData[7]~input .bus_hold = "false";
defparam \readData[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N18
cyclonev_io_ibuf \readData[8]~input (
	.i(readData[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[8]~input_o ));
// synopsys translate_off
defparam \readData[8]~input .bus_hold = "false";
defparam \readData[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \readData[9]~input (
	.i(readData[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[9]~input_o ));
// synopsys translate_off
defparam \readData[9]~input .bus_hold = "false";
defparam \readData[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \readData[10]~input (
	.i(readData[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[10]~input_o ));
// synopsys translate_off
defparam \readData[10]~input .bus_hold = "false";
defparam \readData[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N18
cyclonev_io_ibuf \readData[11]~input (
	.i(readData[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[11]~input_o ));
// synopsys translate_off
defparam \readData[11]~input .bus_hold = "false";
defparam \readData[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \readData[12]~input (
	.i(readData[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[12]~input_o ));
// synopsys translate_off
defparam \readData[12]~input .bus_hold = "false";
defparam \readData[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N41
cyclonev_io_ibuf \readData[13]~input (
	.i(readData[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[13]~input_o ));
// synopsys translate_off
defparam \readData[13]~input .bus_hold = "false";
defparam \readData[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \readData[14]~input (
	.i(readData[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[14]~input_o ));
// synopsys translate_off
defparam \readData[14]~input .bus_hold = "false";
defparam \readData[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N58
cyclonev_io_ibuf \readData[15]~input (
	.i(readData[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[15]~input_o ));
// synopsys translate_off
defparam \readData[15]~input .bus_hold = "false";
defparam \readData[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \readData[16]~input (
	.i(readData[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[16]~input_o ));
// synopsys translate_off
defparam \readData[16]~input .bus_hold = "false";
defparam \readData[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \readData[17]~input (
	.i(readData[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[17]~input_o ));
// synopsys translate_off
defparam \readData[17]~input .bus_hold = "false";
defparam \readData[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \readData[18]~input (
	.i(readData[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[18]~input_o ));
// synopsys translate_off
defparam \readData[18]~input .bus_hold = "false";
defparam \readData[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \readData[19]~input (
	.i(readData[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[19]~input_o ));
// synopsys translate_off
defparam \readData[19]~input .bus_hold = "false";
defparam \readData[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \readData[20]~input (
	.i(readData[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[20]~input_o ));
// synopsys translate_off
defparam \readData[20]~input .bus_hold = "false";
defparam \readData[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \readData[21]~input (
	.i(readData[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[21]~input_o ));
// synopsys translate_off
defparam \readData[21]~input .bus_hold = "false";
defparam \readData[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \readData[22]~input (
	.i(readData[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[22]~input_o ));
// synopsys translate_off
defparam \readData[22]~input .bus_hold = "false";
defparam \readData[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \readData[23]~input (
	.i(readData[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[23]~input_o ));
// synopsys translate_off
defparam \readData[23]~input .bus_hold = "false";
defparam \readData[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \readData[24]~input (
	.i(readData[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[24]~input_o ));
// synopsys translate_off
defparam \readData[24]~input .bus_hold = "false";
defparam \readData[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \readData[25]~input (
	.i(readData[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[25]~input_o ));
// synopsys translate_off
defparam \readData[25]~input .bus_hold = "false";
defparam \readData[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \readData[26]~input (
	.i(readData[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[26]~input_o ));
// synopsys translate_off
defparam \readData[26]~input .bus_hold = "false";
defparam \readData[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \readData[27]~input (
	.i(readData[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[27]~input_o ));
// synopsys translate_off
defparam \readData[27]~input .bus_hold = "false";
defparam \readData[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \readData[28]~input (
	.i(readData[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[28]~input_o ));
// synopsys translate_off
defparam \readData[28]~input .bus_hold = "false";
defparam \readData[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N41
cyclonev_io_ibuf \readData[29]~input (
	.i(readData[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[29]~input_o ));
// synopsys translate_off
defparam \readData[29]~input .bus_hold = "false";
defparam \readData[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \readData[30]~input (
	.i(readData[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[30]~input_o ));
// synopsys translate_off
defparam \readData[30]~input .bus_hold = "false";
defparam \readData[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \readData[31]~input (
	.i(readData[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\readData[31]~input_o ));
// synopsys translate_off
defparam \readData[31]~input .bus_hold = "false";
defparam \readData[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \Instruction[12]~input (
	.i(Instruction[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[12]~input_o ));
// synopsys translate_off
defparam \Instruction[12]~input .bus_hold = "false";
defparam \Instruction[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \Instruction[13]~input (
	.i(Instruction[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[13]~input_o ));
// synopsys translate_off
defparam \Instruction[13]~input .bus_hold = "false";
defparam \Instruction[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N41
cyclonev_io_ibuf \Instruction[14]~input (
	.i(Instruction[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[14]~input_o ));
// synopsys translate_off
defparam \Instruction[14]~input .bus_hold = "false";
defparam \Instruction[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \Instruction[15]~input (
	.i(Instruction[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[15]~input_o ));
// synopsys translate_off
defparam \Instruction[15]~input .bus_hold = "false";
defparam \Instruction[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N58
cyclonev_io_ibuf \Instruction[16]~input (
	.i(Instruction[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[16]~input_o ));
// synopsys translate_off
defparam \Instruction[16]~input .bus_hold = "false";
defparam \Instruction[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \Instruction[17]~input (
	.i(Instruction[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[17]~input_o ));
// synopsys translate_off
defparam \Instruction[17]~input .bus_hold = "false";
defparam \Instruction[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N35
cyclonev_io_ibuf \Instruction[18]~input (
	.i(Instruction[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[18]~input_o ));
// synopsys translate_off
defparam \Instruction[18]~input .bus_hold = "false";
defparam \Instruction[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \Instruction[19]~input (
	.i(Instruction[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Instruction[19]~input_o ));
// synopsys translate_off
defparam \Instruction[19]~input .bus_hold = "false";
defparam \Instruction[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y40_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
