============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 16:33:36 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(53)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(57)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Erosion_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-1007 : undeclared symbol 'pre_sobel_img_Y', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(35)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 28 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net Gray_img[7] will be merged to another kept net u_image_process/out_img_imy[7]
SYN-5055 WARNING: The kept net Gray_img[6] will be merged to another kept net u_image_process/out_img_imy[6]
SYN-5055 WARNING: The kept net Gray_img[5] will be merged to another kept net u_image_process/out_img_imy[5]
SYN-5055 WARNING: The kept net Gray_img[4] will be merged to another kept net u_image_process/out_img_imy[4]
SYN-5055 WARNING: The kept net Gray_img[3] will be merged to another kept net u_image_process/out_img_imy[3]
SYN-5055 WARNING: The kept net Gray_img[2] will be merged to another kept net u_image_process/out_img_imy[2]
SYN-5055 WARNING: The kept net u_image_select/Sobel_Erosion_Dilation_clk will be merged to another kept net u_image_process/post_frame_clken_Soebl_Erosion_Dilation
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 4192/0 useful/useless nets, 3528/1 useful/useless insts
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_4" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_4 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3532 instances
RUN-0007 : 1437 luts, 1311 seqs, 448 mslices, 181 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 4196 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2902 nets have 2 pins
RUN-1001 : 803 nets have [3 - 5] pins
RUN-1001 : 383 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |     801     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     335     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    32   |  24   |     48     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 104
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3530 instances, 1437 luts, 1311 seqs, 629 slices, 122 macros(629 instances: 448 mslices 181 lslices)
PHY-0007 : Cell area utilization is 13%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 16189, tnet num: 4194, tinst num: 3530, tnode num: 20482, tedge num: 26112.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.028067s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (98.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.0605e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3530.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 812849, overlap = 33.75
PHY-3002 : Step(2): len = 602301, overlap = 31.5
PHY-3002 : Step(3): len = 466475, overlap = 37.5
PHY-3002 : Step(4): len = 344850, overlap = 29.75
PHY-3002 : Step(5): len = 296630, overlap = 33.75
PHY-3002 : Step(6): len = 259795, overlap = 31.8125
PHY-3002 : Step(7): len = 233039, overlap = 41.75
PHY-3002 : Step(8): len = 211311, overlap = 43.7188
PHY-3002 : Step(9): len = 187284, overlap = 39.3438
PHY-3002 : Step(10): len = 171374, overlap = 55.7812
PHY-3002 : Step(11): len = 154982, overlap = 65.8125
PHY-3002 : Step(12): len = 141612, overlap = 61.4375
PHY-3002 : Step(13): len = 134673, overlap = 73.9375
PHY-3002 : Step(14): len = 125869, overlap = 73.9375
PHY-3002 : Step(15): len = 121543, overlap = 83.375
PHY-3002 : Step(16): len = 114681, overlap = 83.7188
PHY-3002 : Step(17): len = 113998, overlap = 86.0625
PHY-3002 : Step(18): len = 107576, overlap = 91.9375
PHY-3002 : Step(19): len = 105152, overlap = 94.7188
PHY-3002 : Step(20): len = 102309, overlap = 98.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.82193e-05
PHY-3002 : Step(21): len = 112266, overlap = 94.375
PHY-3002 : Step(22): len = 116149, overlap = 93.875
PHY-3002 : Step(23): len = 120295, overlap = 88.5625
PHY-3002 : Step(24): len = 112730, overlap = 78.2188
PHY-3002 : Step(25): len = 111376, overlap = 80.5
PHY-3002 : Step(26): len = 110484, overlap = 69.4688
PHY-3002 : Step(27): len = 112006, overlap = 65.3125
PHY-3002 : Step(28): len = 111573, overlap = 54.0938
PHY-3002 : Step(29): len = 111131, overlap = 54.4688
PHY-3002 : Step(30): len = 108841, overlap = 53.1562
PHY-3002 : Step(31): len = 107013, overlap = 58.8438
PHY-3002 : Step(32): len = 105447, overlap = 55.2188
PHY-3002 : Step(33): len = 103788, overlap = 61.375
PHY-3002 : Step(34): len = 100922, overlap = 60.2188
PHY-3002 : Step(35): len = 100164, overlap = 56.9375
PHY-3002 : Step(36): len = 98731.3, overlap = 54.9062
PHY-3002 : Step(37): len = 96925.2, overlap = 64.375
PHY-3002 : Step(38): len = 96193.2, overlap = 60.0625
PHY-3002 : Step(39): len = 96065.4, overlap = 56.1875
PHY-3002 : Step(40): len = 94802, overlap = 58.9062
PHY-3002 : Step(41): len = 93562, overlap = 59.7812
PHY-3002 : Step(42): len = 91936.1, overlap = 69.5938
PHY-3002 : Step(43): len = 91787.5, overlap = 63.4375
PHY-3002 : Step(44): len = 91829.5, overlap = 69.8438
PHY-3002 : Step(45): len = 90378.3, overlap = 70.3125
PHY-3002 : Step(46): len = 90257.7, overlap = 68.4062
PHY-3002 : Step(47): len = 89439.9, overlap = 75.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.64386e-05
PHY-3002 : Step(48): len = 89928.2, overlap = 71.5625
PHY-3002 : Step(49): len = 89932, overlap = 71.5312
PHY-3002 : Step(50): len = 89899.5, overlap = 71.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000192877
PHY-3002 : Step(51): len = 89995.6, overlap = 67.2812
PHY-3002 : Step(52): len = 89993.6, overlap = 67.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000385754
PHY-3002 : Step(53): len = 90042.9, overlap = 67.3438
PHY-3002 : Step(54): len = 90037.5, overlap = 62.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000771509
PHY-3002 : Step(55): len = 90231.7, overlap = 65.3125
PHY-3002 : Step(56): len = 90264.4, overlap = 65.1875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00154302
PHY-3002 : Step(57): len = 90341.1, overlap = 61.3125
PHY-3002 : Step(58): len = 90370.8, overlap = 61.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00308603
PHY-3002 : Step(59): len = 90595, overlap = 61.625
PHY-3002 : Step(60): len = 90655.1, overlap = 62.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00617207
PHY-3002 : Step(61): len = 90378, overlap = 60.3438
PHY-3002 : Step(62): len = 90305.6, overlap = 60.4062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0123441
PHY-3002 : Step(63): len = 90338.7, overlap = 60.6562
PHY-3002 : Step(64): len = 90358.4, overlap = 60.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0246883
PHY-3002 : Step(65): len = 90232.2, overlap = 60.6562
PHY-3002 : Step(66): len = 90198.3, overlap = 60.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020254s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (154.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 17%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075848s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.25632e-06
PHY-3002 : Step(67): len = 92952, overlap = 110.375
PHY-3002 : Step(68): len = 92825.5, overlap = 112.281
PHY-3002 : Step(69): len = 90888.6, overlap = 113.75
PHY-3002 : Step(70): len = 90922.2, overlap = 112.688
PHY-3002 : Step(71): len = 89803.5, overlap = 113.062
PHY-3002 : Step(72): len = 89773.3, overlap = 112.969
PHY-3002 : Step(73): len = 89056, overlap = 114.531
PHY-3002 : Step(74): len = 89131.3, overlap = 114.438
PHY-3002 : Step(75): len = 89568.6, overlap = 109.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05126e-05
PHY-3002 : Step(76): len = 87703.2, overlap = 109.062
PHY-3002 : Step(77): len = 87703.2, overlap = 109.062
PHY-3002 : Step(78): len = 86965.4, overlap = 106.562
PHY-3002 : Step(79): len = 86965.4, overlap = 106.562
PHY-3002 : Step(80): len = 86450.1, overlap = 106.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.10253e-05
PHY-3002 : Step(81): len = 86885.8, overlap = 99
PHY-3002 : Step(82): len = 86885.8, overlap = 99
PHY-3002 : Step(83): len = 86600.6, overlap = 97.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.20506e-05
PHY-3002 : Step(84): len = 87517.2, overlap = 91.5625
PHY-3002 : Step(85): len = 87692.9, overlap = 92.7188
PHY-3002 : Step(86): len = 88419.6, overlap = 101.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.41011e-05
PHY-3002 : Step(87): len = 88118.2, overlap = 94.8438
PHY-3002 : Step(88): len = 88118.2, overlap = 94.8438
PHY-3002 : Step(89): len = 87952.4, overlap = 90.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000168202
PHY-3002 : Step(90): len = 89747.4, overlap = 98.9688
PHY-3002 : Step(91): len = 89925.7, overlap = 98.9375
PHY-3002 : Step(92): len = 90028.3, overlap = 97.1562
PHY-3002 : Step(93): len = 90131.9, overlap = 96.4062
PHY-3002 : Step(94): len = 89848.4, overlap = 88.7188
PHY-3002 : Step(95): len = 89456.4, overlap = 90.4688
PHY-3002 : Step(96): len = 89458.8, overlap = 89.8125
PHY-3002 : Step(97): len = 89100.2, overlap = 87.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000336405
PHY-3002 : Step(98): len = 88519, overlap = 87.125
PHY-3002 : Step(99): len = 88519, overlap = 87.125
PHY-3002 : Step(100): len = 88178.1, overlap = 78.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000672809
PHY-3002 : Step(101): len = 88459.8, overlap = 79.5
PHY-3002 : Step(102): len = 88740.9, overlap = 79.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00134562
PHY-3002 : Step(103): len = 88790.6, overlap = 80.75
PHY-3002 : Step(104): len = 88790.5, overlap = 81.1562
PHY-3002 : Step(105): len = 88713, overlap = 82.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00269124
PHY-3002 : Step(106): len = 88661.4, overlap = 82.0625
PHY-3002 : Step(107): len = 88552.4, overlap = 83.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 17%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078328s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35401e-05
PHY-3002 : Step(108): len = 91347.5, overlap = 190.156
PHY-3002 : Step(109): len = 91620.7, overlap = 190.156
PHY-3002 : Step(110): len = 90914.2, overlap = 190.469
PHY-3002 : Step(111): len = 90882, overlap = 190.438
PHY-3002 : Step(112): len = 90847.3, overlap = 189.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.70801e-05
PHY-3002 : Step(113): len = 90923.9, overlap = 182.469
PHY-3002 : Step(114): len = 91071.6, overlap = 179.281
PHY-3002 : Step(115): len = 91609.8, overlap = 169.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.41603e-05
PHY-3002 : Step(116): len = 92925.7, overlap = 166.906
PHY-3002 : Step(117): len = 93218.9, overlap = 166.312
PHY-3002 : Step(118): len = 97019.4, overlap = 144.062
PHY-3002 : Step(119): len = 97760, overlap = 132.156
PHY-3002 : Step(120): len = 97181, overlap = 133.188
PHY-3002 : Step(121): len = 97254.4, overlap = 134.781
PHY-3002 : Step(122): len = 96520.6, overlap = 132.812
PHY-3002 : Step(123): len = 96491.6, overlap = 132.344
PHY-3002 : Step(124): len = 96410.3, overlap = 130.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000108321
PHY-3002 : Step(125): len = 97097.4, overlap = 124.656
PHY-3002 : Step(126): len = 97243.4, overlap = 123.438
PHY-3002 : Step(127): len = 97766.1, overlap = 123.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000216641
PHY-3002 : Step(128): len = 99094, overlap = 115.406
PHY-3002 : Step(129): len = 99414.8, overlap = 113.719
PHY-3002 : Step(130): len = 100763, overlap = 106.969
PHY-3002 : Step(131): len = 101327, overlap = 98.9062
PHY-3002 : Step(132): len = 100415, overlap = 102.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000433282
PHY-3002 : Step(133): len = 100882, overlap = 100.344
PHY-3002 : Step(134): len = 101035, overlap = 99.5312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000703018
PHY-3002 : Step(135): len = 101632, overlap = 93.4375
PHY-3002 : Step(136): len = 102255, overlap = 88.5938
PHY-3002 : Step(137): len = 103164, overlap = 86.1562
PHY-3002 : Step(138): len = 103384, overlap = 85.6562
PHY-3002 : Step(139): len = 103001, overlap = 80.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 16189, tnet num: 4194, tinst num: 3530, tnode num: 20482, tedge num: 26112.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 255.81 peak overflow 4.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4196.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 116480, over cnt = 482(1%), over = 1810, worst = 23
PHY-1001 : End global iterations;  0.254892s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (134.9%)

PHY-1001 : Congestion index: top1 = 45.06, top5 = 31.07, top10 = 24.12, top15 = 19.73.
PHY-1001 : End incremental global routing;  0.332900s wall, 0.312500s user + 0.109375s system = 0.421875s CPU (126.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.095366s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.499496s wall, 0.484375s user + 0.109375s system = 0.593750s CPU (118.9%)

OPT-1001 : Current memory(MB): used = 228, reserve = 204, peak = 228.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3064/4196.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 116480, over cnt = 482(1%), over = 1810, worst = 23
PHY-1002 : len = 126720, over cnt = 310(0%), over = 785, worst = 17
PHY-1002 : len = 133072, over cnt = 108(0%), over = 242, worst = 11
PHY-1002 : len = 136152, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 136512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.288909s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (113.6%)

PHY-1001 : Congestion index: top1 = 38.36, top5 = 29.72, top10 = 24.42, top15 = 20.78.
OPT-1001 : End congestion update;  0.360654s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (112.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4194 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.074586s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.7%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.435396s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (111.2%)

OPT-1001 : Current memory(MB): used = 231, reserve = 207, peak = 231.
OPT-1001 : End physical optimization;  1.909423s wall, 1.906250s user + 0.156250s system = 2.062500s CPU (108.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1437 LUT to BLE ...
SYN-4008 : Packed 1437 LUT and 633 SEQ to BLE.
SYN-4003 : Packing 678 remaining SEQ's ...
SYN-4005 : Packed 382 SEQ with LUT/SLICE
SYN-4006 : 546 single LUT's are left
SYN-4006 : 296 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1733/3203 primitive instances ...
PHY-3001 : End packing;  0.154535s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1751 instances
RUN-1001 : 798 mslices, 798 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3617 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2323 nets have 2 pins
RUN-1001 : 802 nets have [3 - 5] pins
RUN-1001 : 390 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 1749 instances, 1596 slices, 122 macros(629 instances: 448 mslices 181 lslices)
PHY-3001 : Cell area utilization is 20%
PHY-3001 : After packing: Len = 105097, Over = 112.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 20%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 13979, tnet num: 3615, tinst num: 1749, tnode num: 17062, tedge num: 23509.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.066281s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (99.6%)

RUN-1004 : used memory is 234 MB, reserved memory is 210 MB, peak memory is 234 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.139471s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.30492e-05
PHY-3002 : Step(140): len = 103766, overlap = 114.5
PHY-3002 : Step(141): len = 103201, overlap = 113.75
PHY-3002 : Step(142): len = 101877, overlap = 117.25
PHY-3002 : Step(143): len = 100669, overlap = 120.5
PHY-3002 : Step(144): len = 100294, overlap = 120
PHY-3002 : Step(145): len = 99813.9, overlap = 124
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.60984e-05
PHY-3002 : Step(146): len = 100847, overlap = 120.5
PHY-3002 : Step(147): len = 101278, overlap = 119.5
PHY-3002 : Step(148): len = 103416, overlap = 114.25
PHY-3002 : Step(149): len = 104106, overlap = 110.25
PHY-3002 : Step(150): len = 104331, overlap = 107.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.21968e-05
PHY-3002 : Step(151): len = 105334, overlap = 103.75
PHY-3002 : Step(152): len = 105779, overlap = 102
PHY-3002 : Step(153): len = 107316, overlap = 99
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.196733s wall, 0.156250s user + 0.328125s system = 0.484375s CPU (246.2%)

PHY-3001 : Trial Legalized: Len = 134165
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 20%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065498s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016928
PHY-3002 : Step(154): len = 126500, overlap = 8
PHY-3002 : Step(155): len = 119809, overlap = 30.75
PHY-3002 : Step(156): len = 118099, overlap = 37
PHY-3002 : Step(157): len = 117488, overlap = 40
PHY-3002 : Step(158): len = 116520, overlap = 44.25
PHY-3002 : Step(159): len = 115855, overlap = 48
PHY-3002 : Step(160): len = 115736, overlap = 50.5
PHY-3002 : Step(161): len = 115498, overlap = 50.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000338561
PHY-3002 : Step(162): len = 116360, overlap = 50
PHY-3002 : Step(163): len = 117093, overlap = 48.75
PHY-3002 : Step(164): len = 117267, overlap = 48.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000677122
PHY-3002 : Step(165): len = 117787, overlap = 45.5
PHY-3002 : Step(166): len = 118115, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007048s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (221.7%)

PHY-3001 : Legalized: Len = 126975, Over = 0
PHY-3001 : Spreading special nets. 32 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013616s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.8%)

PHY-3001 : 42 instances has been re-located, deltaX = 22, deltaY = 26, maxDist = 2.
PHY-3001 : Final: Len = 128125, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 13979, tnet num: 3615, tinst num: 1749, tnode num: 17062, tedge num: 23509.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.087461s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (100.6%)

RUN-1004 : used memory is 232 MB, reserved memory is 210 MB, peak memory is 237 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 137/3617.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 150392, over cnt = 353(1%), over = 611, worst = 8
PHY-1002 : len = 152560, over cnt = 202(0%), over = 309, worst = 5
PHY-1002 : len = 155616, over cnt = 37(0%), over = 51, worst = 3
PHY-1002 : len = 156168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 156168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.467544s wall, 0.609375s user + 0.078125s system = 0.687500s CPU (147.0%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 27.22, top10 = 23.51, top15 = 20.82.
PHY-1001 : End incremental global routing;  0.562618s wall, 0.703125s user + 0.078125s system = 0.781250s CPU (138.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.090283s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.720727s wall, 0.859375s user + 0.078125s system = 0.937500s CPU (130.1%)

OPT-1001 : Current memory(MB): used = 239, reserve = 216, peak = 239.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3043/3617.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 156168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019286s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.0%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 27.22, top10 = 23.51, top15 = 20.82.
OPT-1001 : End congestion update;  0.096212s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (113.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.066932s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.4%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.163285s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.3%)

OPT-1001 : Current memory(MB): used = 241, reserve = 218, peak = 241.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.064808s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3043/3617.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 156168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017780s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.9%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 27.22, top10 = 23.51, top15 = 20.82.
PHY-1001 : End incremental global routing;  0.096070s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.084049s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (111.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3043/3617.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 156168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019636s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.6%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 27.22, top10 = 23.51, top15 = 20.82.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.066216s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (118.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.418876s wall, 2.562500s user + 0.078125s system = 2.640625s CPU (109.2%)

RUN-1003 : finish command "place" in  12.421504s wall, 18.187500s user + 6.250000s system = 24.437500s CPU (196.7%)

RUN-1004 : used memory is 211 MB, reserved memory is 188 MB, peak memory is 242 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1751 instances
RUN-1001 : 798 mslices, 798 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3617 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2323 nets have 2 pins
RUN-1001 : 802 nets have [3 - 5] pins
RUN-1001 : 390 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 13979, tnet num: 3615, tinst num: 1749, tnode num: 17062, tedge num: 23509.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.020109s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (101.1%)

RUN-1004 : used memory is 233 MB, reserved memory is 211 MB, peak memory is 264 MB
PHY-1001 : 798 mslices, 798 lslices, 132 pads, 10 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 149128, over cnt = 348(0%), over = 616, worst = 8
PHY-1002 : len = 151704, over cnt = 168(0%), over = 250, worst = 5
PHY-1002 : len = 153408, over cnt = 74(0%), over = 112, worst = 4
PHY-1002 : len = 154840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.451988s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (131.4%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 26.92, top10 = 23.31, top15 = 20.68.
PHY-1001 : End global routing;  0.540608s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (124.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 256, reserve = 234, peak = 273.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_4 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_RGBYCbCr/pre_frame_vsync_d[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_RGBYCbCr/pre_frame_vsync_d[2] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 525, reserve = 507, peak = 525.
PHY-1001 : End build detailed router design. 4.007402s wall, 3.968750s user + 0.031250s system = 4.000000s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 48480, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.661359s wall, 4.640625s user + 0.031250s system = 4.671875s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 205, reserve = 540, peak = 558.
PHY-1001 : End phase 1; 4.675659s wall, 4.656250s user + 0.031250s system = 4.687500s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 1587 net; 1.406726s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.0%)

PHY-1022 : len = 380456, over cnt = 126(0%), over = 126, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 240, reserve = 543, peak = 558.
PHY-1001 : End initial routed; 4.909361s wall, 7.062500s user + 0.093750s system = 7.156250s CPU (145.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3038(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.185031s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 282, reserve = 548, peak = 558.
PHY-1001 : End phase 2; 6.094460s wall, 8.218750s user + 0.125000s system = 8.343750s CPU (136.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 380456, over cnt = 126(0%), over = 126, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.013936s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 379608, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.105966s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 379760, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.047316s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 379792, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.034657s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3038(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.166430s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (100.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 24 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.390186s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (96.1%)

PHY-1001 : Current memory(MB): used = 314, reserve = 567, peak = 558.
PHY-1001 : End phase 3; 1.916179s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (99.5%)

PHY-1003 : Routed, final wirelength = 379792
PHY-1001 : Current memory(MB): used = 319, reserve = 568, peak = 558.
PHY-1001 : End export database. 0.016634s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.9%)

PHY-1001 : End detail routing;  16.969501s wall, 19.015625s user + 0.203125s system = 19.218750s CPU (113.3%)

RUN-1003 : finish command "route" in  18.697067s wall, 20.843750s user + 0.234375s system = 21.078125s CPU (112.7%)

RUN-1004 : used memory is 289 MB, reserved memory is 511 MB, peak memory is 558 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     2748   out of  19600   14.02%
#reg                     1314   out of  19600    6.70%
#le                      3044
  #lut only              1730   out of   3044   56.83%
  #reg only               296   out of   3044    9.72%
  #lut&reg               1018   out of   3044   33.44%
#dsp                        4   out of     29   13.79%
#bram                       8   out of     64   12.50%
  #bram9k                   0
  #fifo9k                   8
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                                                         Fanout
#1        cam_pclk_dup_4                   GCLK               io                 cam_pclk_syn_5.di                                              477
#2        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0                                           172
#3        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2                                           43
#4        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/reg3_syn_35.q0                                   23
#5        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4                                           22
#6        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/reg3_syn_35.q1                                   16
#7        u_image_select/mode[3]_syn_26    GCLK               lslice             u_image_process/u_Median_Gray/u_three_martix/reg6_syn_29.f0    11
#8        u_image_process/wrreq            GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0                      10
#9        clk_24m_dup_1                    GCLK               io                 clk_24m_syn_2.di                                               7
#10       Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1                                           0
#11       clk_cam                          GCLK               pll                u_pll/pll_inst.clkc3                                           0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |3044   |2119    |629     |1314    |10      |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |639    |418     |108     |403     |2       |0       |
|    command1                          |command                                    |54     |53      |0       |45      |0       |0       |
|    control1                          |control_interface                          |100    |63      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |11     |11      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |79      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |79      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |23      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |26      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |129    |62      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |62      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |19      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |24      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |109    |65      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |554    |537     |9       |91      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |167    |159     |0       |56      |0       |0       |
|  u_camera_reader                     |camera_reader                              |89     |52      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |1578   |972     |451     |705     |8       |4       |
|    u_Dilation_Detector               |Dilation_Detector                          |146    |100     |45      |56      |2       |0       |
|      u_three_martix_3                |three_martix                               |146    |100     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |163    |108     |45      |76      |2       |0       |
|      u_three_martix_3                |three_martix                               |156    |101     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray                     |Median_Gray                                |724    |448     |235     |277     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |303     |190     |136     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |17      |0       |0       |
|      u_three_martix                  |three_martix                               |230    |145     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |109    |51      |34      |51      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |375    |209     |92      |190     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |98      |47      |54      |0       |0       |
|      u_three_martix_2                |three_martix                               |228    |111     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |42     |42      |0       |21      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2254  
    #2          2       461   
    #3          3       187   
    #4          4       132   
    #5        5-10      397   
    #6        11-50      72   
    #7       51-100      6    
    #8       101-500     2    
    #9        >500       1    
  Average     2.69            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1749
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 3617, pip num: 30739
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 24
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1866 valid insts, and 93472 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.775306s wall, 36.312500s user + 0.343750s system = 36.656250s CPU (970.9%)

RUN-1004 : used memory is 358 MB, reserved memory is 527 MB, peak memory is 558 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_163336.log"
