/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/cos_gen.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/cos_gen.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity cos_gen
-- Compiling architecture rtl of cos_gen

} {} {}} /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/sin_gen.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/sin_gen.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity sin_gen
-- Compiling architecture rtl of sin_gen

} {} {}} /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Compiling entity modulation_top_tb
-- Compiling architecture behavior of modulation_top_tb

} {} {}}
