module register4(
    input clk,
    input rst,
    input [3:0] D,
    output reg [3:0] Q
);

always @(posedge clk)
begin
    if (rst)
        Q <= 4'b0000;
    else
        Q <= D;
end

endmodule
