---
layout: default
title: Thin-Film Inductor Development (1996â€“1997)
---

---

# ğŸ§ª Thin-Film Inductor Development (1996â€“1997)

---

## ã€Phase 0ï¼šç ”ç©¶åˆæœŸï¼ˆã€œ1997ï¼‰ã€‘  
ğŸ§ª **FEMè§£æã«ã‚ˆã‚‹è–„è†œã‚¤ãƒ³ãƒ€ã‚¯ã‚¿æ§‹é€ è¨­è¨ˆã¨é«˜å‘¨æ³¢DCDCã‚³ãƒ³ãƒãƒ¼ã‚¿å‘ã‘ãƒªã‚¢ã‚¯ãƒˆãƒ«æœ€é©åŒ–**

- ä¿¡å·å¤§å­¦ã«ã¦ã€**ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°é›»æºç”¨DCDCã‚³ãƒ³ãƒãƒ¼ã‚¿å‘ã‘ã®è–„è†œã‚¤ãƒ³ãƒ€ã‚¯ã‚¿**ã«é–¢ã™ã‚‹åŸºç¤ç ”ç©¶ã‚’å®Ÿæ–½ã€‚
- å½“æ™‚ã¯ã€**æºå¸¯é›»è©±ã‚„æºå¸¯æƒ…å ±ç«¯æœ«ã®æœ¬æ ¼çš„æ™®åŠã‚’è¦‹æ®ãˆã€å°å‹ãƒ»é«˜åŠ¹ç‡ãªé›»æºå›è·¯**ã®ãƒ‹ãƒ¼ã‚ºãŒæ€¥é€Ÿã«é«˜ã¾ã£ã¦ãŠã‚Šã€ã¨ãã«**12Vâ†’5Vå¤‰æ›ã‚’è¡Œã†é™åœ§å‹DCDCã‚³ãƒ³ãƒãƒ¼ã‚¿**ã¸ã®å®Ÿè£…ã‚’æƒ³å®šã—ãŸ**ã‚ªãƒ³ãƒãƒƒãƒ—ãƒªã‚¢ã‚¯ãƒˆãƒ«ã®é–‹ç™º**ãŒæŠ€è¡“èª²é¡Œã¨ãªã£ã¦ã„ãŸã€‚
- æœ¬ç ”ç©¶ã§ã¯ã€**ãƒ•ã‚§ãƒ©ã‚¤ãƒˆç³»ç£æ€§è†œã¨Alã‚¹ãƒ‘ã‚¤ãƒ©ãƒ«ã‚³ã‚¤ãƒ«**ã‚’ç©å±¤ã—ãŸæ§‹é€ ã‚’è¨­è¨ˆã—ã€**æœ‰é™è¦ç´ æ³•ï¼ˆFEMï¼‰ã«ã‚ˆã‚‹é›»ç£ç•Œè§£æ**ã‚’ç”¨ã„ã¦ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ã®å‹•ä½œç‰¹æ€§ï¼ˆã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹ã€Qå€¤ï¼‰ã‚’è©•ä¾¡ã€‚
- é§†å‹•å‘¨æ³¢æ•°500kHzã€œ1MHzã®ç¯„å›²ã§ã€**Qå€¤ã®ä½ä¸‹è¦å› ã¯é…ç·šå°ä½“å†…ã®ç›´æµæŠµæŠ—ã¨é«˜å‘¨æ³¢æ¸¦é›»æµæå¤±ã®é‡ç•³ã§ã‚ã‚‹**ã“ã¨ã‚’ç¤ºã—ãŸã€‚
- ã“ã®çµæœã«åŸºã¥ãã€**å‘¨æ³¢æ•°ä¾å­˜ã§ã®å°ä½“ææ–™é¸æŠæŒ‡é‡ï¼ˆAl / Cuï¼‰**ã‚’ææ¡ˆï¼š
  - **ä½å‘¨æ³¢ï¼ˆã€œæ•°ç™¾kHzï¼‰ã§ã¯ä½æŠµæŠ—ã®Cu**ã‚’ä½¿ç”¨ã€
  - **é«˜å‘¨æ³¢ï¼ˆã€œMHzï¼‰ã§ã¯Al**ã‚’ç”¨ã„ã‚‹ã“ã¨ã§æ¸¦é›»æµæå¤±ã‚’ä½æ¸›ã€‚
- æœ¬ç ”ç©¶æˆæœã¯ã€**é›»æ°—å­¦ä¼š MAGç ”ç©¶ä¼šï¼ˆ1997å¹´ï¼‰ã«ã¦ç™ºè¡¨**  
  ï¼ˆCiNii CRID: 15714171125436978432ã€å…±è‘—ï¼šæ± ç”°æ…æ²»ã€ä½è—¤ç¯¤éƒã€å±±æ²¢æ¸…äººï¼‰

---

## ğŸ§© é–¢é€£æŠ€è¡“è£œè¶³ï¼šåŠå°ä½“RFã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ã¨ã®å…±é€šèª²é¡Œ

- **åŠå°ä½“é›†ç©å›è·¯ã§ã‚‚ã€RFå›è·¯å‘ã‘ã«ã‚ªãƒ³ãƒãƒƒãƒ—ãƒ»ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãŒé‡‘å±é…ç·šæ§‹é€ ã§å®Ÿè£…**ã•ã‚Œã¦ã„ã‚‹ã€‚
- ã“ã®éš›ã®Qå€¤åŠ£åŒ–è¦å› ã¨ã—ã¦ã€**ã‚·ãƒªã‚³ãƒ³åŸºæ¿å†…ã§ã®æ¸¦é›»æµæå¤±**ãŒæ”¯é…çš„ã¨ãªã‚‹ã€‚
- ã“ã‚Œã‚’æŠ‘åˆ¶ã™ã‚‹ãŸã‚ã€**é«˜æŠµæŠ—ã‚·ãƒªã‚³ãƒ³åŸºæ¿ï¼ˆHigh-Resistivity Siï¼šä¾‹ 10ã€œ100Î©ãƒ»cmï¼‰**ã®æ¡ç”¨ãŒè¡Œã‚ã‚Œã¦ã„ã‚‹ï¼š
  - **På‹åŸºæ¿ã§10Î©ãƒ»cmç¨‹åº¦ã¾ã§ã¯æ¨™æº–ãƒ—ãƒ­ã‚»ã‚¹äº’æ›**ã€
  - **100Î©ãƒ»cmä»¥ä¸Šã¯PNæ¥åˆã®åè»¢ãƒ»ãƒªãƒ¼ã‚¯ãƒªã‚¹ã‚¯ãŒã‚ã‚‹ãŸã‚è¨­è¨ˆä¸Šã®åˆ¶ç´„ãŒå­˜åœ¨**ã€‚
- æœ¬ç ”ç©¶ã®**ç£æ€§è†œï¼å°ä½“æ§‹é€ ã«ãŠã‘ã‚‹æ¸¦é›»æµåˆ¶å¾¡**ã¨åŒæ§˜ã€**ææ–™é¸æŠãŠã‚ˆã³åŸºæ¿è¨­è¨ˆã«ã‚ˆã‚Šé«˜å‘¨æ³¢æå¤±ã‚’æœ€å°åŒ–ã™ã‚‹ã‚¢ãƒ—ãƒ­ãƒ¼ãƒ**ã¯ã€ä»Šæ—¥ã®RFé›†ç©è¨­è¨ˆã«ã‚‚é€šã˜ã‚‹æ™®éçš„ãªè¨­è¨ˆæŒ‡é‡ã¨ãªã£ã¦ã„ã‚‹ã€‚

---

## ğŸ§­ English Summary

**Thin-Film Inductor Design and Q-Factor Optimization for DCDC Converters Using FEM Analysis (1996â€“1997)**

- Conducted foundational research at **Shinshu University** on thin-film inductors for **switching regulator (DCDC converter)** applications.
- This study assumed use in **buck-type DCDC converters for 12V to 5V power conversion**, which were increasingly in demand for future **portable electronics such as mobile phones**.
- Designed laminated structures consisting of **ferrite-based magnetic films** and **aluminum spiral coil conductors**, and used **finite element method (FEM) electromagnetic simulation** to analyze inductance and Q-factor behavior.
- Demonstrated that **Q-value degradation at 500â€¯kHzâ€“1â€¯MHz** arises from the **superposition of DC resistance and eddy current losses within the conductor**.
- Based on these findings, proposed a **frequency-dependent guideline for conductor material selection (Al or Cu)**:
  - **Cu for lower frequencies (~hundreds of kHz)** due to lower resistivity,  
  - **Al for higher frequencies (~MHz)** due to reduced eddy current losses and skin effect.
- Results presented at the **IEEJ Magnetics Technical Meeting (1997)**  
  (CiNii CRID: 15714171125436978432, co-authors: Shinji Ikeda, Atsuro Sato, Kiyoto Yamazawa)

---

## ğŸ§© Related Insight: On-Chip Inductors in Semiconductor RF Design

- In **semiconductor RF circuits**, on-chip inductors are fabricated using **metal interconnect structures**, often implemented in top-level metal layers.
- **Q-factor degradation** in these cases is also attributed to **eddy current losses within the low-resistivity silicon substrate**.
- To suppress such losses, **high-resistivity silicon substrates (10â€“100â€¯Î©Â·cm)** are adopted:
  - ~10â€¯Î©Â·cm is compatible with standard P-type CMOS processes,
  - Beyond 100â€¯Î©Â·cm, **PN junction inversion and leakage risks increase**, limiting further resistivity scaling.
- The **principles of minimizing eddy current loss by material and structural optimization**, as explored in the thin-film reactor study, directly correlate with **modern RF SoC inductor design strategies**.

---

### ğŸ“ è£œè¶³è³‡æ–™ãƒªãƒ³ã‚¯ï½œReference Material

è–„è†œã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ã«ãŠã‘ã‚‹Qå€¤ã¨æå¤±è¦å› ï¼ˆç›´æµæŠµæŠ—ãƒ»æ¸¦é›»æµæå¤±ãªã©ï¼‰ã®æ•°å¼è¡¨ç¾ã«ã¤ã„ã¦ã¯ã€ä»¥ä¸‹ã®è£œè¶³è³‡æ–™ã‚’ã”å‚ç…§ãã ã•ã„ã€‚  
For detailed formulas related to the Q-factor and associated loss mechanisms (DC resistance, eddy current loss) in thin-film inductors, please refer to the following supplemental document.

ğŸ“˜ [Qå€¤ã¨æå¤±æŠµæŠ—ã®æ•°å¼è£œè¶³ï½œQ-Factor and Loss Resistance Formulas](./inductor_q_formula.md)

### ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Link

æœ¬ç ”ç©¶ã¨é–¢é€£ã™ã‚‹**ã‚ªãƒ³ãƒãƒƒãƒ—ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ã®Qå€¤è¨­è¨ˆæŠ€è¡“**ã«ã¤ã„ã¦ã€AMSè¨­è¨ˆæŒ‡é‡ã¨ã—ã¦ä»¥ä¸‹ã®æ•™æã«ã¾ã¨ã‚ã¦ã„ã¾ã™ã€‚

This research is closely related to the design of **on-chip inductor Q-factor optimization**.  
The following resource provides practical AMS design guidelines.

ğŸ“˜ [5a.5 ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ã®Qå€¤æ”¹å–„ã¨é…ç·šãƒ»åŸºæ¿è¨­è¨ˆï½œImproving Inductor Q-Factor via Wiring and Substrate Design](http://samizo-aitl.github.io/Edusemi-v4x/d_chapter5a_analog_mixed_signal/5_inductor_q_factor.md)  
ï¼ˆã‚ªãƒ³ãƒãƒƒãƒ—ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ã®Qå‘ä¸ŠæŠ€è¡“ï¼šé‡‘å±ãƒ»åŸºæ¿ãƒ»ãƒ‘ã‚¿ãƒ¼ãƒ³è¨­è¨ˆã¨ãã®å¿œç”¨ï¼‰  
(Practical techniques for improving Q: metal stack, substrate isolation, and layout optimization)

---

<!-- Optionally, insert a future image or graph -->
<!-- ![Thin-Film Inductor Structure](./images/thin_film_inductor_structure.png) -->
<!-- â€» Qå€¤ vs å‘¨æ³¢æ•°ã‚°ãƒ©ãƒ•ã®è¿½åŠ äºˆå®š -->
