Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 25 06:36:14 2023
| Host         : DESKTOP-NG52DIC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ADC_SiTCP_V20_timing_summary_routed.rpt -pb ADC_SiTCP_V20_timing_summary_routed.pb -rpx ADC_SiTCP_V20_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_SiTCP_V20
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 337 register/latch pins with no clock driven by root clock pin: ETH_RX_CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH_TX_CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 664 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 78 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.084        0.000                      0                52976        0.049        0.000                      0                52936        0.264        0.000                       0                 36046  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
ADC_DCO_P[1]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT                                                                               {0.000 2.083}        6.249           160.026         
ADC_DCO_P[2]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT_1                                                                             {0.000 2.083}        6.249           160.026         
ADC_DCO_P[3]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT_2                                                                             {0.000 2.083}        6.249           160.026         
CLK75mp                                                                                     {0.000 6.250}        12.500          80.000          
  clk_out1_SYSCLK0                                                                          {0.000 3.125}        6.250           160.000         
  clk_out2_SYSCLK0                                                                          {0.000 4.000}        8.000           125.000         
  clk_out3_SYSCLK0                                                                          {0.000 5.000}        10.000          100.000         
    clk_out1_SYSCLK2                                                                        {0.000 2.500}        5.000           200.000         
    clk_out2_SYSCLK2                                                                        {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[1]                                                                          {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[2]                                                                          {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[3]                                                                          {0.000 6.250}        12.500          80.000          
    clkfbout_SYSCLK2                                                                        {0.000 5.000}        10.000          100.000         
  clkfbout_SYSCLK0                                                                          {0.000 6.250}        12.500          80.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_DCO_P[1]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT                                                                                     1.424        0.000                      0                  434        0.074        0.000                      0                  434        1.583        0.000                       0                   185  
ADC_DCO_P[2]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT_1                                                                                   0.901        0.000                      0                  434        0.109        0.000                      0                  434        1.583        0.000                       0                   185  
ADC_DCO_P[3]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT_2                                                                                   0.708        0.000                      0                  434        0.060        0.000                      0                  434        1.583        0.000                       0                   185  
CLK75mp                                                                                                                                                                                                                                       3.250        0.000                       0                     1  
  clk_out1_SYSCLK0                                                                                0.084        0.000                      0                49827        0.049        0.000                      0                49827        1.875        0.000                       0                 34645  
  clk_out2_SYSCLK0                                                                                4.132        0.000                      0                  412        0.119        0.000                      0                  412        3.020        0.000                       0                   283  
  clk_out3_SYSCLK0                                                                                                                                                                                                                            3.000        0.000                       0                     3  
    clk_out1_SYSCLK2                                                                                                                                                                                                                          0.264        0.000                       0                     5  
    clk_out2_SYSCLK2                                                                                                                                                                                                                         10.345        0.000                       0                     5  
    clkfbout_SYSCLK2                                                                                                                                                                                                                          7.845        0.000                       0                     3  
  clkfbout_SYSCLK0                                                                                                                                                                                                                           10.345        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.533        0.000                      0                  928        0.106        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT                                                                                       0.592        0.000                      0                   60        0.054        0.000                      0                   56  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT_1                                                                                     0.686        0.000                      0                   60        0.156        0.000                      0                   56  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT_2                                                                                     0.427        0.000                      0                   60        0.063        0.000                      0                   56  
CLK_DIV_OUT                                                                                 clk_out1_SYSCLK0                                                                                  5.002        0.000                      0                    4                                                                        
CLK_DIV_OUT_1                                                                               clk_out1_SYSCLK0                                                                                  4.802        0.000                      0                    4                                                                        
CLK_DIV_OUT_2                                                                               clk_out1_SYSCLK0                                                                                  4.953        0.000                      0                    4                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_SYSCLK0                                                                                 31.552        0.000                      0                    8                                                                        
clk_out1_SYSCLK0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.522        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_DIV_OUT                                                                                 CLK_DIV_OUT                                                                                       4.632        0.000                      0                   23        0.384        0.000                      0                   23  
**async_default**                                                                           CLK_DIV_OUT_1                                                                               CLK_DIV_OUT_1                                                                                     4.383        0.000                      0                   23        0.435        0.000                      0                   23  
**async_default**                                                                           CLK_DIV_OUT_2                                                                               CLK_DIV_OUT_2                                                                                     4.703        0.000                      0                   23        0.399        0.000                      0                   23  
**async_default**                                                                           clk_out1_SYSCLK0                                                                            clk_out1_SYSCLK0                                                                                  3.444        0.000                      0                  130        0.215        0.000                      0                  130  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.116        0.000                      0                  100        0.385        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[1]
  To Clock:  ADC_DCO_P[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[1]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y26  ADC1_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y26  ADC1_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y48  ADC1_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y48  ADC1_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y18  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y18  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y42  ADC1_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y42  ADC1_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y40  ADC1_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y40  ADC1_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/adc/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.518ns (12.497%)  route 3.627ns (87.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 9.327 - 6.249 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.882     3.355    ADC1_IF/CLK_DIV_OUT
    SLICE_X12Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     3.873 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.627     7.500    ADC1_IF/adc/inst/Q[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754     9.327    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    ILOGIC_X0Y48         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.476    
                         clock uncertainty           -0.035     9.441    
    ILOGIC_X0Y48         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.924    ADC1_IF/adc/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/adc/inst/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.518ns (13.953%)  route 3.194ns (86.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 9.326 - 6.249 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.882     3.355    ADC1_IF/CLK_DIV_OUT
    SLICE_X12Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     3.873 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.194     7.068    ADC1_IF/adc/inst/Q[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753     9.326    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.475    
                         clock uncertainty           -0.035     9.440    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.923    ADC1_IF/adc/inst/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/adc/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.518ns (14.596%)  route 3.031ns (85.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 9.316 - 6.249 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.882     3.355    ADC1_IF/CLK_DIV_OUT
    SLICE_X12Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     3.873 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.031     6.904    ADC1_IF/adc/inst/Q[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.743     9.316    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    ILOGIC_X0Y18         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.465    
                         clock uncertainty           -0.035     9.430    
    ILOGIC_X0Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.913    ADC1_IF/adc/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 ADC1_IF/reg_Data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.766ns (20.618%)  route 2.949ns (79.382%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 9.445 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.785     3.258    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y26          FDRE                                         r  ADC1_IF/reg_Data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     3.776 r  ADC1_IF/reg_Data_en_reg/Q
                         net (fo=1, routed)           1.150     4.927    ADC1_IF/reg_Data_en_reg_n_0
    SLICE_X20Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.051 r  ADC1_IF/eras_fifo_i_1/O
                         net (fo=2, routed)           0.667     5.718    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=26, routed)          1.132     6.974    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.871     9.445    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.149     9.594    
                         clock uncertainty           -0.035     9.559    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     9.027    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 ADC1_IF/reg_Data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.766ns (20.618%)  route 2.949ns (79.382%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 9.445 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.785     3.258    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y26          FDRE                                         r  ADC1_IF/reg_Data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     3.776 r  ADC1_IF/reg_Data_en_reg/Q
                         net (fo=1, routed)           1.150     4.927    ADC1_IF/reg_Data_en_reg_n_0
    SLICE_X20Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.051 r  ADC1_IF/eras_fifo_i_1/O
                         net (fo=2, routed)           0.667     5.718    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=26, routed)          1.132     6.974    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.871     9.445    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.149     9.594    
                         clock uncertainty           -0.035     9.559    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     9.027    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 ADC1_IF/reg_Data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.766ns (20.618%)  route 2.949ns (79.382%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 9.445 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.785     3.258    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y26          FDRE                                         r  ADC1_IF/reg_Data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     3.776 r  ADC1_IF/reg_Data_en_reg/Q
                         net (fo=1, routed)           1.150     4.927    ADC1_IF/reg_Data_en_reg_n_0
    SLICE_X20Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.051 r  ADC1_IF/eras_fifo_i_1/O
                         net (fo=2, routed)           0.667     5.718    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=26, routed)          1.132     6.974    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.871     9.445    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.149     9.594    
                         clock uncertainty           -0.035     9.559    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532     9.027    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 ADC1_IF/reg_Data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.766ns (20.618%)  route 2.949ns (79.382%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 9.445 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.785     3.258    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y26          FDRE                                         r  ADC1_IF/reg_Data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     3.776 r  ADC1_IF/reg_Data_en_reg/Q
                         net (fo=1, routed)           1.150     4.927    ADC1_IF/reg_Data_en_reg_n_0
    SLICE_X20Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.051 r  ADC1_IF/eras_fifo_i_1/O
                         net (fo=2, routed)           0.667     5.718    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=26, routed)          1.132     6.974    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.871     9.445    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.149     9.594    
                         clock uncertainty           -0.035     9.559    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532     9.027    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 ADC1_IF/reg_Data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.766ns (20.678%)  route 2.938ns (79.322%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 9.440 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.785     3.258    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y26          FDRE                                         r  ADC1_IF/reg_Data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     3.776 r  ADC1_IF/reg_Data_en_reg/Q
                         net (fo=1, routed)           1.150     4.927    ADC1_IF/reg_Data_en_reg_n_0
    SLICE_X20Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.051 r  ADC1_IF/eras_fifo_i_1/O
                         net (fo=2, routed)           0.667     5.718    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=26, routed)          1.121     6.963    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y12         RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.866     9.440    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.149     9.589    
                         clock uncertainty           -0.035     9.554    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     9.022    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 ADC1_IF/reg_Data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.766ns (21.120%)  route 2.861ns (78.880%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 9.440 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.785     3.258    ADC1_IF/CLK_DIV_OUT
    SLICE_X2Y26          FDRE                                         r  ADC1_IF/reg_Data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.518     3.776 r  ADC1_IF/reg_Data_en_reg/Q
                         net (fo=1, routed)           1.150     4.927    ADC1_IF/reg_Data_en_reg_n_0
    SLICE_X20Y36         LUT2 (Prop_lut2_I1_O)        0.124     5.051 r  ADC1_IF/eras_fifo_i_1/O
                         net (fo=2, routed)           0.667     5.718    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124     5.842 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=26, routed)          1.044     6.885    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y12         RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.866     9.440    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.149     9.589    
                         clock uncertainty           -0.035     9.554    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     9.022    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.022    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/adc/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.518ns (15.132%)  route 2.905ns (84.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 9.325 - 6.249 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.882     3.355    ADC1_IF/CLK_DIV_OUT
    SLICE_X12Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     3.873 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         2.905     6.779    ADC1_IF/adc/inst/Q[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752     9.325    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    ILOGIC_X0Y42         ISERDESE2                                    r  ADC1_IF/adc/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.474    
                         clock uncertainty           -0.035     9.439    
    ILOGIC_X0Y42         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.922    ADC1_IF/adc/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  2.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.763%)  route 0.259ns (61.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y46          FDRE                                         r  ADC1_IF/reg_ADC_Data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.348 r  ADC1_IF/reg_ADC_Data1_reg[0]/Q
                         net (fo=2, routed)           0.259     1.607    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[48]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.237    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.296     1.533    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.445%)  route 0.263ns (61.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y46          FDRE                                         r  ADC1_IF/reg_ADC_Data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.348 r  ADC1_IF/reg_ADC_Data1_reg[4]/Q
                         net (fo=2, routed)           0.263     1.610    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[52]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.237    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.296     1.533    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.248%)  route 0.229ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.182    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y39          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.148     1.330 r  ADC1_IF/reg_ADC_Data4_reg[7]/Q
                         net (fo=1, routed)           0.229     1.559    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[19]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.237    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.242     1.479    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.459%)  route 0.286ns (63.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.289     1.184    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y43          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.348 r  ADC1_IF/reg_ADC_Data5_reg[5]/Q
                         net (fo=2, routed)           0.286     1.634    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.237    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.296     1.533    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.570%)  route 0.268ns (64.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.286     1.181    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y37          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.148     1.329 r  ADC1_IF/reg_ADC_Data3_reg[6]/Q
                         net (fo=1, routed)           0.268     1.597    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[30]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.237    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.243     1.480    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.327 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.383    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.337     1.186    
    SLICE_X21Y37         FDPE (Hold_fdpe_C_D)         0.075     1.261    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.292     1.187    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.328 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.384    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.338     1.187    
    SLICE_X21Y38         FDPE (Hold_fdpe_C_D)         0.075     1.262    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.290     1.185    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X19Y38         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.382    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X19Y38         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X19Y38         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.340     1.185    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.075     1.260    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.444%)  route 0.358ns (68.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.263     1.158    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y44          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.322 r  ADC1_IF/reg_ADC_Data5_reg[2]/Q
                         net (fo=2, routed)           0.358     1.679    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.363     1.560    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.258    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     1.554    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.290     1.185    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X22Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.058     1.384    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X22Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.325     1.521    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X22Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.336     1.185    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.071     1.256    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC1_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X0Y12  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X0Y7   ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y26  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y48  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y18  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y42  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y40  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y44  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y36  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y32  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X6Y41   ADC1_IF/reg_ADC_Data3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X0Y34   ADC1_IF/BITSLIP_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X1Y34   ADC1_IF/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X1Y34   ADC1_IF/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X2Y49   ADC1_IF/en_rst_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y46   ADC1_IF/reg_ADC_Data1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y46   ADC1_IF/reg_ADC_Data1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X7Y44   ADC1_IF/reg_ADC_Data1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y46   ADC1_IF/reg_ADC_Data1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y46   ADC1_IF/reg_ADC_Data1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X12Y49  ADC1_IF/DIV_RST_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X12Y49  ADC1_IF/DIV_RST_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X8Y46   ADC1_IF/reg_ADC_Data1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X8Y46   ADC1_IF/reg_ADC_Data1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X8Y46   ADC1_IF/reg_ADC_Data1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X8Y46   ADC1_IF/reg_ADC_Data1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X8Y43   ADC1_IF/reg_ADC_Data5_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X3Y36   ADC1_IF/BITSLIP_finished_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X3Y36   ADC1_IF/BITSLIP_finished_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X0Y34   ADC1_IF/BITSLIP_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[2]
  To Clock:  ADC_DCO_P[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[2]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[2] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y74  ADC2_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y74  ADC2_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y56  ADC2_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y56  ADC2_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y60  ADC2_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y60  ADC2_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y64  ADC2_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y64  ADC2_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y78  ADC2_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y78  ADC2_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_1
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/adc/inst/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.456ns (9.586%)  route 4.301ns (90.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 9.351 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.301     8.047    ADC2_IF/adc/inst/Q[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.351    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    ILOGIC_X1Y96         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.500    
                         clock uncertainty           -0.035     9.465    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.948    ADC2_IF/adc/inst/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.456ns (9.403%)  route 4.394ns (90.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.394     8.140    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[7]/C
                         clock pessimism              0.166     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.068    ADC2_IF/reg_ADC_Data1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.456ns (9.403%)  route 4.394ns (90.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.394     8.140    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[9]/C
                         clock pessimism              0.166     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.068    ADC2_IF/reg_ADC_Data1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.456ns (9.403%)  route 4.394ns (90.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.394     8.140    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data2_reg[6]/C
                         clock pessimism              0.166     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.068    ADC2_IF/reg_ADC_Data2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.456ns (9.403%)  route 4.394ns (90.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.394     8.140    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data3_reg[7]/C
                         clock pessimism              0.166     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.068    ADC2_IF/reg_ADC_Data3_reg[7]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data4_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.456ns (9.403%)  route 4.394ns (90.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.394     8.140    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data4_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data4_reg[11]/C
                         clock pessimism              0.166     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.068    ADC2_IF/reg_ADC_Data4_reg[11]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data4_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.456ns (9.403%)  route 4.394ns (90.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.394     8.140    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data4_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data4_reg[9]/C
                         clock pessimism              0.166     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.068    ADC2_IF/reg_ADC_Data4_reg[9]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data5_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.456ns (9.403%)  route 4.394ns (90.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.394     8.140    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data5_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data5_reg[10]/C
                         clock pessimism              0.166     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.068    ADC2_IF/reg_ADC_Data5_reg[10]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data5_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.456ns (9.403%)  route 4.394ns (90.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.394     8.140    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data5_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data5_reg[6]/C
                         clock pessimism              0.166     9.532    
                         clock uncertainty           -0.035     9.497    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.068    ADC2_IF/reg_ADC_Data5_reg[6]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.456ns (9.499%)  route 4.345ns (90.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 9.365 - 6.249 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.456     3.746 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.345     8.091    ADC2_IF/DIV_RST[1]
    SLICE_X72Y57         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.779     9.365    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y57         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[11]/C
                         clock pessimism              0.166     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X72Y57         FDRE (Setup_fdre_C_R)       -0.429     9.067    ADC2_IF/reg_ADC_Data1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  0.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.435%)  route 0.338ns (70.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.268     1.176    ADC2_IF/CLK_DIV_OUT
    SLICE_X81Y84         FDRE                                         r  ADC2_IF/reg_ADC_Data7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141     1.317 r  ADC2_IF/reg_ADC_Data7_reg[3]/Q
                         net (fo=2, routed)           0.338     1.655    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X2Y32         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.342     1.551    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.250    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.296     1.546    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.142%)  route 0.283ns (68.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.179    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y58         FDRE                                         r  ADC2_IF/reg_ADC_Data4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDRE (Prop_fdre_C_Q)         0.128     1.307 r  ADC2_IF/reg_ADC_Data4_reg[7]/Q
                         net (fo=1, routed)           0.283     1.590    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[19]
    RAMB36_X2Y11         RAMB36E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.560    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y11         RAMB36E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.238    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.243     1.481    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data7_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.413%)  route 0.327ns (66.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.268     1.176    ADC2_IF/CLK_DIV_OUT
    SLICE_X80Y84         FDRE                                         r  ADC2_IF/reg_ADC_Data7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDRE (Prop_fdre_C_Q)         0.164     1.340 r  ADC2_IF/reg_ADC_Data7_reg[4]/Q
                         net (fo=2, routed)           0.327     1.666    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X2Y32         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.342     1.551    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y32         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.250    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.296     1.546    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.336 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.391    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.337     1.195    
    SLICE_X69Y71         FDPE (Hold_fdpe_C_D)         0.075     1.270    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.336 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.391    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.337     1.195    
    SLICE_X71Y71         FDPE (Hold_fdpe_C_D)         0.075     1.270    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         FDRE (Prop_fdre_C_Q)         0.141     1.309 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.294     1.503    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y73         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.335     1.168    
    SLICE_X73Y73         FDRE (Hold_fdre_C_D)         0.075     1.243    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y72         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059     1.369    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X72Y72         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y72         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.335     1.170    
    SLICE_X72Y72         FDRE (Hold_fdre_C_D)         0.076     1.246    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y72         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y72         FDRE (Prop_fdre_C_Q)         0.141     1.311 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058     1.368    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X72Y72         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y72         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.335     1.170    
    SLICE_X72Y72         FDRE (Hold_fdre_C_D)         0.071     1.241    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDCE (Prop_fdce_C_Q)         0.141     1.336 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.067     1.403    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[2]
    SLICE_X69Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.337     1.195    
    SLICE_X69Y71         FDCE (Hold_fdce_C_D)         0.078     1.273    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDCE (Prop_fdce_C_Q)         0.141     1.311 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.068     1.379    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[3]
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.506    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.336     1.170    
    SLICE_X73Y71         FDCE (Hold_fdce_C_D)         0.078     1.248    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC2_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X2Y32  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X2Y11  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y74  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y56  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y60  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y64  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y78  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y86  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y90  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y96  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data1_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data3_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data4_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data4_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data5_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data5_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X87Y71  ADC2_IF/BITSLIP_finished_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y71  ADC2_IF/BITSLIP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y57  ADC2_IF/reg_ADC_Data1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y57  ADC2_IF/reg_ADC_Data1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X83Y59  ADC2_IF/reg_ADC_Data2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X83Y59  ADC2_IF/reg_ADC_Data2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y59  ADC2_IF/reg_ADC_Data2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y59  ADC2_IF/reg_ADC_Data2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y57  ADC2_IF/reg_ADC_Data2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y59  ADC2_IF/reg_ADC_Data2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y59  ADC2_IF/reg_ADC_Data3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X87Y71  ADC2_IF/BITSLIP_finished_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[3]
  To Clock:  ADC_DCO_P[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[3]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[3] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y128  ADC3_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y128  ADC3_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y106  ADC3_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y106  ADC3_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y118  ADC3_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y118  ADC3_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y120  ADC3_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y120  ADC3_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y136  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y136  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_2
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data6_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.518ns (10.483%)  route 4.423ns (89.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 9.302 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.423     8.203    ADC3_IF/DIV_RST[1]
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764     9.302    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[3]/C
                         clock pessimism              0.168     9.470    
                         clock uncertainty           -0.035     9.434    
    SLICE_X76Y124        FDRE (Setup_fdre_C_R)       -0.524     8.910    ADC3_IF/reg_ADC_Data6_reg[3]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data6_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.518ns (10.483%)  route 4.423ns (89.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 9.302 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.423     8.203    ADC3_IF/DIV_RST[1]
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764     9.302    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[9]/C
                         clock pessimism              0.168     9.470    
                         clock uncertainty           -0.035     9.434    
    SLICE_X76Y124        FDRE (Setup_fdre_C_R)       -0.524     8.910    ADC3_IF/reg_ADC_Data6_reg[9]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data7_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.518ns (10.483%)  route 4.423ns (89.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 9.302 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.423     8.203    ADC3_IF/DIV_RST[1]
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764     9.302    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[0]/C
                         clock pessimism              0.168     9.470    
                         clock uncertainty           -0.035     9.434    
    SLICE_X76Y124        FDRE (Setup_fdre_C_R)       -0.524     8.910    ADC3_IF/reg_ADC_Data7_reg[0]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data7_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.518ns (10.483%)  route 4.423ns (89.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 9.302 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.423     8.203    ADC3_IF/DIV_RST[1]
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764     9.302    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[2]/C
                         clock pessimism              0.168     9.470    
                         clock uncertainty           -0.035     9.434    
    SLICE_X76Y124        FDRE (Setup_fdre_C_R)       -0.524     8.910    ADC3_IF/reg_ADC_Data7_reg[2]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data7_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.518ns (10.483%)  route 4.423ns (89.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 9.302 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.423     8.203    ADC3_IF/DIV_RST[1]
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764     9.302    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[6]/C
                         clock pessimism              0.168     9.470    
                         clock uncertainty           -0.035     9.434    
    SLICE_X76Y124        FDRE (Setup_fdre_C_R)       -0.524     8.910    ADC3_IF/reg_ADC_Data7_reg[6]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data7_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 0.518ns (10.483%)  route 4.423ns (89.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 9.302 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.423     8.203    ADC3_IF/DIV_RST[1]
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764     9.302    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[8]/C
                         clock pessimism              0.168     9.470    
                         clock uncertainty           -0.035     9.434    
    SLICE_X76Y124        FDRE (Setup_fdre_C_R)       -0.524     8.910    ADC3_IF/reg_ADC_Data7_reg[8]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data6_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.518ns (10.532%)  route 4.401ns (89.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 9.305 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.401     8.180    ADC3_IF/DIV_RST[1]
    SLICE_X76Y127        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.767     9.305    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y127        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[10]/C
                         clock pessimism              0.149     9.454    
                         clock uncertainty           -0.035     9.418    
    SLICE_X76Y127        FDRE (Setup_fdre_C_R)       -0.524     8.894    ADC3_IF/reg_ADC_Data6_reg[10]
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data6_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.518ns (10.532%)  route 4.401ns (89.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 9.305 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.401     8.180    ADC3_IF/DIV_RST[1]
    SLICE_X76Y127        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.767     9.305    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y127        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[2]/C
                         clock pessimism              0.149     9.454    
                         clock uncertainty           -0.035     9.418    
    SLICE_X76Y127        FDRE (Setup_fdre_C_R)       -0.524     8.894    ADC3_IF/reg_ADC_Data6_reg[2]
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data6_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.518ns (10.532%)  route 4.401ns (89.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 9.305 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.401     8.180    ADC3_IF/DIV_RST[1]
    SLICE_X76Y127        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.767     9.305    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y127        FDRE                                         r  ADC3_IF/reg_ADC_Data6_reg[8]/C
                         clock pessimism              0.149     9.454    
                         clock uncertainty           -0.035     9.418    
    SLICE_X76Y127        FDRE (Setup_fdre_C_R)       -0.524     8.894    ADC3_IF/reg_ADC_Data6_reg[8]
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/reg_ADC_Data7_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.518ns (10.532%)  route 4.401ns (89.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 9.305 - 6.249 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.824     3.262    ADC3_IF/CLK_DIV_OUT
    SLICE_X74Y108        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDRE (Prop_fdre_C_Q)         0.518     3.780 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.401     8.180    ADC3_IF/DIV_RST[1]
    SLICE_X76Y127        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.767     9.305    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y127        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[1]/C
                         clock pessimism              0.149     9.454    
                         clock uncertainty           -0.035     9.418    
    SLICE_X76Y127        FDRE (Setup_fdre_C_R)       -0.524     8.894    ADC3_IF/reg_ADC_Data7_reg[1]
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  0.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data8_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.962%)  route 0.232ns (61.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.259     1.118    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y125        FDRE                                         r  ADC3_IF/reg_ADC_Data8_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDRE (Prop_fdre_C_Q)         0.148     1.266 r  ADC3_IF/reg_ADC_Data8_reg[10]/Q
                         net (fo=1, routed)           0.232     1.498    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.497    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.196    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.242     1.438    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.717%)  route 0.234ns (61.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.259     1.118    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y125        FDRE                                         r  ADC3_IF/reg_ADC_Data8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDRE (Prop_fdre_C_Q)         0.148     1.266 r  ADC3_IF/reg_ADC_Data8_reg[3]/Q
                         net (fo=2, routed)           0.234     1.501    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.497    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.196    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.243     1.439    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data8_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.608%)  route 0.235ns (61.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.119    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y126        FDRE                                         r  ADC3_IF/reg_ADC_Data8_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.148     1.267 r  ADC3_IF/reg_ADC_Data8_reg[11]/Q
                         net (fo=1, routed)           0.235     1.503    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.497    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.196    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.242     1.438    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.083%)  route 0.221ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.268     1.127    ADC3_IF/CLK_DIV_OUT
    SLICE_X80Y114        FDRE                                         r  ADC3_IF/reg_ADC_Data5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.148     1.275 r  ADC3_IF/reg_ADC_Data5_reg[6]/Q
                         net (fo=1, routed)           0.221     1.497    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X3Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.342     1.503    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.320     1.183    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.243     1.426    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.437%)  route 0.227ns (60.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.268     1.127    ADC3_IF/CLK_DIV_OUT
    SLICE_X80Y115        FDRE                                         r  ADC3_IF/reg_ADC_Data4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.148     1.275 r  ADC3_IF/reg_ADC_Data4_reg[7]/Q
                         net (fo=1, routed)           0.227     1.503    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[19]
    RAMB36_X3Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.342     1.503    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y23         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.320     1.183    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.242     1.425    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data7_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.148ns (35.076%)  route 0.274ns (64.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.259     1.118    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDRE (Prop_fdre_C_Q)         0.148     1.266 r  ADC3_IF/reg_ADC_Data7_reg[8]/Q
                         net (fo=1, routed)           0.274     1.540    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.497    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.196    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.242     1.438    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.148ns (33.701%)  route 0.291ns (66.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.259     1.118    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y124        FDRE                                         r  ADC3_IF/reg_ADC_Data7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y124        FDRE (Prop_fdre_C_Q)         0.148     1.266 r  ADC3_IF/reg_ADC_Data7_reg[6]/Q
                         net (fo=1, routed)           0.291     1.558    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[18]
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.497    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y50         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.196    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.243     1.439    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.268     1.127    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y113        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDRE (Prop_fdre_C_Q)         0.141     1.268 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.324    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X73Y113        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.304     1.464    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y113        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.337     1.127    
    SLICE_X73Y113        FDRE (Hold_fdre_C_D)         0.075     1.202    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.269     1.128    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y112        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141     1.269 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.325    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X75Y112        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.305     1.465    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y112        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.337     1.128    
    SLICE_X75Y112        FDRE (Hold_fdre_C_D)         0.075     1.203    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.267     1.126    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.267 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.323    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.302     1.462    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.336     1.126    
    SLICE_X73Y116        FDPE (Hold_fdpe_C_D)         0.075     1.201    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT_2
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC3_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X2Y50   ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X3Y23   ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y128  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y106  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y118  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y120  ADC3_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y136  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y142  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y144  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y146  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X87Y107  ADC3_IF/en_rst_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X87Y107  ADC3_IF/en_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X73Y113  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X73Y113  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X83Y109  ADC3_IF/reg_ADC_Data1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X80Y114  ADC3_IF/reg_ADC_Data1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X83Y109  ADC3_IF/reg_ADC_Data1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X83Y109  ADC3_IF/reg_ADC_Data1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X80Y114  ADC3_IF/reg_ADC_Data1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X80Y114  ADC3_IF/reg_ADC_Data1_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y130  ADC3_IF/BITSLIP_finished_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y130  ADC3_IF/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y130  ADC3_IF/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X73Y113  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X73Y113  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X76Y135  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X76Y135  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X76Y135  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X76Y135  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.083       1.583      SLICE_X75Y111  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK75mp
  To Clock:  CLK75mp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK75mp
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { CLK75mp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/sumQ05_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.463ns (24.345%)  route 4.547ns (75.656%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 4.204 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.431ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.638    -1.431    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X39Y92         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ05_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.975 r  ADC_SiTCP_RAW/ADC_INT/sumQ05_reg[1]/Q
                         net (fo=4, routed)           0.892    -0.083    ADC_SiTCP_RAW/ADC_INT/sumQ05[1]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.041 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_233/O
                         net (fo=1, routed)           0.306     0.347    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_233_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.124     0.471 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_101/O
                         net (fo=1, routed)           1.482     1.953    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_101_n_0
    SLICE_X42Y108        LUT6 (Prop_lut6_I5_O)        0.124     2.077 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_29/O
                         net (fo=1, routed)           0.000     2.077    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_29_n_0
    SLICE_X42Y108        MUXF7 (Prop_muxf7_I1_O)      0.214     2.291 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg_i_11/O
                         net (fo=1, routed)           0.917     3.208    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg_i_11_n_0
    SLICE_X47Y109        LUT6 (Prop_lut6_I1_O)        0.297     3.505 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_4/O
                         net (fo=1, routed)           0.949     4.455    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_4_n_0
    SLICE_X54Y120        LUT6 (Prop_lut6_I4_O)        0.124     4.579 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_1/O
                         net (fo=1, routed)           0.000     4.579    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_1_n_0
    SLICE_X54Y120        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.477     4.204    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X54Y120        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/C
                         clock pessimism              0.453     4.657    
                         clock uncertainty           -0.072     4.586    
    SLICE_X54Y120        FDRE (Setup_fdre_C_D)        0.077     4.663    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg
  -------------------------------------------------------------------
                         required time                          4.663    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 LOC_REG/irWd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LOC_REG/x61_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.456ns (8.083%)  route 5.185ns (91.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 4.252 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.813    -1.256    LOC_REG/CLK
    SLICE_X23Y150        FDRE                                         r  LOC_REG/irWd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.800 r  LOC_REG/irWd_reg[0]/Q
                         net (fo=108, routed)         5.185     4.385    LOC_REG/irWd[0]
    SLICE_X9Y94          FDCE                                         r  LOC_REG/x61_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.524     4.252    LOC_REG/CLK
    SLICE_X9Y94          FDCE                                         r  LOC_REG/x61_Reg_reg[0]/C
                         clock pessimism              0.453     4.705    
                         clock uncertainty           -0.072     4.633    
    SLICE_X9Y94          FDCE (Setup_fdce_C_D)       -0.095     4.538    LOC_REG/x61_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.538    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 LOC_REG/irWd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LOC_REG/x35_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.456ns (7.974%)  route 5.262ns (92.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 4.332 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.813    -1.256    LOC_REG/CLK
    SLICE_X23Y150        FDRE                                         r  LOC_REG/irWd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.800 r  LOC_REG/irWd_reg[0]/Q
                         net (fo=108, routed)         5.262     4.462    LOC_REG/irWd[0]
    SLICE_X5Y97          FDCE                                         r  LOC_REG/x35_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.604     4.332    LOC_REG/CLK
    SLICE_X5Y97          FDCE                                         r  LOC_REG/x35_Reg_reg[0]/C
                         clock pessimism              0.453     4.785    
                         clock uncertainty           -0.072     4.713    
    SLICE_X5Y97          FDCE (Setup_fdce_C_D)       -0.095     4.618    LOC_REG/x35_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.618    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RING/wa_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.456ns (8.270%)  route 5.058ns (91.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 4.437 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.429ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.640    -1.429    ADC_SiTCP_RING/clk_out1
    SLICE_X36Y96         FDRE                                         r  ADC_SiTCP_RING/wa_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.973 r  ADC_SiTCP_RING/wa_reg[8]/Q
                         net (fo=39, routed)          5.058     4.085    ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y7          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.710     4.437    ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460     4.898    
                         clock uncertainty           -0.072     4.826    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     4.260    ADC_SiTCP_RING/mem_8_4K_generate[0].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.260    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 LOC_REG/irWd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LOC_REG/x62_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 0.456ns (8.062%)  route 5.200ns (91.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 4.256 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.813    -1.256    LOC_REG/CLK
    SLICE_X23Y150        FDRE                                         r  LOC_REG/irWd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.800 r  LOC_REG/irWd_reg[0]/Q
                         net (fo=108, routed)         5.200     4.400    LOC_REG/irWd[0]
    SLICE_X10Y99         FDCE                                         r  LOC_REG/x62_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.528     4.256    LOC_REG/CLK
    SLICE_X10Y99         FDCE                                         r  LOC_REG/x62_Reg_reg[0]/C
                         clock pessimism              0.453     4.709    
                         clock uncertainty           -0.072     4.637    
    SLICE_X10Y99         FDCE (Setup_fdce_C_D)       -0.047     4.590    LOC_REG/x62_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.590    
                         arrival time                          -4.400    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CE
                            (falling edge-triggered cell SRL16E clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.766ns (33.380%)  route 1.529ns (66.620%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.114 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.438ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.631    -1.438    LEDSet/clk_out1
    SLICE_X8Y147         FDCE                                         r  LEDSet/MDC_CLK_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDCE (Prop_fdce_C_Q)         0.518    -0.920 r  LEDSet/MDC_CLK_counter_reg[4]/Q
                         net (fo=3, routed)           0.973     0.053    LEDSet/MDC_CLK_counter_reg[4]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.124     0.177 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.318     0.495    LEDSet/Count[5]_i_3_n_0
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.124     0.619 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.237     0.856    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X10Y148        SRL16E                                       r  LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.512     1.114    LEDSet/mdioData_reg[26]_LEDSet_mdioData_reg_r_2_0
    SLICE_X10Y148        SRL16E                                       r  LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CLK  (IS_INVERTED)
                         clock pessimism              0.533     1.647    
                         clock uncertainty           -0.072     1.575    
    SLICE_X10Y148        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     1.063    LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1
  -------------------------------------------------------------------
                         required time                          1.063    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CE
                            (falling edge-triggered cell SRL16E clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.766ns (33.380%)  route 1.529ns (66.620%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.114 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.438ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.631    -1.438    LEDSet/clk_out1
    SLICE_X8Y147         FDCE                                         r  LEDSet/MDC_CLK_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDCE (Prop_fdce_C_Q)         0.518    -0.920 r  LEDSet/MDC_CLK_counter_reg[4]/Q
                         net (fo=3, routed)           0.973     0.053    LEDSet/MDC_CLK_counter_reg[4]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.124     0.177 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.318     0.495    LEDSet/Count[5]_i_3_n_0
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.124     0.619 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.237     0.856    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X10Y148        SRL16E                                       r  LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.512     1.114    LEDSet/mdioData_reg[26]_LEDSet_mdioData_reg_r_2_0
    SLICE_X10Y148        SRL16E                                       r  LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CLK  (IS_INVERTED)
                         clock pessimism              0.533     1.647    
                         clock uncertainty           -0.072     1.575    
    SLICE_X10Y148        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     1.063    LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2
  -------------------------------------------------------------------
                         required time                          1.063    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg_r_1/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.766ns (29.751%)  route 1.809ns (70.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 1.114 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.438ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.631    -1.438    LEDSet/clk_out1
    SLICE_X8Y147         FDCE                                         r  LEDSet/MDC_CLK_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDCE (Prop_fdce_C_Q)         0.518    -0.920 r  LEDSet/MDC_CLK_counter_reg[4]/Q
                         net (fo=3, routed)           0.973     0.053    LEDSet/MDC_CLK_counter_reg[4]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.124     0.177 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.318     0.495    LEDSet/Count[5]_i_3_n_0
    SLICE_X10Y148        LUT2 (Prop_lut2_I0_O)        0.124     0.619 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.517     1.136    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X11Y147        FDRE                                         r  LEDSet/mdioData_reg_r_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.512     1.114    LEDSet/clk_out1
    SLICE_X11Y147        FDRE                                         r  LEDSet/mdioData_reg_r_1/C  (IS_INVERTED)
                         clock pessimism              0.533     1.647    
                         clock uncertainty           -0.072     1.575    
    SLICE_X11Y147        FDRE (Setup_fdre_C_CE)      -0.202     1.373    LEDSet/mdioData_reg_r_1
  -------------------------------------------------------------------
                         required time                          1.373    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/mem_generate[15].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.518ns (9.839%)  route 4.747ns (90.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 4.276 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.444ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.625    -1.444    ADC_SiTCP_RAW/SYSCLK
    SLICE_X34Y100        FDRE                                         r  ADC_SiTCP_RAW/ra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.926 r  ADC_SiTCP_RAW/ra_reg[15]/Q
                         net (fo=36, routed)          4.747     3.820    ADC_SiTCP_RAW/mem_generate[15].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y10         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[15].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.549     4.276    ADC_SiTCP_RAW/mem_generate[15].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[15].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453     4.729    
                         clock uncertainty           -0.072     4.658    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566     4.092    ADC_SiTCP_RAW/mem_generate[15].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.092    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RING/ra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[27].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.456ns (8.573%)  route 4.863ns (91.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 4.336 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.629    -1.440    ADC_SiTCP_RING/clk_out1
    SLICE_X35Y81         FDRE                                         r  ADC_SiTCP_RING/ra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.984 r  ADC_SiTCP_RING/ra_reg[11]/Q
                         net (fo=36, routed)          4.863     3.879    ADC_SiTCP_RING/mem_8_4K_generate[27].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y23         RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[27].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.609     4.336    ADC_SiTCP_RING/mem_8_4K_generate[27].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[27].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453     4.790    
                         clock uncertainty           -0.072     4.718    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     4.152    ADC_SiTCP_RING/mem_8_4K_generate[27].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.152    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/irAdcData_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/mem_generate[4].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.263%)  route 0.265ns (61.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.569    -0.465    ADC_SiTCP_RAW/SYSCLK
    SLICE_X12Y82         FDRE                                         r  ADC_SiTCP_RAW/irAdcData_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  ADC_SiTCP_RAW/irAdcData_reg[35]/Q
                         net (fo=3, routed)           0.265    -0.036    ADC_SiTCP_RAW/mem_generate[4].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y17         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[4].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.886    -0.809    ADC_SiTCP_RAW/mem_generate[4].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[4].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.428    -0.381    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.085    ADC_SiTCP_RAW/mem_generate[4].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.942%)  route 0.227ns (58.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.558    -0.475    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y109        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.227    -0.084    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[2]
    SLICE_X52Y110        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.826    -0.870    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y110        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.657    -0.213    
    SLICE_X52Y110        FDRE (Hold_fdre_C_D)         0.078    -0.135    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.950%)  route 0.201ns (61.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.639    -0.394    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/aclk
    SLICE_X53Y159        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y159        FDRE (Prop_fdre_C_Q)         0.128    -0.266 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.201    -0.065    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/D[13]
    SLICE_X51Y165        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.909    -0.786    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y165        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.653    -0.133    
    SLICE_X51Y165        FDRE (Hold_fdre_C_D)         0.017    -0.116    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.394ns (77.488%)  route 0.114ns (22.512%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.565    -0.468    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y149        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=2, routed)           0.114    -0.214    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[53]
    SLICE_X36Y148        LUT3 (Prop_lut3_I2_O)        0.045    -0.169 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[54].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000    -0.169    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[54]
    SLICE_X36Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.054 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.054    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_55
    SLICE_X36Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.015 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[56].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.014    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_59
    SLICE_X36Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.040 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[60].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.040    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[60]
    SLICE_X36Y150        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.922    -0.773    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y150        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]/C
                         clock pessimism              0.657    -0.116    
    SLICE_X36Y150        FDRE (Hold_fdre_C_D)         0.105    -0.011    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[60]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RING/WD_Gen[2].wd_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.990%)  route 0.257ns (61.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.635    -0.398    ADC_SiTCP_RING/clk_out1
    SLICE_X10Y32         FDRE                                         r  ADC_SiTCP_RING/WD_Gen[2].wd_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ADC_SiTCP_RING/WD_Gen[2].wd_reg[26]/Q
                         net (fo=1, routed)           0.257     0.023    ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y5          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.946    -0.749    ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.425    -0.324    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.028    ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RING/WD_Gen[2].wd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.990%)  route 0.257ns (61.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.635    -0.398    ADC_SiTCP_RING/clk_out1
    SLICE_X10Y32         FDRE                                         r  ADC_SiTCP_RING/WD_Gen[2].wd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.234 r  ADC_SiTCP_RING/WD_Gen[2].wd_reg[28]/Q
                         net (fo=1, routed)           0.257     0.023    ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y5          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.946    -0.749    ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.425    -0.324    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.028    ADC_SiTCP_RING/mem_8_4K_generate[3].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.014%)  route 0.200ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.640    -0.393    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X48Y189        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y189        FDRE (Prop_fdre_C_Q)         0.128    -0.265 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=2, routed)           0.200    -0.065    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[24]
    SLICE_X53Y190        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.913    -0.782    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X53Y190        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.653    -0.129    
    SLICE_X53Y190        FDRE (Hold_fdre_C_D)         0.013    -0.116    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.296ns (54.938%)  route 0.243ns (45.063%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.563    -0.470    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X39Y148        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_fdre_C_Q)         0.128    -0.342 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[48]/Q
                         net (fo=2, routed)           0.243    -0.100    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[47]
    SLICE_X34Y153        LUT3 (Prop_lut3_I0_O)        0.098    -0.002 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_i_1__2/O
                         net (fo=1, routed)           0.000    -0.002    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[48]
    SLICE_X34Y153        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.068 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.068    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[48]
    SLICE_X34Y153        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.921    -0.774    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y153        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.657    -0.117    
    SLICE_X34Y153        FDRE (Hold_fdre_C_D)         0.134     0.017    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RING/WD_Gen[13].wd_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.237%)  route 0.225ns (63.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.595    -0.439    ADC_SiTCP_RING/clk_out1
    SLICE_X81Y81         FDRE                                         r  ADC_SiTCP_RING/WD_Gen[13].wd_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.311 r  ADC_SiTCP_RING/WD_Gen[13].wd_reg[167]/Q
                         net (fo=1, routed)           0.225    -0.085    ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y16         RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.909    -0.786    ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.406    -0.380    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.137    ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RING/WD_Gen[11].wd_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[17].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.631%)  route 0.266ns (65.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.655    -0.378    ADC_SiTCP_RING/clk_out1
    SLICE_X72Y49         FDRE                                         r  ADC_SiTCP_RING/WD_Gen[11].wd_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.237 r  ADC_SiTCP_RING/WD_Gen[11].wd_reg[137]/Q
                         net (fo=1, routed)           0.266     0.029    ADC_SiTCP_RING/mem_8_4K_generate[17].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y9          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[17].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.973    -0.722    ADC_SiTCP_RING/mem_8_4K_generate[17].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[17].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.403    -0.319    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.023    ADC_SiTCP_RING/mem_8_4K_generate[17].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SYSCLK0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y62     SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y63     SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y54     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y54     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y26     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y26     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y20     ADC_SiTCP_RAW/mem_generate[25].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y20     ADC_SiTCP_RAW/mem_generate[25].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X3Y16     ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X3Y16     ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y110     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y110     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X46Y162    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X46Y162    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X46Y162    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X46Y162    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X46Y163    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X46Y163    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X46Y163    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X46Y163    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X2Y108     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SYSCLK0
  To Clock:  clk_out2_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 1.950ns (50.862%)  route 1.884ns (49.138%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 6.368 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.795    -1.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.582 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.389     0.807    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X15Y168        LUT1 (Prop_lut1_I0_O)        0.124     0.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.495     1.426    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X17Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.006    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.120    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.234    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.348 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.348    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.462 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.462    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.796 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.796    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr21
    SLICE_X17Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.667     6.368    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.572     6.940    
                         clock uncertainty           -0.074     6.866    
    SLICE_X17Y173        FDCE (Setup_fdce_C_D)        0.062     6.928    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.929ns (50.591%)  route 1.884ns (49.409%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 6.368 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.795    -1.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.582 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.389     0.807    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X15Y168        LUT1 (Prop_lut1_I0_O)        0.124     0.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.495     1.426    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X17Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.006    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.120    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.234    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.348 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.348    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.462 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.462    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.775 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.775    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr23
    SLICE_X17Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.667     6.368    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.572     6.940    
                         clock uncertainty           -0.074     6.866    
    SLICE_X17Y173        FDCE (Setup_fdce_C_D)        0.062     6.928    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.864ns (27.826%)  route 2.241ns (72.174%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 6.406 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.874    -0.959    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y176         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDCE (Prop_fdce_C_Q)         0.419    -0.540 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           0.725     0.185    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X6Y176         LUT4 (Prop_lut4_I0_O)        0.299     0.484 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           1.069     1.553    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X6Y176         LUT4 (Prop_lut4_I0_O)        0.146     1.699 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_313/O
                         net (fo=1, routed)           0.447     2.146    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_186
    RAMB18_X0Y71         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.704     6.406    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y71         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.554     6.959    
                         clock uncertainty           -0.074     6.885    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.564     6.321    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.321    
                         arrival time                          -2.146    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.855ns (49.613%)  route 1.884ns (50.387%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 6.368 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.795    -1.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.582 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.389     0.807    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X15Y168        LUT1 (Prop_lut1_I0_O)        0.124     0.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.495     1.426    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X17Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.006    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.120    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.234    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.348 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.348    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.462 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.462    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.701 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.701    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr22
    SLICE_X17Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.667     6.368    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/C
                         clock pessimism              0.572     6.940    
                         clock uncertainty           -0.074     6.866    
    SLICE_X17Y173        FDCE (Setup_fdce_C_D)        0.062     6.928    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 1.839ns (49.397%)  route 1.884ns (50.603%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 6.368 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.795    -1.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.582 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.389     0.807    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X15Y168        LUT1 (Prop_lut1_I0_O)        0.124     0.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.495     1.426    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X17Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.006    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.120    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.234    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.348 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.348    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.462 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.462    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.685 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.685    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr20
    SLICE_X17Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.667     6.368    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/C
                         clock pessimism              0.572     6.940    
                         clock uncertainty           -0.074     6.866    
    SLICE_X17Y173        FDCE (Setup_fdce_C_D)        0.062     6.928    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20
  -------------------------------------------------------------------
                         required time                          6.928    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.836ns (49.356%)  route 1.884ns (50.644%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 6.369 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.795    -1.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.582 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.389     0.807    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X15Y168        LUT1 (Prop_lut1_I0_O)        0.124     0.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.495     1.426    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X17Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.006    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.120    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.234    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.348 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.348    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.682 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.682    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr17
    SLICE_X17Y172        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.668     6.369    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y172        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/C
                         clock pessimism              0.572     6.941    
                         clock uncertainty           -0.074     6.867    
    SLICE_X17Y172        FDCE (Setup_fdce_C_D)        0.062     6.929    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.815ns (49.068%)  route 1.884ns (50.932%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 6.369 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.795    -1.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.582 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.389     0.807    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X15Y168        LUT1 (Prop_lut1_I0_O)        0.124     0.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.495     1.426    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X17Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.006    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.120    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.234    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.348 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.348    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.661 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.661    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr19
    SLICE_X17Y172        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.668     6.369    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y172        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/C
                         clock pessimism              0.572     6.941    
                         clock uncertainty           -0.074     6.867    
    SLICE_X17Y172        FDCE (Setup_fdce_C_D)        0.062     6.929    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.741ns (48.029%)  route 1.884ns (51.971%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 6.369 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.795    -1.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.582 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.389     0.807    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X15Y168        LUT1 (Prop_lut1_I0_O)        0.124     0.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.495     1.426    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X17Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.006    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.120    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.234    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.348 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.348    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.587 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.587    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr18
    SLICE_X17Y172        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.668     6.369    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y172        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18/C
                         clock pessimism              0.572     6.941    
                         clock uncertainty           -0.074     6.867    
    SLICE_X17Y172        FDCE (Setup_fdce_C_D)        0.062     6.929    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.725ns (47.798%)  route 1.884ns (52.202%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 6.369 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.795    -1.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.582 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.389     0.807    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X15Y168        LUT1 (Prop_lut1_I0_O)        0.124     0.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.495     1.426    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X17Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.006    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.120    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.234    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.348 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.348    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.571 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.571    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr16
    SLICE_X17Y172        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.668     6.369    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y172        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16/C
                         clock pessimism              0.572     6.941    
                         clock uncertainty           -0.074     6.867    
    SLICE_X17Y172        FDCE (Setup_fdce_C_D)        0.062     6.929    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16
  -------------------------------------------------------------------
                         required time                          6.929    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.722ns (47.755%)  route 1.884ns (52.245%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 6.371 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.038ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.795    -1.038    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.582 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.389     0.807    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X15Y168        LUT1 (Prop_lut1_I0_O)        0.124     0.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.495     1.426    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X17Y168        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.006    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.120 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.120    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.234 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.234    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.568 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.568    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr13
    SLICE_X17Y171        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.670     6.371    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y171        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
                         clock pessimism              0.572     6.943    
                         clock uncertainty           -0.074     6.869    
    SLICE_X17Y171        FDCE (Setup_fdce_C_D)        0.062     6.931    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -2.568    
  -------------------------------------------------------------------
                         slack                                  4.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.669    -0.308    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.056    -0.111    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X5Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.943    -0.690    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism              0.382    -0.308    
    SLICE_X5Y177         FDRE (Hold_fdre_C_D)         0.078    -0.230    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.672    -0.305    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_5/Q
                         net (fo=2, routed)           0.056    -0.108    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[5]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.947    -0.686    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                         clock pessimism              0.381    -0.305    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.076    -0.229    SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.672    -0.305    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_1/Q
                         net (fo=1, routed)           0.056    -0.108    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[1]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.947    -0.686    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                         clock pessimism              0.381    -0.305    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.075    -0.230    SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.672    -0.305    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/Q
                         net (fo=1, routed)           0.056    -0.108    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[3]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.947    -0.686    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                         clock pessimism              0.381    -0.305    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.071    -0.234    SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.672    -0.305    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.141    -0.164 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_7/Q
                         net (fo=2, routed)           0.067    -0.097    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[7]
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.947    -0.686    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y169         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                         clock pessimism              0.381    -0.305    
    SLICE_X3Y169         FDRE (Hold_fdre_C_D)         0.078    -0.227    SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.637    -0.340    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y174        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDCE (Prop_fdce_C_Q)         0.141    -0.199 r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/Q
                         net (fo=2, routed)           0.067    -0.132    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe[0]
    SLICE_X17Y174        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.910    -0.723    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y174        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
                         clock pessimism              0.383    -0.340    
    SLICE_X17Y174        FDCE (Hold_fdce_C_D)         0.071    -0.269    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.667    -0.310    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.169 f  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_8/Q
                         net (fo=2, routed)           0.099    -0.070    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[8]
    SLICE_X6Y173         LUT6 (Prop_lut6_I0_O)        0.045    -0.025 r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o12/O
                         net (fo=1, routed)           0.000    -0.025    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o
    SLICE_X6Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.941    -0.692    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y173         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/C
                         clock pessimism              0.395    -0.297    
    SLICE_X6Y173         FDRE (Hold_fdre_C_D)         0.120    -0.177    SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.669    -0.308    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y172         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDCE (Prop_fdce_C_Q)         0.141    -0.167 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_7/Q
                         net (fo=1, routed)           0.117    -0.050    SiTCP/SiTCP/GMII/GMII_TXBUF/orLen[7]
    SLICE_X2Y172         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.944    -0.689    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y172         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/C
                         clock pessimism              0.418    -0.271    
    SLICE_X2Y172         FDRE (Hold_fdre_C_D)         0.059    -0.212    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.310ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.667    -0.310    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y176         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDCE (Prop_fdce_C_Q)         0.141    -0.169 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           0.106    -0.063    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X7Y176         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.941    -0.692    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y176         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
                         clock pessimism              0.395    -0.297    
    SLICE_X7Y176         FDCE (Hold_fdce_C_D)         0.071    -0.226    SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.669    -0.308    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/Q
                         net (fo=1, routed)           0.112    -0.055    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[5]
    SLICE_X5Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.943    -0.690    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y177         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                         clock pessimism              0.395    -0.295    
    SLICE_X5Y177         FDRE (Hold_fdre_C_D)         0.076    -0.219    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SYSCLK0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y68     SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y68     SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y70     SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y71     SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   BUFGCTRL_CLK0/I1
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   SYSCLK0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y155    GMII_ODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X5Y172     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X5Y172     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y169     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y169     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y169     SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y169     SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y169     SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y169     SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y168     SiTCP/SiTCP/GMII/GMII_TXCNT/ipgOk/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y169     SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y169     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y169     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y172     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y172     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y172     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y172     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y173     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y172     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y172     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y172     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SYSCLK0
  To Clock:  clk_out3_SYSCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SYSCLK0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21   SYSCLK0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK2
  To Clock:  clk_out1_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SYSCLK2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    SYSCLK2/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SYSCLK2
  To Clock:  clk_out2_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SYSCLK2
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    SYSCLK2/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X0Y16     ADC_CLK_ODDR_1/C
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y52     ADC_CLK_ODDR_2/C
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y108    ADC_CLK_ODDR_3/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SYSCLK2
  To Clock:  clkfbout_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SYSCLK2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    SYSCLK2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SYSCLK0
  To Clock:  clkfbout_SYSCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SYSCLK0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         12.500      10.345     BUFGCTRL_X0Y20   SYSCLK0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 2.032ns (31.640%)  route 4.390ns (68.360%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 36.466 - 33.000 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.419     4.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.454     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.293     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.032     7.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.326     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.908     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.150     8.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.997     9.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.332    10.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599    36.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.381    36.847    
                         clock uncertainty           -0.035    36.812    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.031    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.843    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                 26.533    

Slack (MET) :             26.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 2.032ns (32.089%)  route 4.300ns (67.911%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 36.465 - 33.000 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.419     4.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.454     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.293     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.032     7.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.326     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.908     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.150     8.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.908     9.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.332    10.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.598    36.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y87          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.381    36.846    
                         clock uncertainty           -0.035    36.811    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.029    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 26.620    

Slack (MET) :             26.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 2.032ns (32.266%)  route 4.266ns (67.734%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.419     4.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.454     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.293     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.032     7.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.326     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.908     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.150     8.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.873     9.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.332    10.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.381    36.848    
                         clock uncertainty           -0.035    36.813    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.029    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.842    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                 26.657    

Slack (MET) :             26.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 2.032ns (32.303%)  route 4.258ns (67.697%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.419     4.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.454     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.293     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.032     7.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.326     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.908     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.150     8.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.865     9.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.332    10.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y89          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.381    36.848    
                         clock uncertainty           -0.035    36.813    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.031    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.844    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 26.666    

Slack (MET) :             26.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.032ns (32.774%)  route 4.168ns (67.226%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 36.466 - 33.000 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.419     4.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.454     5.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.293     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17/O
                         net (fo=2, routed)           1.032     7.085    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[15]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.326     7.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.908     8.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.150     8.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.775     9.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.332    10.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599    36.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y88          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.381    36.847    
                         clock uncertainty           -0.035    36.812    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.029    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.841    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                 26.754    

Slack (MET) :             26.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.952ns (16.829%)  route 4.705ns (83.171%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 36.470 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.935     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.125     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.566     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.934     9.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X0Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.603    36.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X0Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.397    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    36.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.403    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                 26.857    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.952ns (17.286%)  route 4.555ns (82.714%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.935     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.125     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.566     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.784     9.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X1Y101         FDRE (Setup_fdre_C_R)       -0.429    36.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.296    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 26.900    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.952ns (17.286%)  route 4.555ns (82.714%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.935     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.125     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.566     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.784     9.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X1Y101         FDRE (Setup_fdre_C_R)       -0.429    36.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.296    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 26.900    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.952ns (17.286%)  route 4.555ns (82.714%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.935     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.125     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.566     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.784     9.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X1Y101         FDRE (Setup_fdre_C_R)       -0.429    36.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.296    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 26.900    

Slack (MET) :             26.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 0.952ns (17.286%)  route 4.555ns (82.714%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.935     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.124     6.673 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.125     7.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.566     8.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X1Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.784     9.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X1Y101         FDRE (Setup_fdre_C_R)       -0.429    36.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.296    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 26.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X3Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.124     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X2Y113         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y113         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.393     1.463    
    SLICE_X2Y113         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X3Y115         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X2Y115         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.866     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X2Y115         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.392     1.463    
    SLICE_X2Y115         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.868%)  route 0.131ns (48.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X4Y114         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.131     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X2Y114         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X2Y114         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.368     1.488    
    SLICE_X2Y114         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X3Y115         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.112     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X2Y115         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.866     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X2Y115         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.392     1.463    
    SLICE_X2Y115         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.056     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X1Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.406     1.450    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.076     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X1Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X1Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X1Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.407     1.454    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.075     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.991%)  route 0.304ns (62.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X0Y103         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.304     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.045     1.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1
    SLICE_X0Y98          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.876     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y98          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.134     1.730    
    SLICE_X0Y98          FDPE (Hold_fdpe_C_D)         0.091     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.197     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X2Y113         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y113         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.391     1.465    
    SLICE_X2Y113         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.197     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X2Y113         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y113         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.391     1.465    
    SLICE_X2Y113         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.383%)  route 0.197ns (60.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y113         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.197     1.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X2Y113         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y113         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.391     1.465    
    SLICE_X2Y113         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y104   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y102   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y103   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y103   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y102   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y102   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y102   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y100   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y100   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y114   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y113   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y115   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y115   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 LOC_REG/x76_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.901ns  (logic 0.456ns (5.123%)  route 8.444ns (94.877%))
  Logic Levels:           0  
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 6245.822 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 6236.056 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.625  6236.056    LOC_REG/CLK
    SLICE_X32Y106        FDCE                                         r  LOC_REG/x76_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.456  6236.512 r  LOC_REG/x76_Reg_reg[1]/Q
                         net (fo=4, routed)           8.444  6244.956    ADC1_IF/adc/inst/tap_1[1]
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.747  6245.822    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000  6245.822    
                         clock uncertainty           -0.172  6245.650    
    IDELAY_X0Y34         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.548    ADC1_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.548    
                         arrival time                       -6244.956    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 LOC_REG/x7B_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.840ns  (logic 0.518ns (5.860%)  route 8.322ns (94.140%))
  Logic Levels:           0  
  Clock Path Skew:        4.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 6245.828 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.422ns = ( 6236.078 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.647  6236.078    LOC_REG/CLK
    SLICE_X14Y99         FDCE                                         r  LOC_REG/x7B_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.518  6236.596 r  LOC_REG/x7B_Reg_reg[2]/Q
                         net (fo=4, routed)           8.322  6244.918    ADC1_IF/adc/inst/tap_6[2]
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752  6245.827    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000  6245.827    
                         clock uncertainty           -0.172  6245.655    
    IDELAY_X0Y42         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.553    ADC1_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.553    
                         arrival time                       -6244.918    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.806ns  (logic 0.518ns (5.882%)  route 8.288ns (94.118%))
  Logic Levels:           0  
  Clock Path Skew:        4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 6245.813 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X12Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDCE (Prop_fdce_C_Q)         0.518  6236.579 r  LOC_REG/x75_Reg_reg[1]/Q
                         net (fo=4, routed)           8.288  6244.867    ADC1_IF/adc/inst/tap_fco_1[1]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.738  6245.813    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.813    
                         clock uncertainty           -0.172  6245.641    
    IDELAY_X0Y26         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.539    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.539    
                         arrival time                       -6244.867    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.802ns  (logic 0.456ns (5.180%)  route 8.346ns (94.820%))
  Logic Levels:           0  
  Clock Path Skew:        4.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.438ns = ( 6236.062 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.631  6236.062    LOC_REG/CLK
    SLICE_X15Y100        FDCE                                         r  LOC_REG/x7D_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.456  6236.518 r  LOC_REG/x7D_Reg_reg[1]/Q
                         net (fo=4, routed)           8.346  6244.864    ADC1_IF/adc/inst/tap_8[1]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.864    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.777ns  (logic 0.518ns (5.902%)  route 8.259ns (94.098%))
  Logic Levels:           0  
  Clock Path Skew:        4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 6245.813 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X12Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDCE (Prop_fdce_C_Q)         0.518  6236.579 r  LOC_REG/x75_Reg_reg[3]/Q
                         net (fo=4, routed)           8.259  6244.838    ADC1_IF/adc/inst/tap_fco_1[3]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.738  6245.813    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.813    
                         clock uncertainty           -0.172  6245.641    
    IDELAY_X0Y26         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.539    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.539    
                         arrival time                       -6244.838    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.598ns  (logic 0.478ns (5.559%)  route 8.120ns (94.441%))
  Logic Levels:           0  
  Clock Path Skew:        4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 6245.823 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X30Y107        FDCE                                         r  LOC_REG/x78_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDCE (Prop_fdce_C_Q)         0.478  6236.533 r  LOC_REG/x78_Reg_reg[4]/Q
                         net (fo=4, routed)           8.120  6244.653    ADC1_IF/adc/inst/tap_3[4]
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.748  6245.823    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.823    
                         clock uncertainty           -0.172  6245.651    
    IDELAY_X0Y36         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.279  6245.372    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.373    
                         arrival time                       -6244.653    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.758ns  (logic 0.456ns (5.207%)  route 8.302ns (94.793%))
  Logic Levels:           0  
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 6245.827 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X13Y106        FDCE                                         r  LOC_REG/x7A_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDCE (Prop_fdce_C_Q)         0.456  6236.517 r  LOC_REG/x7A_Reg_reg[4]/Q
                         net (fo=4, routed)           8.302  6244.819    ADC1_IF/adc/inst/tap_5[4]
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.751  6245.826    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.826    
                         clock uncertainty           -0.172  6245.654    
    IDELAY_X0Y40         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.552    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.552    
                         arrival time                       -6244.819    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.746ns  (logic 0.518ns (5.923%)  route 8.228ns (94.077%))
  Logic Levels:           0  
  Clock Path Skew:        4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 6245.823 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X30Y107        FDCE                                         r  LOC_REG/x78_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDCE (Prop_fdce_C_Q)         0.518  6236.573 r  LOC_REG/x78_Reg_reg[0]/Q
                         net (fo=4, routed)           8.228  6244.801    ADC1_IF/adc/inst/tap_3[0]
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.748  6245.823    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.823    
                         clock uncertainty           -0.172  6245.651    
    IDELAY_X0Y36         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.549    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.549    
                         arrival time                       -6244.801    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.709ns  (logic 0.518ns (5.948%)  route 8.191ns (94.052%))
  Logic Levels:           0  
  Clock Path Skew:        4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 6245.813 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X12Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDCE (Prop_fdce_C_Q)         0.518  6236.579 r  LOC_REG/x75_Reg_reg[0]/Q
                         net (fo=4, routed)           8.191  6244.770    ADC1_IF/adc/inst/tap_fco_1[0]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.738  6245.813    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.813    
                         clock uncertainty           -0.172  6245.641    
    IDELAY_X0Y26         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.539    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.539    
                         arrival time                       -6244.770    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.688ns  (logic 0.518ns (5.962%)  route 8.170ns (94.038%))
  Logic Levels:           0  
  Clock Path Skew:        4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 6245.823 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X30Y107        FDCE                                         r  LOC_REG/x78_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDCE (Prop_fdce_C_Q)         0.518  6236.573 r  LOC_REG/x78_Reg_reg[2]/Q
                         net (fo=4, routed)           8.170  6244.743    ADC1_IF/adc/inst/tap_3[2]
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.748  6245.823    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.823    
                         clock uncertainty           -0.172  6245.651    
    IDELAY_X0Y36         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.549    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.549    
                         arrival time                       -6244.743    
  -------------------------------------------------------------------
                         slack                                  0.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 0.418ns (7.424%)  route 5.212ns (92.576%))
  Logic Levels:           0  
  Clock Path Skew:        5.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X12Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDCE (Prop_fdce_C_Q)         0.418    -1.597 r  LOC_REG/x75_Reg_reg[2]/Q
                         net (fo=4, routed)           5.212     3.615    ADC1_IF/adc/inst/tap_fco_1[2]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.777     3.250    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.250    
                         clock uncertainty            0.172     3.423    
    IDELAY_X0Y26         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.561    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.418ns (7.367%)  route 5.256ns (92.633%))
  Logic Levels:           0  
  Clock Path Skew:        5.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X14Y103        FDCE                                         r  LOC_REG/x7C_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.418    -1.597 r  LOC_REG/x7C_Reg_reg[1]/Q
                         net (fo=4, routed)           5.256     3.658    ADC1_IF/adc/inst/tap_7[1]
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.784     3.257    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.257    
                         clock uncertainty            0.172     3.430    
    IDELAY_X0Y18         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.568    ADC1_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.568    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 LOC_REG/x7B_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 0.418ns (7.337%)  route 5.279ns (92.663%))
  Logic Levels:           0  
  Clock Path Skew:        5.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    -1.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.525    -1.997    LOC_REG/CLK
    SLICE_X14Y99         FDCE                                         r  LOC_REG/x7B_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.418    -1.579 r  LOC_REG/x7B_Reg_reg[4]/Q
                         net (fo=4, routed)           5.279     3.699    ADC1_IF/adc/inst/tap_6[4]
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.794     3.267    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000     3.267    
                         clock uncertainty            0.172     3.440    
    IDELAY_X0Y42         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.138     3.578    ADC1_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.699    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.367ns (6.399%)  route 5.368ns (93.601%))
  Logic Levels:           0  
  Clock Path Skew:        5.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.503    -2.020    LOC_REG/CLK
    SLICE_X31Y108        FDCE                                         r  LOC_REG/x7A_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.367    -1.653 r  LOC_REG/x7A_Reg_reg[1]/Q
                         net (fo=4, routed)           5.368     3.715    ADC1_IF/adc/inst/tap_5[1]
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.793     3.266    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.266    
                         clock uncertainty            0.172     3.439    
    IDELAY_X0Y40         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.577    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 0.367ns (6.374%)  route 5.391ns (93.626%))
  Logic Levels:           0  
  Clock Path Skew:        5.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.503    -2.020    LOC_REG/CLK
    SLICE_X31Y108        FDCE                                         r  LOC_REG/x7A_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.367    -1.653 r  LOC_REG/x7A_Reg_reg[3]/Q
                         net (fo=4, routed)           5.391     3.738    ADC1_IF/adc/inst/tap_5[3]
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.793     3.266    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.266    
                         clock uncertainty            0.172     3.439    
    IDELAY_X0Y40         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.577    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.418ns (7.241%)  route 5.355ns (92.759%))
  Logic Levels:           0  
  Clock Path Skew:        5.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.503    -2.020    LOC_REG/CLK
    SLICE_X30Y108        FDCE                                         r  LOC_REG/x76_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDCE (Prop_fdce_C_Q)         0.418    -1.602 r  LOC_REG/x76_Reg_reg[2]/Q
                         net (fo=4, routed)           5.355     3.753    ADC1_IF/adc/inst/tap_1[2]
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.788     3.261    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.261    
                         clock uncertainty            0.172     3.434    
    IDELAY_X0Y34         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.572    ADC1_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.367ns (6.314%)  route 5.446ns (93.686%))
  Logic Levels:           0  
  Clock Path Skew:        5.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.503    -2.020    LOC_REG/CLK
    SLICE_X31Y108        FDCE                                         r  LOC_REG/x7A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.367    -1.653 r  LOC_REG/x7A_Reg_reg[0]/Q
                         net (fo=4, routed)           5.446     3.793    ADC1_IF/adc/inst/tap_5[0]
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.793     3.266    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.266    
                         clock uncertainty            0.172     3.439    
    IDELAY_X0Y40         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.577    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.793    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.418ns (7.130%)  route 5.445ns (92.870%))
  Logic Levels:           0  
  Clock Path Skew:        5.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X14Y103        FDCE                                         r  LOC_REG/x7C_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.418    -1.597 r  LOC_REG/x7C_Reg_reg[3]/Q
                         net (fo=4, routed)           5.445     3.847    ADC1_IF/adc/inst/tap_7[3]
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.784     3.257    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.257    
                         clock uncertainty            0.172     3.430    
    IDELAY_X0Y18         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.568    ADC1_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.568    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.367ns (6.244%)  route 5.511ns (93.756%))
  Logic Levels:           0  
  Clock Path Skew:        5.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.509    -2.014    LOC_REG/CLK
    SLICE_X15Y100        FDCE                                         r  LOC_REG/x7D_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.367    -1.647 r  LOC_REG/x7D_Reg_reg[2]/Q
                         net (fo=4, routed)           5.511     3.864    ADC1_IF/adc/inst/tap_8[2]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.796     3.269    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.269    
                         clock uncertainty            0.172     3.442    
    IDELAY_X0Y48         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.580    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.385ns (6.699%)  route 5.362ns (93.301%))
  Logic Levels:           0  
  Clock Path Skew:        5.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.507    -2.016    LOC_REG/CLK
    SLICE_X14Y107        FDCE                                         r  LOC_REG/x79_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.385    -1.631 r  LOC_REG/x79_Reg_reg[4]/Q
                         net (fo=4, routed)           5.362     3.731    ADC1_IF/adc/inst/tap_4[4]
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.268    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.172     3.441    
    IDELAY_X0Y44         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.000     3.441    ADC1_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.660ns  (logic 0.478ns (5.520%)  route 8.182ns (94.480%))
  Logic Levels:           0  
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X30Y107        FDCE                                         r  LOC_REG/x78_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDCE (Prop_fdce_C_Q)         0.478  6236.533 r  LOC_REG/x78_Reg_reg[4]/Q
                         net (fo=4, routed)           8.182  6244.714    ADC2_IF/adc/inst/tap_3[4]
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y90         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.279  6245.400    ADC2_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.400    
                         arrival time                       -6244.714    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.809ns  (logic 0.518ns (5.880%)  route 8.291ns (94.120%))
  Logic Levels:           0  
  Clock Path Skew:        4.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X12Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.518  6236.579 r  LOC_REG/x77_Reg_reg[1]/Q
                         net (fo=4, routed)           8.291  6244.870    ADC2_IF/adc/inst/tap_2[1]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y96         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.579    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6244.870    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 LOC_REG/x7C_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.690ns  (logic 0.518ns (5.961%)  route 8.172ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X14Y103        FDCE                                         r  LOC_REG/x7C_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518  6236.579 r  LOC_REG/x7C_Reg_reg[3]/Q
                         net (fo=4, routed)           8.172  6244.750    ADC2_IF/adc/inst/tap_7[3]
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y60         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.577    ADC2_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.577    
                         arrival time                       -6244.750    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 LOC_REG/x73_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[2].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.678ns  (logic 0.580ns (6.684%)  route 8.098ns (93.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.441ns = ( 6236.059 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.628  6236.059    LOC_REG/CLK
    SLICE_X13Y110        FDCE                                         r  LOC_REG/x73_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDCE (Prop_fdce_C_Q)         0.456  6236.515 r  LOC_REG/x73_Reg_reg[0]/Q
                         net (fo=4, routed)           3.533  6240.047    ADC2_IF/in_delay_reset_2[0]
    SLICE_X86Y129        LUT4 (Prop_lut4_I1_O)        0.124  6240.171 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           4.565  6244.736    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y60         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.582    ADC2_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.582    
                         arrival time                       -6244.737    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.450ns  (logic 0.478ns (5.657%)  route 7.972ns (94.343%))
  Logic Levels:           0  
  Clock Path Skew:        4.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6245.848 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.440ns = ( 6236.060 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.629  6236.060    LOC_REG/CLK
    SLICE_X14Y107        FDCE                                         r  LOC_REG/x79_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.478  6236.538 r  LOC_REG/x79_Reg_reg[4]/Q
                         net (fo=4, routed)           7.972  6244.510    ADC2_IF/adc/inst/tap_4[4]
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.848    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.848    
                         clock uncertainty           -0.172  6245.675    
    IDELAY_X1Y86         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.273  6245.402    ADC2_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.403    
                         arrival time                       -6244.510    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 LOC_REG/x73_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.631ns  (logic 0.580ns (6.720%)  route 8.051ns (93.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.441ns = ( 6236.059 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.628  6236.059    LOC_REG/CLK
    SLICE_X13Y110        FDCE                                         r  LOC_REG/x73_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDCE (Prop_fdce_C_Q)         0.456  6236.515 r  LOC_REG/x73_Reg_reg[0]/Q
                         net (fo=4, routed)           3.533  6240.047    ADC2_IF/in_delay_reset_2[0]
    SLICE_X86Y129        LUT4 (Prop_lut4_I1_O)        0.124  6240.171 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           4.518  6244.690    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.583    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.584    
                         arrival time                       -6244.690    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 LOC_REG/x73_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.622ns  (logic 0.580ns (6.727%)  route 8.042ns (93.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.441ns = ( 6236.059 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.628  6236.059    LOC_REG/CLK
    SLICE_X13Y110        FDCE                                         r  LOC_REG/x73_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDCE (Prop_fdce_C_Q)         0.456  6236.515 r  LOC_REG/x73_Reg_reg[0]/Q
                         net (fo=4, routed)           3.533  6240.047    ADC2_IF/in_delay_reset_2[0]
    SLICE_X86Y129        LUT4 (Prop_lut4_I1_O)        0.124  6240.171 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           4.509  6244.680    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y96         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.583    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.584    
                         arrival time                       -6244.680    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.530ns  (logic 0.456ns (5.346%)  route 8.074ns (94.654%))
  Logic Levels:           0  
  Clock Path Skew:        4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 6245.841 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X31Y108        FDCE                                         r  LOC_REG/x7A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.456  6236.511 r  LOC_REG/x7A_Reg_reg[0]/Q
                         net (fo=4, routed)           8.074  6244.585    ADC2_IF/adc/inst/tap_5[0]
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753  6245.841    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.841    
                         clock uncertainty           -0.172  6245.668    
    IDELAY_X1Y78         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.566    ADC2_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.567    
                         arrival time                       -6244.585    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 LOC_REG/x73_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[5].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.524ns  (logic 0.580ns (6.804%)  route 7.944ns (93.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6245.848 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.441ns = ( 6236.059 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.628  6236.059    LOC_REG/CLK
    SLICE_X13Y110        FDCE                                         r  LOC_REG/x73_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDCE (Prop_fdce_C_Q)         0.456  6236.515 r  LOC_REG/x73_Reg_reg[0]/Q
                         net (fo=4, routed)           3.533  6240.047    ADC2_IF/in_delay_reset_2[0]
    SLICE_X86Y129        LUT4 (Prop_lut4_I1_O)        0.124  6240.171 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           4.411  6244.583    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.848    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.848    
                         clock uncertainty           -0.172  6245.675    
    IDELAY_X1Y86         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.578    ADC2_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6244.583    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.496ns  (logic 0.456ns (5.367%)  route 8.040ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        4.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.438ns = ( 6236.062 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.631  6236.062    LOC_REG/CLK
    SLICE_X15Y100        FDCE                                         r  LOC_REG/x7D_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.456  6236.518 r  LOC_REG/x7D_Reg_reg[2]/Q
                         net (fo=4, routed)           8.040  6244.558    ADC2_IF/adc/inst/tap_8[2]
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.579    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6244.558    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 0.418ns (7.235%)  route 5.359ns (92.765%))
  Logic Levels:           0  
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X12Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.418    -1.597 r  LOC_REG/x77_Reg_reg[2]/Q
                         net (fo=4, routed)           5.359     3.762    ADC2_IF/adc/inst/tap_2[2]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y96         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.385ns (6.814%)  route 5.265ns (93.186%))
  Logic Levels:           0  
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X12Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.385    -1.630 r  LOC_REG/x77_Reg_reg[4]/Q
                         net (fo=4, routed)           5.265     3.635    ADC2_IF/adc/inst/tap_2[4]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y96         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.000     3.467    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.418ns (7.194%)  route 5.393ns (92.806%))
  Logic Levels:           0  
  Clock Path Skew:        5.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.503    -2.020    LOC_REG/CLK
    SLICE_X30Y107        FDCE                                         r  LOC_REG/x78_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDCE (Prop_fdce_C_Q)         0.418    -1.602 r  LOC_REG/x78_Reg_reg[0]/Q
                         net (fo=4, routed)           5.393     3.790    ADC2_IF/adc/inst/tap_3[0]
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.293    
                         clock uncertainty            0.172     3.465    
    IDELAY_X1Y90         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.603    ADC2_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.367ns (6.306%)  route 5.453ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        5.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X32Y106        FDCE                                         r  LOC_REG/x76_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x76_Reg_reg[1]/Q
                         net (fo=4, routed)           5.453     3.801    ADC2_IF/adc/inst/tap_1[1]
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.296    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.296    
                         clock uncertainty            0.172     3.468    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.606    ADC2_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 0.385ns (6.775%)  route 5.297ns (93.225%))
  Logic Levels:           0  
  Clock Path Skew:        5.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X14Y103        FDCE                                         r  LOC_REG/x7C_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.385    -1.630 r  LOC_REG/x7C_Reg_reg[4]/Q
                         net (fo=4, routed)           5.297     3.667    ADC2_IF/adc/inst/tap_7[4]
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.293    
                         clock uncertainty            0.172     3.465    
    IDELAY_X1Y60         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.000     3.465    ADC2_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.465    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.418ns (7.114%)  route 5.458ns (92.886%))
  Logic Levels:           0  
  Clock Path Skew:        5.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X14Y103        FDCE                                         r  LOC_REG/x7C_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.418    -1.597 r  LOC_REG/x7C_Reg_reg[2]/Q
                         net (fo=4, routed)           5.458     3.861    ADC2_IF/adc/inst/tap_7[2]
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.807     3.293    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.293    
                         clock uncertainty            0.172     3.465    
    IDELAY_X1Y60         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.603    ADC2_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 0.418ns (7.105%)  route 5.465ns (92.895%))
  Logic Levels:           0  
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X12Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.418    -1.597 r  LOC_REG/x77_Reg_reg[0]/Q
                         net (fo=4, routed)           5.465     3.868    ADC2_IF/adc/inst/tap_2[0]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y96         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 0.418ns (7.096%)  route 5.473ns (92.904%))
  Logic Levels:           0  
  Clock Path Skew:        5.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.503    -2.020    LOC_REG/CLK
    SLICE_X30Y108        FDCE                                         r  LOC_REG/x76_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDCE (Prop_fdce_C_Q)         0.418    -1.602 r  LOC_REG/x76_Reg_reg[3]/Q
                         net (fo=4, routed)           5.473     3.871    ADC2_IF/adc/inst/tap_1[3]
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.296    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.296    
                         clock uncertainty            0.172     3.468    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.606    ADC2_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 LOC_REG/x7B_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.418ns (7.103%)  route 5.467ns (92.897%))
  Logic Levels:           0  
  Clock Path Skew:        5.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X12Y104        FDCE                                         r  LOC_REG/x7B_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDCE (Prop_fdce_C_Q)         0.418    -1.597 r  LOC_REG/x7B_Reg_reg[1]/Q
                         net (fo=4, routed)           5.467     3.870    ADC2_IF/adc/inst/tap_6[1]
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000     3.290    
                         clock uncertainty            0.172     3.462    
    IDELAY_X1Y64         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.600    ADC2_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.367ns (6.194%)  route 5.558ns (93.806%))
  Logic Levels:           0  
  Clock Path Skew:        5.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.509    -2.014    LOC_REG/CLK
    SLICE_X15Y100        FDCE                                         r  LOC_REG/x7D_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.367    -1.647 r  LOC_REG/x7D_Reg_reg[0]/Q
                         net (fo=4, routed)           5.558     3.911    ADC2_IF/adc/inst/tap_8[0]
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y56         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.044ns  (logic 0.518ns (5.728%)  route 8.526ns (94.272%))
  Logic Levels:           0  
  Clock Path Skew:        4.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X12Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.518  6236.579 r  LOC_REG/x77_Reg_reg[1]/Q
                         net (fo=4, routed)           8.526  6245.104    ADC3_IF/adc/inst/tap_2[1]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.531    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.531    
                         arrival time                       -6245.104    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.684ns  (logic 0.478ns (5.504%)  route 8.206ns (94.496%))
  Logic Levels:           0  
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X30Y107        FDCE                                         r  LOC_REG/x78_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y107        FDCE (Prop_fdce_C_Q)         0.478  6236.533 r  LOC_REG/x78_Reg_reg[4]/Q
                         net (fo=4, routed)           8.206  6244.739    ADC3_IF/adc/inst/tap_3[4]
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y144        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.279  6245.354    ADC3_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.354    
                         arrival time                       -6244.739    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.800ns  (logic 0.518ns (5.887%)  route 8.282ns (94.113%))
  Logic Levels:           0  
  Clock Path Skew:        4.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6245.804 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.440ns = ( 6236.060 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.629  6236.060    LOC_REG/CLK
    SLICE_X14Y107        FDCE                                         r  LOC_REG/x79_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.518  6236.578 r  LOC_REG/x79_Reg_reg[3]/Q
                         net (fo=4, routed)           8.282  6244.859    ADC3_IF/adc/inst/tap_4[3]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764  6245.804    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.804    
                         clock uncertainty           -0.172  6245.632    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.530    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.530    
                         arrival time                       -6244.859    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.601ns  (logic 0.478ns (5.558%)  route 8.123ns (94.442%))
  Logic Levels:           0  
  Clock Path Skew:        4.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X12Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.478  6236.539 r  LOC_REG/x77_Reg_reg[4]/Q
                         net (fo=4, routed)           8.123  6244.661    ADC3_IF/adc/inst/tap_2[4]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.273  6245.360    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.360    
                         arrival time                       -6244.662    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.748ns  (logic 0.518ns (5.922%)  route 8.230ns (94.078%))
  Logic Levels:           0  
  Clock Path Skew:        4.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X14Y105        FDCE                                         r  LOC_REG/x7D_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.518  6236.579 r  LOC_REG/x7D_Reg_reg[4]/Q
                         net (fo=4, routed)           8.230  6244.808    ADC3_IF/adc/inst/tap_8[4]
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y106        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.531    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.531    
                         arrival time                       -6244.809    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.556ns  (logic 0.478ns (5.586%)  route 8.078ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        4.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 6245.793 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X12Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDCE (Prop_fdce_C_Q)         0.478  6236.539 r  LOC_REG/x75_Reg_reg[4]/Q
                         net (fo=4, routed)           8.078  6244.617    ADC3_IF/adc/inst/tap_fco_1[4]
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753  6245.793    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.793    
                         clock uncertainty           -0.172  6245.621    
    IDELAY_X1Y128        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.273  6245.348    ADC3_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.348    
                         arrival time                       -6244.618    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.740ns  (logic 0.456ns (5.217%)  route 8.284ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        4.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6245.800 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X31Y108        FDCE                                         r  LOC_REG/x7A_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDCE (Prop_fdce_C_Q)         0.456  6236.511 r  LOC_REG/x7A_Reg_reg[3]/Q
                         net (fo=4, routed)           8.284  6244.795    ADC3_IF/adc/inst/tap_5[3]
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.800    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.800    
                         clock uncertainty           -0.172  6245.627    
    IDELAY_X1Y136        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.525    ADC3_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.526    
                         arrival time                       -6244.795    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.739ns  (logic 0.518ns (5.928%)  route 8.221ns (94.072%))
  Logic Levels:           0  
  Clock Path Skew:        4.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X14Y105        FDCE                                         r  LOC_REG/x7D_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_fdce_C_Q)         0.518  6236.579 r  LOC_REG/x7D_Reg_reg[3]/Q
                         net (fo=4, routed)           8.221  6244.799    ADC3_IF/adc/inst/tap_8[3]
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y106        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.531    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.531    
                         arrival time                       -6244.800    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 LOC_REG/x7C_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.727ns  (logic 0.518ns (5.936%)  route 8.209ns (94.064%))
  Logic Levels:           0  
  Clock Path Skew:        4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 6245.795 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.439ns = ( 6236.061 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630  6236.061    LOC_REG/CLK
    SLICE_X14Y103        FDCE                                         r  LOC_REG/x7C_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.518  6236.579 r  LOC_REG/x7C_Reg_reg[2]/Q
                         net (fo=4, routed)           8.209  6244.788    ADC3_IF/adc/inst/tap_7[2]
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.755  6245.795    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.795    
                         clock uncertainty           -0.172  6245.623    
    IDELAY_X1Y118        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.521    ADC3_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.521    
                         arrival time                       -6244.788    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.705ns  (logic 0.518ns (5.951%)  route 8.187ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        4.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6245.804 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.440ns = ( 6236.060 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.629  6236.060    LOC_REG/CLK
    SLICE_X14Y107        FDCE                                         r  LOC_REG/x79_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.518  6236.578 r  LOC_REG/x79_Reg_reg[1]/Q
                         net (fo=4, routed)           8.187  6244.765    ADC3_IF/adc/inst/tap_4[1]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764  6245.804    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.804    
                         clock uncertainty           -0.172  6245.632    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.530    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.530    
                         arrival time                       -6244.765    
  -------------------------------------------------------------------
                         slack                                  0.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.367ns (6.514%)  route 5.267ns (93.486%))
  Logic Levels:           0  
  Clock Path Skew:        5.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.509    -2.014    LOC_REG/CLK
    SLICE_X15Y100        FDCE                                         r  LOC_REG/x7D_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.367    -1.647 r  LOC_REG/x7D_Reg_reg[2]/Q
                         net (fo=4, routed)           5.267     3.620    ADC3_IF/adc/inst/tap_8[2]
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 0.418ns (7.411%)  route 5.222ns (92.589%))
  Logic Levels:           0  
  Clock Path Skew:        5.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X12Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.418    -1.597 r  LOC_REG/x77_Reg_reg[0]/Q
                         net (fo=4, routed)           5.222     3.625    ADC3_IF/adc/inst/tap_2[0]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y146        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 0.385ns (6.924%)  route 5.175ns (93.076%))
  Logic Levels:           0  
  Clock Path Skew:        5.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.507    -2.016    LOC_REG/CLK
    SLICE_X14Y107        FDCE                                         r  LOC_REG/x79_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.385    -1.631 r  LOC_REG/x79_Reg_reg[4]/Q
                         net (fo=4, routed)           5.175     3.544    ADC3_IF/adc/inst/tap_4[4]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.246    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.172     3.418    
    IDELAY_X1Y142        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.000     3.418    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.418ns (7.348%)  route 5.271ns (92.652%))
  Logic Levels:           0  
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.508    -2.015    LOC_REG/CLK
    SLICE_X14Y103        FDCE                                         r  LOC_REG/x7C_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDCE (Prop_fdce_C_Q)         0.418    -1.597 r  LOC_REG/x7C_Reg_reg[1]/Q
                         net (fo=4, routed)           5.271     3.673    ADC3_IF/adc/inst/tap_7[1]
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.798     3.236    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.236    
                         clock uncertainty            0.172     3.408    
    IDELAY_X1Y118        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.546    ADC3_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 0.367ns (6.394%)  route 5.373ns (93.606%))
  Logic Levels:           0  
  Clock Path Skew:        5.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.509    -2.014    LOC_REG/CLK
    SLICE_X15Y100        FDCE                                         r  LOC_REG/x7D_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.367    -1.647 r  LOC_REG/x7D_Reg_reg[1]/Q
                         net (fo=4, routed)           5.373     3.726    ADC3_IF/adc/inst/tap_8[1]
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.418ns (7.267%)  route 5.334ns (92.733%))
  Logic Levels:           0  
  Clock Path Skew:        5.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.507    -2.016    LOC_REG/CLK
    SLICE_X14Y107        FDCE                                         r  LOC_REG/x79_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDCE (Prop_fdce_C_Q)         0.418    -1.598 r  LOC_REG/x79_Reg_reg[2]/Q
                         net (fo=4, routed)           5.334     3.736    ADC3_IF/adc/inst/tap_4[2]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.246    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.172     3.418    
    IDELAY_X1Y142        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.556    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 ADC3_IF/in_delay_reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[8].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.467ns (7.718%)  route 5.584ns (92.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.585    -1.938    ADC3_IF/clk_out1
    SLICE_X86Y129        FDRE                                         r  ADC3_IF/in_delay_reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDRE (Prop_fdre_C_Q)         0.367    -1.571 f  ADC3_IF/in_delay_reset_old_reg/Q
                         net (fo=2, routed)           2.238     0.667    ADC3_IF/in_delay_reset_old
    SLICE_X86Y129        LUT4 (Prop_lut4_I0_O)        0.100     0.767 r  ADC3_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.345     4.112    ADC3_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.248    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty            0.172     3.420    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.561    ADC3_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 ADC3_IF/in_delay_reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.467ns (7.680%)  route 5.614ns (92.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.585    -1.938    ADC3_IF/clk_out1
    SLICE_X86Y129        FDRE                                         r  ADC3_IF/in_delay_reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDRE (Prop_fdre_C_Q)         0.367    -1.571 f  ADC3_IF/in_delay_reset_old_reg/Q
                         net (fo=2, routed)           2.238     0.667    ADC3_IF/in_delay_reset_old
    SLICE_X86Y129        LUT4 (Prop_lut4_I0_O)        0.100     0.767 r  ADC3_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.375     4.142    ADC3_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.246    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.172     3.418    
    IDELAY_X1Y142        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.559    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           4.142    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 ADC3_IF/in_delay_reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.467ns (7.624%)  route 5.658ns (92.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.585    -1.938    ADC3_IF/clk_out1
    SLICE_X86Y129        FDRE                                         r  ADC3_IF/in_delay_reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDRE (Prop_fdre_C_Q)         0.367    -1.571 f  ADC3_IF/in_delay_reset_old_reg/Q
                         net (fo=2, routed)           2.238     0.667    ADC3_IF/in_delay_reset_old
    SLICE_X86Y129        LUT4 (Prop_lut4_I0_O)        0.100     0.767 r  ADC3_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.420     4.187    ADC3_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.560    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 ADC3_IF/in_delay_reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[2].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.467ns (7.614%)  route 5.666ns (92.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.585    -1.938    ADC3_IF/clk_out1
    SLICE_X86Y129        FDRE                                         r  ADC3_IF/in_delay_reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDRE (Prop_fdre_C_Q)         0.367    -1.571 f  ADC3_IF/in_delay_reset_old_reg/Q
                         net (fo=2, routed)           2.238     0.667    ADC3_IF/in_delay_reset_old
    SLICE_X86Y129        LUT4 (Prop_lut4_I0_O)        0.100     0.767 r  ADC3_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.428     4.195    ADC3_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.798     3.236    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.236    
                         clock uncertainty            0.172     3.408    
    IDELAY_X1Y118        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.549    ADC3_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.646    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        5.002ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.698%)  route 0.562ns (57.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.562     0.981    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X23Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)       -0.266     5.983    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.146%)  route 0.489ns (53.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.489     0.908    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X22Y33         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X22Y33         FDRE (Setup_fdre_C_D)       -0.233     6.016    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.016    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.535%)  route 0.568ns (55.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.568     1.024    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X23Y34         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.888ns  (logic 0.456ns (51.335%)  route 0.432ns (48.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.432     0.888    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X22Y33         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X22Y33         FDRE (Setup_fdre_C_D)       -0.093     6.156    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  5.268    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_1
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.802ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.587%)  route 0.758ns (64.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y67                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X73Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.758     1.177    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X72Y67         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X72Y67         FDRE (Setup_fdre_C_D)       -0.270     5.979    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.979    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.907%)  route 0.583ns (56.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y67                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X73Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.583     1.039    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X72Y68         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X72Y68         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.291%)  route 0.574ns (55.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y67                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X73Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.030    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X72Y67         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X72Y67         FDRE (Setup_fdre_C_D)       -0.093     6.156    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.492     0.948    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X72Y69         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X72Y69         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  5.206    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_2
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.953ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.072ns  (logic 0.478ns (44.581%)  route 0.594ns (55.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y135                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X76Y135        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.594     1.072    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X76Y132        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X76Y132        FDRE (Setup_fdre_C_D)       -0.224     6.025    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.147%)  route 0.495ns (50.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y135                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X76Y135        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.495     0.973    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X76Y134        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X76Y134        FDRE (Setup_fdre_C_D)       -0.214     6.035    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.792%)  route 0.544ns (51.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y135                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X76Y135        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.544     1.062    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X76Y134        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X76Y134        FDRE (Setup_fdre_C_D)       -0.047     6.202    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.976ns  (logic 0.518ns (53.064%)  route 0.458ns (46.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y135                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X76Y135        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.458     0.976    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X75Y135        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X75Y135        FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  5.178    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack       31.552ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.180ns  (logic 0.419ns (35.519%)  route 0.761ns (64.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.761     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y106         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                 31.552    

Slack (MET) :             31.598ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.355ns  (logic 0.456ns (33.654%)  route 0.899ns (66.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.899     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X2Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                 31.598    

Slack (MET) :             31.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.313%)  route 0.595ns (58.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.595     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X0Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 31.718    

Slack (MET) :             31.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.252%)  route 0.573ns (57.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.573     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X3Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y112         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 31.741    

Slack (MET) :             31.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.708%)  route 0.612ns (57.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.612     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X3Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y106         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 31.839    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.088%)  route 0.627ns (57.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.627     1.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X2Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y106         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.351%)  route 0.621ns (57.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.621     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X2Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 31.878    

Slack (MET) :             32.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.916ns  (logic 0.456ns (49.798%)  route 0.460ns (50.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.460     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X2Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 32.041    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.522ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.453ns  (logic 0.419ns (28.831%)  route 1.034ns (71.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.034     1.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X0Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)       -0.275     5.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.975    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.099ns  (logic 0.478ns (43.502%)  route 0.621ns (56.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.621     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X1Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.267     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.485%)  route 0.621ns (54.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.621     1.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X0Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.093     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.921ns  (logic 0.478ns (51.882%)  route 0.443ns (48.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.443     0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X1Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.270     5.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.282%)  route 0.578ns (52.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.578     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X0Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)       -0.095     6.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.915ns  (logic 0.478ns (52.244%)  route 0.437ns (47.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.437     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X0Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)       -0.267     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.259%)  route 0.598ns (56.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.598     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X0Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)       -0.093     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.969ns  (logic 0.518ns (53.474%)  route 0.451ns (46.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X2Y106         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.451     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X0Y106         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.095     6.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  5.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        4.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.456ns (39.657%)  route 0.694ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.694     4.503    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X20Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X20Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.456ns (39.657%)  route 0.694ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.694     4.503    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X20Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X20Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.456ns (39.657%)  route 0.694ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.694     4.503    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X20Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X20Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.456ns (39.657%)  route 0.694ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.694     4.503    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X20Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X20Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.456ns (39.657%)  route 0.694ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.694     4.503    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X20Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X20Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.807%)  route 0.690ns (60.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690     4.499    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X21Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.807%)  route 0.690ns (60.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690     4.499    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X21Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.807%)  route 0.690ns (60.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690     4.499    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X21Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.807%)  route 0.690ns (60.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690     4.499    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X21Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.807%)  route 0.690ns (60.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 9.409 - 6.249 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.353    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.456     3.809 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.690     4.499    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y35         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.836     9.409    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y35         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.166     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X21Y35         FDCE (Recov_fdce_C_CLR)     -0.405     9.135    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                  4.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.314 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.440    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y38         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.322     1.203    
    SLICE_X21Y38         FDCE (Remov_fdce_C_CLR)     -0.146     1.057    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.314 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.440    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y38         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.322     1.203    
    SLICE_X21Y38         FDPE (Remov_fdpe_C_PRE)     -0.149     1.054    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.314 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.440    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y38         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.322     1.203    
    SLICE_X21Y38         FDPE (Remov_fdpe_C_PRE)     -0.149     1.054    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.314 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.440    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y38         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.322     1.203    
    SLICE_X21Y38         FDPE (Remov_fdpe_C_PRE)     -0.149     1.054    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.314 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.440    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y38         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.322     1.203    
    SLICE_X21Y38         FDPE (Remov_fdpe_C_PRE)     -0.149     1.054    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.314 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.131     1.445    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X20Y38         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y38         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.322     1.203    
    SLICE_X20Y38         FDCE (Remov_fdce_C_CLR)     -0.146     1.057    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.314 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.131     1.445    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X20Y38         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y38         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.322     1.203    
    SLICE_X20Y38         FDCE (Remov_fdce_C_CLR)     -0.146     1.057    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.314 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.131     1.445    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X20Y38         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y38         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.322     1.203    
    SLICE_X20Y38         FDCE (Remov_fdce_C_CLR)     -0.146     1.057    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.291     1.186    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.314 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.131     1.445    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X20Y38         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.329     1.525    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.322     1.203    
    SLICE_X20Y38         FDPE (Remov_fdpe_C_PRE)     -0.149     1.054    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.214%)  route 0.198ns (60.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.292     1.187    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y38         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDPE (Prop_fdpe_C_Q)         0.128     1.315 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     1.513    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X20Y37         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.327     1.523    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X20Y37         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.322     1.201    
    SLICE_X20Y37         FDPE (Remov_fdpe_C_PRE)     -0.149     1.052    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT_1
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        4.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.419ns (35.310%)  route 0.768ns (64.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.419     3.783 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.768     4.551    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X72Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X72Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X72Y71         FDPE (Recov_fdpe_C_PRE)     -0.534     8.934    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.419ns (35.310%)  route 0.768ns (64.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.419     3.783 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.768     4.551    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X72Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X72Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X72Y71         FDPE (Recov_fdpe_C_PRE)     -0.534     8.934    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.951%)  route 0.812ns (64.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 9.355 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.456     3.820 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.812     4.633    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y70         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.769     9.355    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y70         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.149     9.504    
                         clock uncertainty           -0.035     9.469    
    SLICE_X73Y70         FDCE (Recov_fdce_C_CLR)     -0.405     9.064    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.951%)  route 0.812ns (64.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 9.355 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.456     3.820 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.812     4.633    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y70         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.769     9.355    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y70         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.149     9.504    
                         clock uncertainty           -0.035     9.469    
    SLICE_X73Y70         FDCE (Recov_fdce_C_CLR)     -0.405     9.064    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.951%)  route 0.812ns (64.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 9.355 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.456     3.820 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.812     4.633    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y70         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.769     9.355    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y70         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.149     9.504    
                         clock uncertainty           -0.035     9.469    
    SLICE_X73Y70         FDCE (Recov_fdce_C_CLR)     -0.405     9.064    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.419ns (34.409%)  route 0.799ns (65.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 9.424 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.419     3.783 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.799     4.582    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.838     9.424    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.167     9.591    
                         clock uncertainty           -0.035     9.556    
    SLICE_X70Y71         FDPE (Recov_fdpe_C_PRE)     -0.536     9.020    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.951%)  route 0.812ns (64.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 9.355 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.456     3.820 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.812     4.633    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y70         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.769     9.355    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y70         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.149     9.504    
                         clock uncertainty           -0.035     9.469    
    SLICE_X73Y70         FDPE (Recov_fdpe_C_PRE)     -0.359     9.110    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.884%)  route 0.607ns (57.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.456     3.820 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.607     4.428    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.884%)  route 0.607ns (57.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.456     3.820 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.607     4.428    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.884%)  route 0.607ns (57.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.878     3.364    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.456     3.820 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.607     4.428    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  4.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.211%)  route 0.175ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.323 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.498    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.323     1.209    
    SLICE_X69Y71         FDCE (Remov_fdce_C_CLR)     -0.146     1.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.211%)  route 0.175ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.323 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.498    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.323     1.209    
    SLICE_X69Y71         FDCE (Remov_fdce_C_CLR)     -0.146     1.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.211%)  route 0.175ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.323 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.498    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.323     1.209    
    SLICE_X69Y71         FDCE (Remov_fdce_C_CLR)     -0.146     1.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.211%)  route 0.175ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.323 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.498    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.323     1.209    
    SLICE_X69Y71         FDCE (Remov_fdce_C_CLR)     -0.146     1.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.211%)  route 0.175ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.323 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.498    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.323     1.209    
    SLICE_X69Y71         FDPE (Remov_fdpe_C_PRE)     -0.149     1.060    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.211%)  route 0.175ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.323 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.498    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.323     1.209    
    SLICE_X69Y71         FDPE (Remov_fdpe_C_PRE)     -0.149     1.060    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.211%)  route 0.175ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.323 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.498    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.323     1.209    
    SLICE_X69Y71         FDPE (Remov_fdpe_C_PRE)     -0.149     1.060    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.211%)  route 0.175ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.323 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.498    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.323     1.209    
    SLICE_X69Y71         FDPE (Remov_fdpe_C_PRE)     -0.149     1.060    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.942%)  route 0.273ns (68.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.323 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.273     1.595    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.532    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.324     1.208    
    SLICE_X70Y71         FDPE (Remov_fdpe_C_PRE)     -0.125     1.083    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.464%)  route 0.293ns (67.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.287     1.195    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.336 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.293     1.629    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.506    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.301     1.205    
    SLICE_X73Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.113    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT_2
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        4.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.456ns (39.706%)  route 0.692ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 9.315 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.820     3.258    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.456     3.714 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.692     4.406    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X74Y112        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.777     9.315    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.149     9.464    
                         clock uncertainty           -0.035     9.428    
    SLICE_X74Y112        FDCE (Recov_fdce_C_CLR)     -0.319     9.109    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.456ns (39.706%)  route 0.692ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 9.315 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.820     3.258    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.456     3.714 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.692     4.406    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X74Y112        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.777     9.315    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y112        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.149     9.464    
                         clock uncertainty           -0.035     9.428    
    SLICE_X74Y112        FDCE (Recov_fdce_C_CLR)     -0.319     9.109    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.412%)  route 0.571ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 9.315 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.820     3.258    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.456     3.714 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.571     4.284    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y111        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.777     9.315    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y111        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.166     9.481    
                         clock uncertainty           -0.035     9.445    
    SLICE_X73Y111        FDCE (Recov_fdce_C_CLR)     -0.405     9.040    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.412%)  route 0.571ns (55.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 9.315 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.820     3.258    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.456     3.714 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.571     4.284    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y111        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.777     9.315    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y111        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.166     9.481    
                         clock uncertainty           -0.035     9.445    
    SLICE_X73Y111        FDCE (Recov_fdce_C_CLR)     -0.405     9.040    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.456ns (45.147%)  route 0.554ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 9.316 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.820     3.258    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.456     3.714 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.554     4.268    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y111        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.778     9.316    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y111        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.149     9.465    
                         clock uncertainty           -0.035     9.429    
    SLICE_X75Y111        FDCE (Recov_fdce_C_CLR)     -0.405     9.024    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.456ns (45.147%)  route 0.554ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 9.316 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.820     3.258    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.456     3.714 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.554     4.268    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y111        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.778     9.316    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y111        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.149     9.465    
                         clock uncertainty           -0.035     9.429    
    SLICE_X75Y111        FDCE (Recov_fdce_C_CLR)     -0.405     9.024    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.456ns (45.147%)  route 0.554ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 9.316 - 6.249 ) 
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.820     3.258    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.456     3.714 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.554     4.268    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X75Y111        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.778     9.316    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y111        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.149     9.465    
                         clock uncertainty           -0.035     9.429    
    SLICE_X75Y111        FDCE (Recov_fdce_C_CLR)     -0.405     9.024    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.419ns (49.869%)  route 0.421ns (50.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 9.316 - 6.249 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.814     3.252    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDPE (Prop_fdpe_C_Q)         0.419     3.671 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.421     4.092    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X72Y110        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.778     9.316    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.166     9.482    
                         clock uncertainty           -0.035     9.446    
    SLICE_X72Y110        FDCE (Recov_fdce_C_CLR)     -0.580     8.866    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.419ns (50.129%)  route 0.417ns (49.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 9.316 - 6.249 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.814     3.252    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDPE (Prop_fdpe_C_Q)         0.419     3.671 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.417     4.088    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y110        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.778     9.316    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y110        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.166     9.482    
                         clock uncertainty           -0.035     9.446    
    SLICE_X73Y110        FDCE (Recov_fdce_C_CLR)     -0.580     8.866    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.419ns (50.129%)  route 0.417ns (49.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 9.316 - 6.249 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.814     3.252    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDPE (Prop_fdpe_C_Q)         0.419     3.671 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.417     4.088    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y110        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.778     9.316    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y110        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.166     9.482    
                         clock uncertainty           -0.035     9.446    
    SLICE_X73Y110        FDCE (Recov_fdce_C_CLR)     -0.580     8.866    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.183%)  route 0.138ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.270     1.129    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.128     1.257 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138     1.395    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X72Y111        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X72Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.322     1.145    
    SLICE_X72Y111        FDPE (Remov_fdpe_C_PRE)     -0.149     0.996    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.183%)  route 0.138ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.270     1.129    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.128     1.257 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138     1.395    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X72Y111        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X72Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.322     1.145    
    SLICE_X72Y111        FDPE (Remov_fdpe_C_PRE)     -0.149     0.996    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.467%)  route 0.160ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.267     1.126    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.254 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.414    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y110        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y110        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.322     1.145    
    SLICE_X73Y110        FDCE (Remov_fdce_C_CLR)     -0.146     0.999    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.467%)  route 0.160ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.267     1.126    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.254 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.414    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y110        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y110        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.322     1.145    
    SLICE_X73Y110        FDCE (Remov_fdce_C_CLR)     -0.146     0.999    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.467%)  route 0.160ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.267     1.126    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.254 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.414    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y110        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y110        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.322     1.145    
    SLICE_X73Y110        FDCE (Remov_fdce_C_CLR)     -0.146     0.999    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.270     1.129    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.270 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.244     1.515    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X74Y111        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y111        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.301     1.166    
    SLICE_X74Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.099    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.270     1.129    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.270 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.244     1.515    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X74Y111        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y111        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.301     1.166    
    SLICE_X74Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.099    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.270     1.129    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.270 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.244     1.515    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X74Y111        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y111        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.301     1.166    
    SLICE_X74Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.099    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.467%)  route 0.160ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.267     1.126    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y116        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDPE (Prop_fdpe_C_Q)         0.128     1.254 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.160     1.414    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y110        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.322     1.145    
    SLICE_X73Y110        FDPE (Remov_fdpe_C_PRE)     -0.149     0.996    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.270     1.129    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y110        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDPE (Prop_fdpe_C_Q)         0.141     1.270 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.244     1.515    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X74Y111        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.307     1.467    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y111        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.301     1.166    
    SLICE_X74Y111        FDPE (Remov_fdpe_C_PRE)     -0.071     1.095    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_SYSCLK0
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        3.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.718ns (30.587%)  route 1.629ns (69.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.313 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.707    -1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y109         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y109         LUT2 (Prop_lut2_I1_O)        0.299     0.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.781     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X2Y111         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.586     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y111         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.549     4.862    
                         clock uncertainty           -0.072     4.790    
    SLICE_X2Y111         FDPE (Recov_fdpe_C_PRE)     -0.361     4.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.429    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.718ns (30.587%)  route 1.629ns (69.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.313 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.707    -1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y109         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y109         LUT2 (Prop_lut2_I1_O)        0.299     0.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.781     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X2Y111         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.586     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y111         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.549     4.862    
                         clock uncertainty           -0.072     4.790    
    SLICE_X2Y111         FDPE (Recov_fdpe_C_PRE)     -0.361     4.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.429    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.718ns (30.587%)  route 1.629ns (69.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.313 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.362ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.707    -1.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y109         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.419    -0.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849    -0.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y109         LUT2 (Prop_lut2_I1_O)        0.299     0.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.781     0.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X2Y111         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.586     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y111         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.549     4.862    
                         clock uncertainty           -0.072     4.790    
    SLICE_X2Y111         FDPE (Recov_fdpe_C_PRE)     -0.361     4.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.429    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.718ns (32.820%)  route 1.470ns (67.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 4.334 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.359ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.710    -1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X1Y100         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.942     0.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.299     0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X1Y99          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.606     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.453     4.787    
                         clock uncertainty           -0.072     4.715    
    SLICE_X1Y99          FDPE (Recov_fdpe_C_PRE)     -0.359     4.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.356    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.718ns (32.820%)  route 1.470ns (67.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 4.334 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.359ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.710    -1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X1Y100         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.942     0.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.299     0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X1Y99          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.606     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.453     4.787    
                         clock uncertainty           -0.072     4.715    
    SLICE_X1Y99          FDPE (Recov_fdpe_C_PRE)     -0.359     4.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.356    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.718ns (32.820%)  route 1.470ns (67.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 4.334 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.359ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.710    -1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X1Y100         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.419    -0.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.942     0.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.299     0.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X1Y99          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.606     4.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.453     4.787    
                         clock uncertainty           -0.072     4.715    
    SLICE_X1Y99          FDPE (Recov_fdpe_C_PRE)     -0.359     4.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.356    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.456ns (20.906%)  route 1.725ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.313 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.439ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630    -1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X9Y103         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.725     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y107         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.586     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y107         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.533     4.846    
                         clock uncertainty           -0.072     4.774    
    SLICE_X7Y107         FDCE (Recov_fdce_C_CLR)     -0.405     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          4.369    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.456ns (20.906%)  route 1.725ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.313 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.439ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630    -1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X9Y103         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.725     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y107         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.586     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y107         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.533     4.846    
                         clock uncertainty           -0.072     4.774    
    SLICE_X7Y107         FDCE (Recov_fdce_C_CLR)     -0.405     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.369    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.456ns (20.906%)  route 1.725ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.313 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.439ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630    -1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X9Y103         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.725     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y107         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.586     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y107         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.533     4.846    
                         clock uncertainty           -0.072     4.774    
    SLICE_X7Y107         FDCE (Recov_fdce_C_CLR)     -0.405     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.369    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.456ns (20.906%)  route 1.725ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.937ns = ( 4.313 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.439ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.630    -1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X9Y103         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.725     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y107         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       1.586     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y107         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.533     4.846    
                         clock uncertainty           -0.072     4.774    
    SLICE_X7Y107         FDCE (Recov_fdce_C_CLR)     -0.405     4.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          4.369    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  3.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.148%)  route 0.249ns (63.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.249    -0.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.872    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X0Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.662    -0.162    
    SLICE_X0Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.148%)  route 0.249ns (63.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.249    -0.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X0Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.872    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X0Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.662    -0.162    
    SLICE_X0Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.257    -0.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X0Y104         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.871    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.662    -0.163    
    SLICE_X0Y104         FDCE (Remov_fdce_C_CLR)     -0.092    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.257    -0.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X0Y104         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.871    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.662    -0.163    
    SLICE_X0Y104         FDCE (Remov_fdce_C_CLR)     -0.092    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.257    -0.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X0Y104         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.871    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y104         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.662    -0.163    
    SLICE_X0Y104         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.411%)  route 0.257ns (64.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.257    -0.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X0Y104         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.871    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y104         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.662    -0.163    
    SLICE_X0Y104         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.503%)  route 0.372ns (72.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.372     0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X0Y105         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.871    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y105         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.662    -0.163    
    SLICE_X0Y105         FDCE (Remov_fdce_C_CLR)     -0.092    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.503%)  route 0.372ns (72.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.372     0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X0Y105         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.871    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y105         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.662    -0.163    
    SLICE_X0Y105         FDCE (Remov_fdce_C_CLR)     -0.092    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.503%)  route 0.372ns (72.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.372     0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X0Y105         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.871    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y105         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.662    -0.163    
    SLICE_X0Y105         FDCE (Remov_fdce_C_CLR)     -0.092    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.503%)  route 0.372ns (72.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.605    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDPE (Prop_fdpe_C_Q)         0.141    -0.288 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.372     0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X0Y105         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34643, routed)       0.871    -0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X0Y105         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.662    -0.163    
    SLICE_X0Y105         FDCE (Remov_fdce_C_CLR)     -0.092    -0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.064ns (20.019%)  route 4.251ns (79.981%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.561     9.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y100         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 27.116    

Slack (MET) :             27.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.064ns (20.019%)  route 4.251ns (79.981%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.561     9.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y100         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 27.116    

Slack (MET) :             27.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 1.064ns (20.019%)  route 4.251ns (79.981%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.561     9.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y100         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                 27.116    

Slack (MET) :             27.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.064ns (20.590%)  route 4.104ns (79.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 27.263    

Slack (MET) :             27.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.064ns (20.590%)  route 4.104ns (79.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 27.263    

Slack (MET) :             27.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.064ns (20.590%)  route 4.104ns (79.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 27.263    

Slack (MET) :             27.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.064ns (20.590%)  route 4.104ns (79.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 27.263    

Slack (MET) :             27.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.064ns (20.590%)  route 4.104ns (79.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 27.263    

Slack (MET) :             27.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.064ns (20.590%)  route 4.104ns (79.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 27.263    

Slack (MET) :             27.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.064ns (20.590%)  route 4.104ns (79.410%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 36.460 - 33.000 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.721     3.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X0Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     4.345 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.145     5.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     5.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.280     6.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     7.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.265     8.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.332     8.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.414     9.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.593    36.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.301    36.761    
                         clock uncertainty           -0.035    36.725    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.405    36.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.320    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 27.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y97          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.128     1.585 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.124     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y98          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.876     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y98          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.391     1.473    
    SLICE_X0Y98          FDPE (Remov_fdpe_C_PRE)     -0.149     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X1Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X1Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.391     1.466    
    SLICE_X1Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X1Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X1Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.391     1.466    
    SLICE_X1Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X1Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X1Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.391     1.466    
    SLICE_X1Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X1Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X1Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.391     1.466    
    SLICE_X1Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X1Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X1Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.391     1.466    
    SLICE_X1Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X1Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.391     1.466    
    SLICE_X1Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.629%)  route 0.190ns (57.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.190     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X1Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.391     1.466    
    SLICE_X1Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.075%)  route 0.194ns (57.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X0Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X0Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.391     1.466    
    SLICE_X0Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.075%)  route 0.194ns (57.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y114         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDPE (Prop_fdpe_C_Q)         0.141     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.194     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X0Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X0Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.391     1.466    
    SLICE_X0Y112         FDCE (Remov_fdce_C_CLR)     -0.092     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.411    





