[
    {
        "BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xC3",
        "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Loads with latency value being above 128",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x80",
        "PEBS": "2",
        "PublicDescription": "Loads with latency value being above 128.",
        "SampleAfterValue": "1009",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 16",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x10",
        "PEBS": "2",
        "PublicDescription": "Loads with latency value being above 16.",
        "SampleAfterValue": "20011",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 256",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x100",
        "PEBS": "2",
        "PublicDescription": "Loads with latency value being above 256.",
        "SampleAfterValue": "503",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 32",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x20",
        "PEBS": "2",
        "PublicDescription": "Loads with latency value being above 32.",
        "SampleAfterValue": "100007",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 4",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x4",
        "PEBS": "2",
        "PublicDescription": "Loads with latency value being above 4.",
        "SampleAfterValue": "100003",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 512",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x200",
        "PEBS": "2",
        "PublicDescription": "Loads with latency value being above 512.",
        "SampleAfterValue": "101",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 64",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x40",
        "PEBS": "2",
        "PublicDescription": "Loads with latency value being above 64.",
        "SampleAfterValue": "2003",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 8",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x8",
        "PEBS": "2",
        "PublicDescription": "Loads with latency value being above 8.",
        "SampleAfterValue": "50021",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Sample stores and collect precise store operation via PEBS record. PMC3 only.",
<<<<<<< HEAD
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
        "PEBS": "2",
        "SampleAfterValue": "2000003",
=======
        "Counter": "3",
        "CounterHTOff": "3",
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
        "PEBS": "2",
        "PRECISE_STORE": "1",
        "SampleAfterValue": "2000003",
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x05",
        "EventName": "MISALIGN_MEM_REF.LOADS",
        "PublicDescription": "Speculative cache-line split load uops dispatched to L1D.",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x05",
        "EventName": "MISALIGN_MEM_REF.STORES",
        "PublicDescription": "Speculative cache-line split Store-address uops dispatched to L1D.",
        "SampleAfterValue": "2000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts all demand & prefetch code reads that miss the LLC  and the data returned from dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400244",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all demand & prefetch data reads that miss the LLC  and the data returned from dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400091",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the LLC  and the data returned from dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3004003f7",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts LLC replacements",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DATA_IN_SOCKET.LLC_MISS.LOCAL_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x6004001b3",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand code reads that miss the LLC and the data returned from dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that miss the LLC and the data returned from dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x300400001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Number of any page walk that had a miss in LLC.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xBE",
        "EventName": "PAGE_WALKS.LLC_MISS",
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    }
]
