-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln106 : IN STD_LOGIC_VECTOR (14 downto 0);
    mul_ln108 : IN STD_LOGIC_VECTOR (14 downto 0);
    pp_write_assign_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    pp_write_assign_out_ap_vld : OUT STD_LOGIC;
    nn_write_assign_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    nn_write_assign_out_ap_vld : OUT STD_LOGIC;
    M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_0_ce0 : OUT STD_LOGIC;
    M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_1_ce0 : OUT STD_LOGIC;
    M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_2_ce0 : OUT STD_LOGIC;
    M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_3_ce0 : OUT STD_LOGIC;
    M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln104_reg_544 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal c_3_reg_538 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln104_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln108_fu_272_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln108_reg_553 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln104_fu_283_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln104_reg_573 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal e1_fu_293_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal e1_reg_598 : STD_LOGIC_VECTOR (31 downto 0);
    signal e2_fu_322_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal e2_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln106_fu_264_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln108_fu_286_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal empty_fu_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal empty_29_fu_465_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal empty_27_fu_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal empty_28_fu_457_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_fu_82 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln104_fu_278_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_c_3 : STD_LOGIC_VECTOR (30 downto 0);
    signal nn_write_assign_fu_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal nn_1_fu_449_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal pp_write_assign_fu_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pp_1_fu_435_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal M_e_0_ce0_local : STD_LOGIC;
    signal M_e_0_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_ce0_local : STD_LOGIC;
    signal M_e_1_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_ce0_local : STD_LOGIC;
    signal M_e_2_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_ce0_local : STD_LOGIC;
    signal M_e_3_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln104_fu_238_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_248_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln106_fu_258_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal e1_fu_293_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal e1_fu_293_p10 : STD_LOGIC_VECTOR (1 downto 0);
    signal e2_fu_322_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln111_fu_377_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln111_1_fu_386_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln111_fu_380_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln111_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln111_fu_395_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln107_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln110_fu_371_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln110_1_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_fu_401_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln111_1_fu_409_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal e1_fu_293_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal e1_fu_293_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal e1_fu_293_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal e1_fu_293_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal e2_fu_322_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal e2_fu_322_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal e2_fu_322_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal e2_fu_322_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_sparsemux_9_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_32_1_1_U26 : component fmm_reduce_kernel_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => M_e_0_q0,
        din1 => M_e_1_q0,
        din2 => M_e_2_q0,
        din3 => M_e_3_q0,
        def => e1_fu_293_p9,
        sel => e1_fu_293_p10,
        dout => e1_fu_293_p11);

    sparsemux_9_2_32_1_1_U27 : component fmm_reduce_kernel_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => M_e_0_q0,
        din1 => M_e_1_q0,
        din2 => M_e_2_q0,
        din3 => M_e_3_q0,
        def => e2_fu_322_p9,
        sel => trunc_ln104_reg_573,
        dout => e2_fu_322_p11);

    flow_control_loop_pipe_sequential_init_U : component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    c_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                c_fu_82 <= ap_const_lv31_0;
            elsif (((icmp_ln104_reg_544 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                c_fu_82 <= add_ln104_fu_278_p2;
            end if; 
        end if;
    end process;

    empty_27_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                empty_27_fu_78 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                empty_27_fu_78 <= empty_28_fu_457_p3;
            end if; 
        end if;
    end process;

    empty_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                empty_fu_74 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                empty_fu_74 <= empty_29_fu_465_p3;
            end if; 
        end if;
    end process;

    nn_write_assign_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                nn_write_assign_fu_86 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                nn_write_assign_fu_86 <= nn_1_fu_449_p3;
            end if; 
        end if;
    end process;

    pp_write_assign_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                pp_write_assign_fu_90 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                pp_write_assign_fu_90 <= pp_1_fu_435_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln108_reg_553 <= add_ln108_fu_272_p2;
                c_3_reg_538 <= ap_sig_allocacmp_c_3;
                e2_reg_605 <= e2_fu_322_p11;
                icmp_ln104_reg_544 <= icmp_ln104_fu_242_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                e1_reg_598 <= e1_fu_293_p11;
                trunc_ln104_reg_573 <= trunc_ln104_fu_283_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    M_e_0_address0 <= M_e_0_address0_local;

    M_e_0_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, zext_ln106_fu_264_p1, ap_block_pp0_stage0, zext_ln108_fu_286_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            M_e_0_address0_local <= zext_ln108_fu_286_p1(15 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            M_e_0_address0_local <= zext_ln106_fu_264_p1(15 - 1 downto 0);
        else 
            M_e_0_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_0_ce0 <= M_e_0_ce0_local;

    M_e_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            M_e_0_ce0_local <= ap_const_logic_1;
        else 
            M_e_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_1_address0 <= M_e_1_address0_local;

    M_e_1_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, zext_ln106_fu_264_p1, ap_block_pp0_stage0, zext_ln108_fu_286_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            M_e_1_address0_local <= zext_ln108_fu_286_p1(15 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            M_e_1_address0_local <= zext_ln106_fu_264_p1(15 - 1 downto 0);
        else 
            M_e_1_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_1_ce0 <= M_e_1_ce0_local;

    M_e_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            M_e_1_ce0_local <= ap_const_logic_1;
        else 
            M_e_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_2_address0 <= M_e_2_address0_local;

    M_e_2_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, zext_ln106_fu_264_p1, ap_block_pp0_stage0, zext_ln108_fu_286_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            M_e_2_address0_local <= zext_ln108_fu_286_p1(15 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            M_e_2_address0_local <= zext_ln106_fu_264_p1(15 - 1 downto 0);
        else 
            M_e_2_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_2_ce0 <= M_e_2_ce0_local;

    M_e_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            M_e_2_ce0_local <= ap_const_logic_1;
        else 
            M_e_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_3_address0 <= M_e_3_address0_local;

    M_e_3_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, zext_ln106_fu_264_p1, ap_block_pp0_stage0, zext_ln108_fu_286_p1, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            M_e_3_address0_local <= zext_ln108_fu_286_p1(15 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            M_e_3_address0_local <= zext_ln106_fu_264_p1(15 - 1 downto 0);
        else 
            M_e_3_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;

    M_e_3_ce0 <= M_e_3_ce0_local;

    M_e_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            M_e_3_ce0_local <= ap_const_logic_1;
        else 
            M_e_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln104_fu_278_p2 <= std_logic_vector(unsigned(c_3_reg_538) + unsigned(ap_const_lv31_1));
    add_ln106_fu_258_p2 <= std_logic_vector(unsigned(mul_ln106) + unsigned(lshr_ln_fu_248_p4));
    add_ln108_fu_272_p2 <= std_logic_vector(unsigned(mul_ln108) + unsigned(lshr_ln_fu_248_p4));
    add_ln110_fu_371_p2 <= std_logic_vector(unsigned(empty_27_fu_78) + unsigned(ap_const_lv32_1));
    add_ln111_fu_395_p2 <= std_logic_vector(unsigned(empty_fu_74) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln104_reg_544)
    begin
        if (((icmp_ln104_reg_544 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, c_fu_82)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_c_3 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_c_3 <= c_fu_82;
        end if; 
    end process;

    e1_fu_293_p10 <= c_3_reg_538(2 - 1 downto 0);
    e1_fu_293_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    e2_fu_322_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    empty_28_fu_457_p3 <= 
        empty_27_fu_78 when (or_ln110_fu_429_p2(0) = '1') else 
        add_ln110_fu_371_p2;
    empty_29_fu_465_p3 <= 
        empty_fu_74 when (or_ln110_1_fu_443_p2(0) = '1') else 
        select_ln111_1_fu_409_p3;
    icmp_ln104_fu_242_p2 <= "1" when (signed(zext_ln104_fu_238_p1) < signed(cols_non_t)) else "0";
    icmp_ln107_fu_357_p2 <= "1" when (e1_reg_598 = ap_const_lv32_0) else "0";
    icmp_ln109_fu_362_p2 <= "1" when (e2_reg_605 = ap_const_lv32_0) else "0";
    icmp_ln110_fu_367_p2 <= "1" when (e1_reg_598 = e2_reg_605) else "0";
    icmp_ln111_fu_389_p2 <= "1" when (sext_ln111_1_fu_386_p1 = sub_ln111_fu_380_p2) else "0";
    lshr_ln_fu_248_p4 <= ap_sig_allocacmp_c_3(16 downto 2);
    nn_1_fu_449_p3 <= 
        nn_write_assign_fu_86 when (or_ln110_1_fu_443_p2(0) = '1') else 
        select_ln111_fu_401_p3;
    nn_write_assign_out <= nn_write_assign_fu_86;

    nn_write_assign_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln104_reg_544, ap_loop_exit_ready, ap_block_pp0_stage1_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln104_reg_544 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            nn_write_assign_out_ap_vld <= ap_const_logic_1;
        else 
            nn_write_assign_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln109_fu_417_p2 <= (icmp_ln109_fu_362_p2 or icmp_ln107_fu_357_p2);
    or_ln110_1_fu_443_p2 <= (or_ln109_fu_417_p2 or icmp_ln110_fu_367_p2);
    or_ln110_fu_429_p2 <= (xor_ln110_fu_423_p2 or or_ln109_fu_417_p2);
    pp_1_fu_435_p3 <= 
        pp_write_assign_fu_90 when (or_ln110_fu_429_p2(0) = '1') else 
        add_ln110_fu_371_p2;
    pp_write_assign_out <= pp_write_assign_fu_90;

    pp_write_assign_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln104_reg_544, ap_loop_exit_ready, ap_block_pp0_stage1_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln104_reg_544 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pp_write_assign_out_ap_vld <= ap_const_logic_1;
        else 
            pp_write_assign_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln111_1_fu_409_p3 <= 
        add_ln111_fu_395_p2 when (icmp_ln111_fu_389_p2(0) = '1') else 
        empty_fu_74;
    select_ln111_fu_401_p3 <= 
        add_ln111_fu_395_p2 when (icmp_ln111_fu_389_p2(0) = '1') else 
        nn_write_assign_fu_86;
        sext_ln111_1_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(e1_reg_598),33));

        sext_ln111_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(e2_reg_605),33));

    sub_ln111_fu_380_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln111_fu_377_p1));
    trunc_ln104_fu_283_p1 <= c_3_reg_538(2 - 1 downto 0);
    xor_ln110_fu_423_p2 <= (icmp_ln110_fu_367_p2 xor ap_const_lv1_1);
    zext_ln104_fu_238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_c_3),32));
    zext_ln106_fu_264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln106_fu_258_p2),64));
    zext_ln108_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln108_reg_553),64));
end behav;
