// Library - 16nm, Cell - 6T, View - schematic
// LAST TIME SAVED: May 25 23:30:46 2015
// NETLIST TIME: May 25 23:31:53 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T (A, B0, B1);

inout  A, B0, B1;

