// Seed: 2609962306
module module_0 #(
    parameter id_2 = 32'd62
);
  reg id_1 = -1;
  always_latch @(id_1 or posedge id_1) id_1 = -1;
  final $signed(4);
  ;
  assign id_1 = -1;
  assign id_1 = id_1 ? -1 : -1;
  assign id_1 = 1;
  wire _id_2;
  wire [-1  &  1 'b0 : id_2  &  1 'd0] id_3;
  logic id_4 = -1, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  or primCall (
      id_1,
      id_10,
      id_12,
      id_14,
      id_15,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_3,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_28;
endmodule
