
*** Running vivado
    with args -log uart_platform_ilmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_platform_ilmb_v10_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source uart_platform_ilmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1374.973 ; gain = 0.000
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP uart_platform_ilmb_v10_0, cache-ID = 29dcd379d0c7105b.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 16:04:10 2023...
