-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matmul_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_0_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_0_EN_A : OUT STD_LOGIC;
    a_0_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_0_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_0_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_0_Clk_A : OUT STD_LOGIC;
    a_0_Rst_A : OUT STD_LOGIC;
    a_1_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_1_EN_A : OUT STD_LOGIC;
    a_1_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_1_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_1_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_1_Clk_A : OUT STD_LOGIC;
    a_1_Rst_A : OUT STD_LOGIC;
    a_2_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_2_EN_A : OUT STD_LOGIC;
    a_2_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_2_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_2_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_2_Clk_A : OUT STD_LOGIC;
    a_2_Rst_A : OUT STD_LOGIC;
    a_3_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_3_EN_A : OUT STD_LOGIC;
    a_3_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_3_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    a_3_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    a_3_Clk_A : OUT STD_LOGIC;
    a_3_Rst_A : OUT STD_LOGIC;
    b_0_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_0_EN_A : OUT STD_LOGIC;
    b_0_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_0_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_0_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_0_Clk_A : OUT STD_LOGIC;
    b_0_Rst_A : OUT STD_LOGIC;
    b_1_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_1_EN_A : OUT STD_LOGIC;
    b_1_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_1_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_1_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_1_Clk_A : OUT STD_LOGIC;
    b_1_Rst_A : OUT STD_LOGIC;
    b_2_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_2_EN_A : OUT STD_LOGIC;
    b_2_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_2_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_2_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_2_Clk_A : OUT STD_LOGIC;
    b_2_Rst_A : OUT STD_LOGIC;
    b_3_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_3_EN_A : OUT STD_LOGIC;
    b_3_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_3_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    b_3_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    b_3_Clk_A : OUT STD_LOGIC;
    b_3_Rst_A : OUT STD_LOGIC;
    c_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_EN_A : OUT STD_LOGIC;
    c_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    c_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    c_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    c_Clk_A : OUT STD_LOGIC;
    c_Rst_A : OUT STD_LOGIC );
end;


architecture behav of matmul_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.263000,HLS_SYN_LAT=42,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=20,HLS_SYN_FF=1695,HLS_SYN_LUT=1531}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_186 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_197 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_reg_208 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond_flatten_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter22_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter23_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter24_exitcond_flatten_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_266_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal j_mid2_fu_284_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter1_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter2_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter3_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter4_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter5_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter6_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter7_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter8_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter9_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter10_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter11_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter12_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter13_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter14_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter15_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter16_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter17_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter18_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter19_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter20_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter21_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter22_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter23_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter24_j_mid2_reg_356 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_mid2_v_fu_292_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter11_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter12_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter13_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter14_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter15_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter16_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter17_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter18_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter19_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter20_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter21_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter22_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter23_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_pipeline_reg_pp0_iter24_tmp_mid2_v_reg_361 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_1_fu_316_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_236_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_452 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_242_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_1_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_6_1_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_6_1_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_6_1_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_6_1_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_6_1_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_248_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter10_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter11_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter12_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter13_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter14_tmp_6_2_reg_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_254_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter5_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter6_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter7_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter8_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter9_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter10_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter11_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter12_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter13_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter14_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter15_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter16_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter17_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter18_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter19_tmp_6_3_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_219_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_472 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_224_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_1_reg_477 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_2_reg_482 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_3_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal i_phi_fu_201_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_mid2_fu_300_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_cast_fu_342_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_0_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_0_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_1_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_1_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_2_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_2_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal a_3_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal b_3_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal c_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_272_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_322_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_cast_fu_333_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_cast_fu_329_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_336_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);

    component matmul_hw_fadd_32fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_hw_fmul_32g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    matmul_hw_fadd_32fYi_U1 : component matmul_hw_fadd_32fYi
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_6_reg_452,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_219_p2);

    matmul_hw_fadd_32fYi_U2 : component matmul_hw_fadd_32fYi
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_s_reg_472,
        din1 => ap_pipeline_reg_pp0_iter9_tmp_6_1_reg_457,
        ce => ap_const_logic_1,
        dout => grp_fu_224_p2);

    matmul_hw_fadd_32fYi_U3 : component matmul_hw_fadd_32fYi
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_1_1_reg_477,
        din1 => ap_pipeline_reg_pp0_iter14_tmp_6_2_reg_462,
        ce => ap_const_logic_1,
        dout => grp_fu_228_p2);

    matmul_hw_fadd_32fYi_U4 : component matmul_hw_fadd_32fYi
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_1_2_reg_482,
        din1 => ap_pipeline_reg_pp0_iter19_tmp_6_3_reg_467,
        ce => ap_const_logic_1,
        dout => grp_fu_232_p2);

    matmul_hw_fmul_32g8j_U5 : component matmul_hw_fmul_32g8j
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => a_0_Dout_A,
        din1 => b_0_Dout_A,
        ce => ap_const_logic_1,
        dout => grp_fu_236_p2);

    matmul_hw_fmul_32g8j_U6 : component matmul_hw_fmul_32g8j
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => a_1_Dout_A,
        din1 => b_1_Dout_A,
        ce => ap_const_logic_1,
        dout => grp_fu_242_p2);

    matmul_hw_fmul_32g8j_U7 : component matmul_hw_fmul_32g8j
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => a_2_Dout_A,
        din1 => b_2_Dout_A,
        ce => ap_const_logic_1,
        dout => grp_fu_248_p2);

    matmul_hw_fmul_32g8j_U8 : component matmul_hw_fmul_32g8j
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => a_3_Dout_A,
        din1 => b_3_Dout_A,
        ce => ap_const_logic_1,
        dout => grp_fu_254_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((exitcond_flatten_fu_260_p2 = ap_const_lv1_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_260_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((exitcond_flatten_fu_260_p2 = ap_const_lv1_0))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
            end if;
        end if;
    end process;


    i_reg_197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_347 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                i_reg_197 <= tmp_mid2_v_reg_361;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_197 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_260_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_186 <= indvar_flatten_next_fu_266_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                indvar_flatten_reg_186 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j_reg_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_260_p2 = ap_const_lv1_0))) then 
                j_reg_208 <= j_1_fu_316_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                j_reg_208 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_const_boolean_1)) then
                ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter10_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter9_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter10_tmp_6_2_reg_462 <= ap_pipeline_reg_pp0_iter9_tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter10_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter9_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter11_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter10_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter11_tmp_6_2_reg_462 <= ap_pipeline_reg_pp0_iter10_tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter11_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter10_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter11_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter12_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter11_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter12_tmp_6_2_reg_462 <= ap_pipeline_reg_pp0_iter11_tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter12_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter11_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter12_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter11_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter13_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter12_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter13_tmp_6_2_reg_462 <= ap_pipeline_reg_pp0_iter12_tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter13_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter12_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter13_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter12_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter14_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter13_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter14_tmp_6_2_reg_462 <= ap_pipeline_reg_pp0_iter13_tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter14_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter13_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter14_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter13_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter15_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter14_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter15_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter14_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter15_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter14_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter15_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter16_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter15_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter16_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter15_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter16_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter15_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter16_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter17_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter16_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter17_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter16_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter17_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter16_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter17_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter18_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter17_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter18_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter17_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter18_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter17_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter19_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter18_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter19_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter18_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter19_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter18_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter19_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter20_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter19_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter20_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter19_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter20_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter21_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter20_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter21_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter20_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter22_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter21_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter22_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter21_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter22_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter21_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter23_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter22_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter23_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter22_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter23_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter22_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter24_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter23_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter24_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter23_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter24_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter23_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter2_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter1_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter3_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter2_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter4_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter3_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter5_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter4_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter5_tmp_6_1_reg_457 <= tmp_6_1_reg_457;
                ap_pipeline_reg_pp0_iter5_tmp_6_2_reg_462 <= tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter5_tmp_6_3_reg_467 <= tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter6_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter5_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter6_tmp_6_1_reg_457 <= ap_pipeline_reg_pp0_iter5_tmp_6_1_reg_457;
                ap_pipeline_reg_pp0_iter6_tmp_6_2_reg_462 <= ap_pipeline_reg_pp0_iter5_tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter6_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter5_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter7_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter6_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter7_tmp_6_1_reg_457 <= ap_pipeline_reg_pp0_iter6_tmp_6_1_reg_457;
                ap_pipeline_reg_pp0_iter7_tmp_6_2_reg_462 <= ap_pipeline_reg_pp0_iter6_tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter7_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter6_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter8_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter7_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter8_tmp_6_1_reg_457 <= ap_pipeline_reg_pp0_iter7_tmp_6_1_reg_457;
                ap_pipeline_reg_pp0_iter8_tmp_6_2_reg_462 <= ap_pipeline_reg_pp0_iter7_tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter8_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter7_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_361;
                ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_347 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter9_j_mid2_reg_356 <= ap_pipeline_reg_pp0_iter8_j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter9_tmp_6_1_reg_457 <= ap_pipeline_reg_pp0_iter8_tmp_6_1_reg_457;
                ap_pipeline_reg_pp0_iter9_tmp_6_2_reg_462 <= ap_pipeline_reg_pp0_iter8_tmp_6_2_reg_462;
                ap_pipeline_reg_pp0_iter9_tmp_6_3_reg_467 <= ap_pipeline_reg_pp0_iter8_tmp_6_3_reg_467;
                ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_361 <= ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_361;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_347 <= exitcond_flatten_reg_347;
                ap_pipeline_reg_pp0_iter1_j_mid2_reg_356 <= j_mid2_reg_356;
                ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_361 <= tmp_mid2_v_reg_361;
                exitcond_flatten_reg_347 <= exitcond_flatten_fu_260_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_260_p2 = ap_const_lv1_0))) then
                j_mid2_reg_356 <= j_mid2_fu_284_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_347 = ap_const_lv1_0)) then
                tmp_1_1_reg_477 <= grp_fu_224_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_pipeline_reg_pp0_iter18_exitcond_flatten_reg_347 = ap_const_lv1_0)) then
                tmp_1_2_reg_482 <= grp_fu_228_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_pipeline_reg_pp0_iter23_exitcond_flatten_reg_347 = ap_const_lv1_0)) then
                tmp_1_3_reg_487 <= grp_fu_232_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_347 = ap_const_lv1_0)) then
                tmp_6_1_reg_457 <= grp_fu_242_p2;
                tmp_6_2_reg_462 <= grp_fu_248_p2;
                tmp_6_3_reg_467 <= grp_fu_254_p2;
                tmp_6_reg_452 <= grp_fu_236_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_260_p2 = ap_const_lv1_0))) then
                tmp_mid2_v_reg_361 <= tmp_mid2_v_fu_292_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_347 = ap_const_lv1_0)) then
                tmp_s_reg_472 <= grp_fu_219_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond_flatten_fu_260_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter25) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter24)))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((exitcond_flatten_fu_260_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((exitcond_flatten_fu_260_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    a_0_Addr_A <= std_logic_vector(shift_left(unsigned(a_0_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    a_0_Addr_A_orig <= tmp_mid2_fu_300_p1(32 - 1 downto 0);
    a_0_Clk_A <= ap_clk;
    a_0_Din_A <= ap_const_lv32_0;

    a_0_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            a_0_EN_A <= ap_const_logic_1;
        else 
            a_0_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_0_Rst_A <= ap_rst;
    a_0_WEN_A <= ap_const_lv4_0;
    a_1_Addr_A <= std_logic_vector(shift_left(unsigned(a_1_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    a_1_Addr_A_orig <= tmp_mid2_fu_300_p1(32 - 1 downto 0);
    a_1_Clk_A <= ap_clk;
    a_1_Din_A <= ap_const_lv32_0;

    a_1_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            a_1_EN_A <= ap_const_logic_1;
        else 
            a_1_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_1_Rst_A <= ap_rst;
    a_1_WEN_A <= ap_const_lv4_0;
    a_2_Addr_A <= std_logic_vector(shift_left(unsigned(a_2_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    a_2_Addr_A_orig <= tmp_mid2_fu_300_p1(32 - 1 downto 0);
    a_2_Clk_A <= ap_clk;
    a_2_Din_A <= ap_const_lv32_0;

    a_2_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            a_2_EN_A <= ap_const_logic_1;
        else 
            a_2_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_2_Rst_A <= ap_rst;
    a_2_WEN_A <= ap_const_lv4_0;
    a_3_Addr_A <= std_logic_vector(shift_left(unsigned(a_3_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    a_3_Addr_A_orig <= tmp_mid2_fu_300_p1(32 - 1 downto 0);
    a_3_Clk_A <= ap_clk;
    a_3_Din_A <= ap_const_lv32_0;

    a_3_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            a_3_EN_A <= ap_const_logic_1;
        else 
            a_3_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    a_3_Rst_A <= ap_rst;
    a_3_WEN_A <= ap_const_lv4_0;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state28 <= ap_CS_fsm(2 downto 2);

    ap_done_assign_proc : process(ap_CS_fsm_state28)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state28))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state28)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state28))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_0_Addr_A <= std_logic_vector(shift_left(unsigned(b_0_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    b_0_Addr_A_orig <= tmp_2_fu_308_p1(32 - 1 downto 0);
    b_0_Clk_A <= ap_clk;
    b_0_Din_A <= ap_const_lv32_0;

    b_0_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            b_0_EN_A <= ap_const_logic_1;
        else 
            b_0_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_0_Rst_A <= ap_rst;
    b_0_WEN_A <= ap_const_lv4_0;
    b_1_Addr_A <= std_logic_vector(shift_left(unsigned(b_1_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    b_1_Addr_A_orig <= tmp_2_fu_308_p1(32 - 1 downto 0);
    b_1_Clk_A <= ap_clk;
    b_1_Din_A <= ap_const_lv32_0;

    b_1_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            b_1_EN_A <= ap_const_logic_1;
        else 
            b_1_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_1_Rst_A <= ap_rst;
    b_1_WEN_A <= ap_const_lv4_0;
    b_2_Addr_A <= std_logic_vector(shift_left(unsigned(b_2_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    b_2_Addr_A_orig <= tmp_2_fu_308_p1(32 - 1 downto 0);
    b_2_Clk_A <= ap_clk;
    b_2_Din_A <= ap_const_lv32_0;

    b_2_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            b_2_EN_A <= ap_const_logic_1;
        else 
            b_2_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_2_Rst_A <= ap_rst;
    b_2_WEN_A <= ap_const_lv4_0;
    b_3_Addr_A <= std_logic_vector(shift_left(unsigned(b_3_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    b_3_Addr_A_orig <= tmp_2_fu_308_p1(32 - 1 downto 0);
    b_3_Clk_A <= ap_clk;
    b_3_Din_A <= ap_const_lv32_0;

    b_3_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            b_3_EN_A <= ap_const_logic_1;
        else 
            b_3_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    b_3_Rst_A <= ap_rst;
    b_3_WEN_A <= ap_const_lv4_0;
    c_Addr_A <= std_logic_vector(shift_left(unsigned(c_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    c_Addr_A_orig <= tmp_4_cast_fu_342_p1(32 - 1 downto 0);
    c_Clk_A <= ap_clk;
    c_Din_A <= tmp_1_3_reg_487;

    c_EN_A_assign_proc : process(ap_enable_reg_pp0_iter25)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter25)) then 
            c_EN_A <= ap_const_logic_1;
        else 
            c_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    c_Rst_A <= ap_rst;

    c_WEN_A_assign_proc : process(ap_pipeline_reg_pp0_iter24_exitcond_flatten_reg_347, ap_enable_reg_pp0_iter25)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter25) and (ap_pipeline_reg_pp0_iter24_exitcond_flatten_reg_347 = ap_const_lv1_0)))) then 
            c_WEN_A <= ap_const_lv4_F;
        else 
            c_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;

    exitcond_flatten_fu_260_p2 <= "1" when (indvar_flatten_reg_186 = ap_const_lv5_10) else "0";
    exitcond_fu_278_p2 <= "1" when (j_reg_208 = ap_const_lv3_4) else "0";
    i_1_fu_272_p2 <= std_logic_vector(unsigned(i_phi_fu_201_p4) + unsigned(ap_const_lv3_1));

    i_phi_fu_201_p4_assign_proc : process(i_reg_197, exitcond_flatten_reg_347, ap_CS_fsm_pp0_stage0, tmp_mid2_v_reg_361, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_347 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            i_phi_fu_201_p4 <= tmp_mid2_v_reg_361;
        else 
            i_phi_fu_201_p4 <= i_reg_197;
        end if; 
    end process;

    indvar_flatten_next_fu_266_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_186) + unsigned(ap_const_lv5_1));
    j_1_fu_316_p2 <= std_logic_vector(unsigned(j_mid2_fu_284_p3) + unsigned(ap_const_lv3_1));
    j_mid2_fu_284_p3 <= 
        ap_const_lv3_0 when (exitcond_fu_278_p2(0) = '1') else 
        j_reg_208;
    tmp_2_cast_fu_333_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter24_j_mid2_reg_356),6));
    tmp_2_fu_308_p1 <= std_logic_vector(resize(unsigned(j_mid2_fu_284_p3),64));
    tmp_3_cast_fu_329_p1 <= std_logic_vector(resize(unsigned(tmp_fu_322_p3),6));
    tmp_4_cast_fu_342_p1 <= std_logic_vector(resize(unsigned(tmp_4_fu_336_p2),64));
    tmp_4_fu_336_p2 <= std_logic_vector(unsigned(tmp_2_cast_fu_333_p1) + unsigned(tmp_3_cast_fu_329_p1));
    tmp_fu_322_p3 <= (ap_pipeline_reg_pp0_iter24_tmp_mid2_v_reg_361 & ap_const_lv2_0);
    tmp_mid2_fu_300_p1 <= std_logic_vector(resize(unsigned(tmp_mid2_v_fu_292_p3),64));
    tmp_mid2_v_fu_292_p3 <= 
        i_1_fu_272_p2 when (exitcond_fu_278_p2(0) = '1') else 
        i_phi_fu_201_p4;
end behav;
