;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 5/2/2022 9:43:29 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x29F10000  	10737
0x0008	0x29510000  	10577
0x000C	0x29510000  	10577
0x0010	0x29510000  	10577
0x0014	0x29510000  	10577
0x0018	0x29510000  	10577
0x001C	0x29510000  	10577
0x0020	0x29510000  	10577
0x0024	0x29510000  	10577
0x0028	0x29510000  	10577
0x002C	0x29510000  	10577
0x0030	0x29510000  	10577
0x0034	0x29510000  	10577
0x0038	0x29510000  	10577
0x003C	0x29510000  	10577
0x0040	0x29510000  	10577
0x0044	0x29510000  	10577
0x0048	0x29510000  	10577
0x004C	0x29510000  	10577
0x0050	0x29510000  	10577
0x0054	0x29510000  	10577
0x0058	0x29510000  	10577
0x005C	0x29510000  	10577
0x0060	0x29510000  	10577
0x0064	0x29510000  	10577
0x0068	0x29510000  	10577
0x006C	0x29510000  	10577
0x0070	0x29510000  	10577
0x0074	0x29510000  	10577
0x0078	0x29510000  	10577
0x007C	0x29510000  	10577
0x0080	0x29510000  	10577
0x0084	0x29510000  	10577
0x0088	0x29510000  	10577
0x008C	0x29510000  	10577
0x0090	0x29510000  	10577
0x0094	0x29510000  	10577
0x0098	0x29510000  	10577
0x009C	0x29BD0000  	10685
0x00A0	0x29510000  	10577
0x00A4	0x29510000  	10577
0x00A8	0x29510000  	10577
0x00AC	0x29510000  	10577
0x00B0	0x29510000  	10577
0x00B4	0x29510000  	10577
0x00B8	0x29510000  	10577
0x00BC	0x29510000  	10577
0x00C0	0x29510000  	10577
0x00C4	0x29510000  	10577
0x00C8	0x29510000  	10577
0x00CC	0x29510000  	10577
0x00D0	0x29510000  	10577
0x00D4	0x29510000  	10577
0x00D8	0x29510000  	10577
0x00DC	0x29510000  	10577
0x00E0	0x29590000  	10585
0x00E4	0x29510000  	10577
0x00E8	0x29510000  	10577
0x00EC	0x29510000  	10577
0x00F0	0x29510000  	10577
0x00F4	0x29510000  	10577
0x00F8	0x29510000  	10577
0x00FC	0x29510000  	10577
0x0100	0x29510000  	10577
0x0104	0x29510000  	10577
0x0108	0x29510000  	10577
0x010C	0x29510000  	10577
0x0110	0x29510000  	10577
0x0114	0x29510000  	10577
0x0118	0x29510000  	10577
0x011C	0x29510000  	10577
0x0120	0x29510000  	10577
0x0124	0x29510000  	10577
0x0128	0x29510000  	10577
0x012C	0x29510000  	10577
0x0130	0x29510000  	10577
0x0134	0x29510000  	10577
0x0138	0x29510000  	10577
0x013C	0x29510000  	10577
0x0140	0x29510000  	10577
0x0144	0x29510000  	10577
0x0148	0x29510000  	10577
0x014C	0x29510000  	10577
; end of ____SysVT
_main:
;P7_final_project_main.c, 236 :: 		void main() {
0x29F0	0xB081    SUB	SP, SP, #4
0x29F2	0xF000F847  BL	10884
0x29F6	0xF000F949  BL	11404
0x29FA	0xF000F8EF  BL	11228
0x29FE	0xF000F905  BL	11276
;P7_final_project_main.c, 240 :: 		int num =0;
;P7_final_project_main.c, 243 :: 		init_cfg_M_CTL();
0x2A02	0xF7FFFDFD  BL	_init_cfg_M_CTL+0
;P7_final_project_main.c, 246 :: 		config_USART1();
0x2A06	0xF7FFFD57  BL	_config_USART1+0
;P7_final_project_main.c, 251 :: 		init_timer2();
0x2A0A	0xF7FFFD2D  BL	_init_timer2+0
;P7_final_project_main.c, 255 :: 		init_interrupt();
0x2A0E	0xF7FFFEF9  BL	_init_interrupt+0
;P7_final_project_main.c, 259 :: 		Start_TP();
0x2A12	0xF7FFFF61  BL	_Start_TP+0
;P7_final_project_main.c, 267 :: 		debug( rand_num_gen() );
0x2A16	0xF7FFFEE9  BL	_rand_num_gen+0
0x2A1A	0xF7FFFEB9  BL	_debug+0
;P7_final_project_main.c, 268 :: 		debug( rand_num_gen() );
0x2A1E	0xF7FFFEE5  BL	_rand_num_gen+0
0x2A22	0xF7FFFEB5  BL	_debug+0
;P7_final_project_main.c, 269 :: 		debug( rand_num_gen() );
0x2A26	0xF7FFFEE1  BL	_rand_num_gen+0
0x2A2A	0xF7FFFEB1  BL	_debug+0
;P7_final_project_main.c, 272 :: 		load_game_screen();
0x2A2E	0xF7FFFE73  BL	_load_game_screen+0
;P7_final_project_main.c, 275 :: 		TFT_SET_Brush(1, CL_RED, 0, 0, 0 ,0);
0x2A32	0x2100    MOVS	R1, #0
0x2A34	0x2000    MOVS	R0, #0
0x2A36	0xB402    PUSH	(R1)
0x2A38	0xB401    PUSH	(R0)
0x2A3A	0x2300    MOVS	R3, #0
0x2A3C	0x2200    MOVS	R2, #0
0x2A3E	0xF64F0100  MOVW	R1, #63488
0x2A42	0x2001    MOVS	R0, #1
0x2A44	0xF7FEFEC2  BL	_TFT_Set_Brush+0
0x2A48	0xB002    ADD	SP, SP, #8
;P7_final_project_main.c, 276 :: 		TFT_Rectangle(0, 0, 320, 240);
0x2A4A	0x23F0    MOVS	R3, #240
0x2A4C	0xB21B    SXTH	R3, R3
0x2A4E	0xF2401240  MOVW	R2, #320
0x2A52	0xB212    SXTH	R2, R2
0x2A54	0x2100    MOVS	R1, #0
0x2A56	0xB209    SXTH	R1, R1
0x2A58	0x2000    MOVS	R0, #0
0x2A5A	0xB200    SXTH	R0, R0
0x2A5C	0xF7FDFFD2  BL	_TFT_Rectangle+0
;P7_final_project_main.c, 277 :: 		TFT_Fill_Screen(CL_RED);
0x2A60	0xF64F0000  MOVW	R0, #63488
0x2A64	0xF7FFFCB8  BL	_TFT_Fill_Screen+0
;P7_final_project_main.c, 279 :: 		Delay_ms(3000);
0x2A68	0xF24507FF  MOVW	R7, #20735
0x2A6C	0xF2C02725  MOVT	R7, #549
L_main85:
0x2A70	0x1E7F    SUBS	R7, R7, #1
0x2A72	0xD1FD    BNE	L_main85
0x2A74	0xBF00    NOP
0x2A76	0xBF00    NOP
0x2A78	0xBF00    NOP
0x2A7A	0xBF00    NOP
0x2A7C	0xBF00    NOP
;P7_final_project_main.c, 281 :: 		while (1) {
L_main87:
;P7_final_project_main.c, 283 :: 		}
0x2A7E	0xE7FE    B	L_main87
;P7_final_project_main.c, 284 :: 		}
L_end_main:
L__main_end_loop:
0x2A80	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x2580	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x2582	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x2586	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x258A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x258E	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x2590	0xB001    ADD	SP, SP, #4
0x2592	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x26DC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x26DE	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x26E2	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x26E6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x26EA	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x26EC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x26F0	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x26F2	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x26F4	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x26F6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x26FA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x26FE	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x2700	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x2704	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x2706	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x2708	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x270C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x2710	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x2712	0xB001    ADD	SP, SP, #4
0x2714	0x4770    BX	LR
; end of ___FillZeros
_init_cfg_M_CTL:
;P7_final_project_main.c, 128 :: 		void init_cfg_M_CTL() {
0x2600	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 131 :: 		USART1_CR1 &= ~(1 << 13);                  // Disable USART for configuration
0x2602	0x482E    LDR	R0, [PC, #184]
0x2604	0x6801    LDR	R1, [R0, #0]
0x2606	0xF46F5000  MVN	R0, #8192
0x260A	0x4001    ANDS	R1, R0
0x260C	0x482B    LDR	R0, [PC, #172]
0x260E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 133 :: 		AFIO_MAPR    = 0x00000000;                 // Bit[2] USART1 Remap 0: No remap remap timer2 stuff
0x2610	0x2100    MOVS	R1, #0
0x2612	0x482B    LDR	R0, [PC, #172]
0x2614	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 134 :: 		RCC_APB2ENR |= 0x00000001;                 // Alt. function bit to enable USART1
0x2616	0x482B    LDR	R0, [PC, #172]
0x2618	0x6800    LDR	R0, [R0, #0]
0x261A	0xF0400101  ORR	R1, R0, #1
0x261E	0x4829    LDR	R0, [PC, #164]
0x2620	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 136 :: 		RCC_APB2ENR |= 1 << 2;                    // Enable GPIO clock for PORT A
0x2622	0x4828    LDR	R0, [PC, #160]
0x2624	0x6800    LDR	R0, [R0, #0]
0x2626	0xF0400104  ORR	R1, R0, #4
0x262A	0x4826    LDR	R0, [PC, #152]
0x262C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 137 :: 		RCC_APB2ENR |= 1 << 3;                    // Enable GPIO clock for PORT B
0x262E	0x4825    LDR	R0, [PC, #148]
0x2630	0x6800    LDR	R0, [R0, #0]
0x2632	0xF0400108  ORR	R1, R0, #8
0x2636	0x4823    LDR	R0, [PC, #140]
0x2638	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 138 :: 		RCC_APB2ENR |= 1 << 4;                    // Enable GPIO clock for PORT C
0x263A	0x4822    LDR	R0, [PC, #136]
0x263C	0x6800    LDR	R0, [R0, #0]
0x263E	0xF0400110  ORR	R1, R0, #16
0x2642	0x4820    LDR	R0, [PC, #128]
0x2644	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 139 :: 		RCC_APB2ENR |= 1 << 5;                    // Enable GPIO clock for PORT D
0x2646	0x481F    LDR	R0, [PC, #124]
0x2648	0x6800    LDR	R0, [R0, #0]
0x264A	0xF0400120  ORR	R1, R0, #32
0x264E	0x481D    LDR	R0, [PC, #116]
0x2650	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 140 :: 		RCC_APB2ENR |= 1 << 6;                    // Enable GPIO clock for PORT E
0x2652	0x481C    LDR	R0, [PC, #112]
0x2654	0x6800    LDR	R0, [R0, #0]
0x2656	0xF0400140  ORR	R1, R0, #64
0x265A	0x481A    LDR	R0, [PC, #104]
0x265C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 141 :: 		RCC_APB2ENR |= 1 << 14;                   // Enable GPIO clock for USART1
0x265E	0x4819    LDR	R0, [PC, #100]
0x2660	0x6800    LDR	R0, [R0, #0]
0x2662	0xF4404180  ORR	R1, R0, #16384
0x2666	0x4817    LDR	R0, [PC, #92]
0x2668	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 144 :: 		GPIOA_CRL = GPIO_INPUT_MASK;                     // Enable PA2 PA4 PA5 PA6 for joystick control
0x266A	0xF04F3144  MOV	R1, #1145324612
0x266E	0x4816    LDR	R0, [PC, #88]
0x2670	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 145 :: 		GPIOE_CRH = 0xFF00;
0x2672	0xF64F7100  MOVW	R1, #65280
0x2676	0x4815    LDR	R0, [PC, #84]
0x2678	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 148 :: 		GPIOA_CRL |= 4 << 6;                       // Enable PA6;  joystick=RIGHT
0x267A	0x4813    LDR	R0, [PC, #76]
0x267C	0x6800    LDR	R0, [R0, #0]
0x267E	0xF4407180  ORR	R1, R0, #256
0x2682	0x4811    LDR	R0, [PC, #68]
0x2684	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 149 :: 		GPIOB_CRL |= 4 << 5;                       // Enable PB5;  joystick=DOWN
0x2686	0x4812    LDR	R0, [PC, #72]
0x2688	0x6800    LDR	R0, [R0, #0]
0x268A	0xF0400180  ORR	R1, R0, #128
0x268E	0x4810    LDR	R0, [PC, #64]
0x2690	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 150 :: 		GPIOD_CRL |= 4 << 2;                       // Enable PD2;  joystick=LEFT
0x2692	0x4810    LDR	R0, [PC, #64]
0x2694	0x6800    LDR	R0, [R0, #0]
0x2696	0xF0400110  ORR	R1, R0, #16
0x269A	0x480E    LDR	R0, [PC, #56]
0x269C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 151 :: 		GPIOD_CRL |= 4 << 4;                       // Enable PD4;  joystick=UP
0x269E	0x480D    LDR	R0, [PC, #52]
0x26A0	0x6800    LDR	R0, [R0, #0]
0x26A2	0xF0400140  ORR	R1, R0, #64
0x26A6	0x480B    LDR	R0, [PC, #44]
0x26A8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 152 :: 		GPIOC_CRH |= 4 << 5;                       // Enable PC13; joystick=PUSH BUTTON
0x26AA	0x480B    LDR	R0, [PC, #44]
0x26AC	0x6800    LDR	R0, [R0, #0]
0x26AE	0xF0400180  ORR	R1, R0, #128
0x26B2	0x4809    LDR	R0, [PC, #36]
0x26B4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 153 :: 		}
L_end_init_cfg_M_CTL:
0x26B6	0xB001    ADD	SP, SP, #4
0x26B8	0x4770    BX	LR
0x26BA	0xBF00    NOP
0x26BC	0x380C4001  	USART1_CR1+0
0x26C0	0x00044001  	AFIO_MAPR+0
0x26C4	0x10184002  	RCC_APB2ENR+0
0x26C8	0x08004001  	GPIOA_CRL+0
0x26CC	0x18044001  	GPIOE_CRH+0
0x26D0	0x0C004001  	GPIOB_CRL+0
0x26D4	0x14004001  	GPIOD_CRL+0
0x26D8	0x10044001  	GPIOC_CRH+0
; end of _init_cfg_M_CTL
_config_USART1:
;P7_final_project_main.c, 156 :: 		void config_USART1() {
0x24B8	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 157 :: 		GPIOA_CRH &= ~(0xFF << 4);                  // Shift 4 bits left to clear out bits PA9/PA10 mask with FFFF F00F
0x24BA	0x482C    LDR	R0, [PC, #176]
0x24BC	0x6801    LDR	R1, [R0, #0]
0x24BE	0xF24F000F  MOVW	R0, #61455
0x24C2	0x4001    ANDS	R1, R0
0x24C4	0x4829    LDR	R0, [PC, #164]
0x24C6	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 158 :: 		GPIOA_CRH |=  (0x0B << 4);                  // USART1 Tx/PA9 set CNF=AF output push-pull b10; MODE: 50Hz b11; = b1011 = 0x0b
0x24C8	0x4828    LDR	R0, [PC, #160]
0x24CA	0x6800    LDR	R0, [R0, #0]
0x24CC	0xF04001B0  ORR	R1, R0, #176
0x24D0	0x4826    LDR	R0, [PC, #152]
0x24D2	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 159 :: 		GPIOA_CRH |=  (0x04 << 8);                  // USART1 Rx/PA10 set CNF=input-floating b01; MODE: input b00; = b0100 = 0x04
0x24D4	0x4825    LDR	R0, [PC, #148]
0x24D6	0x6800    LDR	R0, [R0, #0]
0x24D8	0xF4406180  ORR	R1, R0, #1024
0x24DC	0x4823    LDR	R0, [PC, #140]
0x24DE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 162 :: 		USART1_BRR = 0x00000506;                    // Clock=72MHz, oversample=16; 72MHz / (16*56,000) = 80.357
0x24E0	0xF2405106  MOVW	R1, #1286
0x24E4	0x4822    LDR	R0, [PC, #136]
0x24E6	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 166 :: 		USART1_CR1 &= ~(1 << 13);                   // Disable USART for configuration
0x24E8	0x4822    LDR	R0, [PC, #136]
0x24EA	0x6801    LDR	R1, [R0, #0]
0x24EC	0xF46F5000  MVN	R0, #8192
0x24F0	0x4001    ANDS	R1, R0
0x24F2	0x4820    LDR	R0, [PC, #128]
0x24F4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 168 :: 		USART1_CR1 &= ~(1 << 12);                   // Force 8 data bits. Mbit set to 0
0x24F6	0x481F    LDR	R0, [PC, #124]
0x24F8	0x6801    LDR	R1, [R0, #0]
0x24FA	0xF46F5080  MVN	R0, #4096
0x24FE	0x4001    ANDS	R1, R0
0x2500	0x481C    LDR	R0, [PC, #112]
0x2502	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 169 :: 		USART1_CR1 &= ~(3 << 9);                    // Force no Parity & no parity control
0x2504	0x481B    LDR	R0, [PC, #108]
0x2506	0x6801    LDR	R1, [R0, #0]
0x2508	0xF46F60C0  MVN	R0, #1536
0x250C	0x4001    ANDS	R1, R0
0x250E	0x4819    LDR	R0, [PC, #100]
0x2510	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 170 :: 		USART1_CR2 &= ~(3 << 12);                   // Force 1 stop bit
0x2512	0x4819    LDR	R0, [PC, #100]
0x2514	0x6801    LDR	R1, [R0, #0]
0x2516	0xF46F5040  MVN	R0, #12288
0x251A	0x4001    ANDS	R1, R0
0x251C	0x4816    LDR	R0, [PC, #88]
0x251E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 171 :: 		USART1_CR3 &= ~(3 << 8);                    // Force no flow control and no DMA for USART1
0x2520	0x4816    LDR	R0, [PC, #88]
0x2522	0x6801    LDR	R1, [R0, #0]
0x2524	0xF46F7040  MVN	R0, #768
0x2528	0x4001    ANDS	R1, R0
0x252A	0x4814    LDR	R0, [PC, #80]
0x252C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 173 :: 		USART1_CR1 |=   1 << 3;                     // Tx Enable
0x252E	0x4811    LDR	R0, [PC, #68]
0x2530	0x6800    LDR	R0, [R0, #0]
0x2532	0xF0400108  ORR	R1, R0, #8
0x2536	0x480F    LDR	R0, [PC, #60]
0x2538	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 174 :: 		USART1_CR1 |=   1 << 2;                     // Rx Enable
0x253A	0x480E    LDR	R0, [PC, #56]
0x253C	0x6800    LDR	R0, [R0, #0]
0x253E	0xF0400104  ORR	R1, R0, #4
0x2542	0x480C    LDR	R0, [PC, #48]
0x2544	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 176 :: 		Delay_ms(100);                              // Allow time for USART1 to complete initialization
0x2546	0xF644777F  MOVW	R7, #20351
0x254A	0xF2C00712  MOVT	R7, #18
0x254E	0xBF00    NOP
0x2550	0xBF00    NOP
L_config_USART183:
0x2552	0x1E7F    SUBS	R7, R7, #1
0x2554	0xD1FD    BNE	L_config_USART183
0x2556	0xBF00    NOP
0x2558	0xBF00    NOP
0x255A	0xBF00    NOP
;P7_final_project_main.c, 177 :: 		USART1_CR1 |= 1 << 13;                      // **NOTE: USART1 Enable must be done after configuration is complete.
0x255C	0x4805    LDR	R0, [PC, #20]
0x255E	0x6800    LDR	R0, [R0, #0]
0x2560	0xF4405100  ORR	R1, R0, #8192
0x2564	0x4803    LDR	R0, [PC, #12]
0x2566	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 178 :: 		}
L_end_config_USART1:
0x2568	0xB001    ADD	SP, SP, #4
0x256A	0x4770    BX	LR
0x256C	0x08044001  	GPIOA_CRH+0
0x2570	0x38084001  	USART1_BRR+0
0x2574	0x380C4001  	USART1_CR1+0
0x2578	0x38104001  	USART1_CR2+0
0x257C	0x38144001  	USART1_CR3+0
; end of _config_USART1
_init_timer2:
;P7_final_project_main.c, 183 :: 		void init_timer2() {
0x2468	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 184 :: 		RCC_APB1ENR |= 1 << 0;                      // Enable Clock for TIMER2
0x246A	0x480E    LDR	R0, [PC, #56]
0x246C	0x6800    LDR	R0, [R0, #0]
0x246E	0xF0400101  ORR	R1, R0, #1
0x2472	0x480C    LDR	R0, [PC, #48]
0x2474	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 185 :: 		TIM2_CR1     = 0x0000;                      // Disable the timer for config setup
0x2476	0x2100    MOVS	R1, #0
0x2478	0x480B    LDR	R0, [PC, #44]
0x247A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 186 :: 		TIM2_PSC     = 7999;                        // Counter clock freq is equal to clk_PSC / (PSC[15:0] + 1) from datasheet
0x247C	0xF641713F  MOVW	R1, #7999
0x2480	0x480A    LDR	R0, [PC, #40]
0x2482	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 188 :: 		TIM2_ARR     = 9000;                        // Set the auto-reload register to calclated value
0x2484	0xF2423128  MOVW	R1, #9000
0x2488	0x4809    LDR	R0, [PC, #36]
0x248A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 189 :: 		TIM2_DIER  |= 1 << 0;                      // Enable TIMER2 Interrupt
0x248C	0x4809    LDR	R0, [PC, #36]
0x248E	0x6800    LDR	R0, [R0, #0]
0x2490	0xF0400101  ORR	R1, R0, #1
0x2494	0x4807    LDR	R0, [PC, #28]
0x2496	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 190 :: 		TIM2_CR1     = 0x0001;                      // After timer setup, enable TIMER2 bit[1]; bit[4]=0 counting up.
0x2498	0x2101    MOVS	R1, #1
0x249A	0x4803    LDR	R0, [PC, #12]
0x249C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 191 :: 		}
L_end_init_timer2:
0x249E	0xB001    ADD	SP, SP, #4
0x24A0	0x4770    BX	LR
0x24A2	0xBF00    NOP
0x24A4	0x101C4002  	RCC_APB1ENR+0
0x24A8	0x00004000  	TIM2_CR1+0
0x24AC	0x00284000  	TIM2_PSC+0
0x24B0	0x002C4000  	TIM2_ARR+0
0x24B4	0x000C4000  	TIM2_DIER+0
; end of _init_timer2
_init_interrupt:
;P7_final_project_main.c, 195 :: 		void init_interrupt() {
0x2804	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 198 :: 		AFIO_EXTICR2 = 0x0000;
0x2806	0x2100    MOVS	R1, #0
0x2808	0x482B    LDR	R0, [PC, #172]
0x280A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 199 :: 		NVIC_ISER0   = 0x00000000;
0x280C	0x2100    MOVS	R1, #0
0x280E	0x482B    LDR	R0, [PC, #172]
0x2810	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 202 :: 		AFIO_EXTICR1 |= 3 << 8;                     // PD2 = EXTI2[11:8]; PortD = b0011;
0x2812	0x482B    LDR	R0, [PC, #172]
0x2814	0x6800    LDR	R0, [R0, #0]
0x2816	0xF4407140  ORR	R1, R0, #768
0x281A	0x4829    LDR	R0, [PC, #164]
0x281C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 203 :: 		AFIO_EXTICR2 |= 3 << 0;                     // PD4 = EXTI4[3:0];  PortD = b0011;
0x281E	0x4826    LDR	R0, [PC, #152]
0x2820	0x6800    LDR	R0, [R0, #0]
0x2822	0xF0400103  ORR	R1, R0, #3
0x2826	0x4824    LDR	R0, [PC, #144]
0x2828	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 204 :: 		AFIO_EXTICR2 |= 1 << 4;                     // PB5 = EXTI5[7:4];  PortB = b0001;
0x282A	0x4823    LDR	R0, [PC, #140]
0x282C	0x6800    LDR	R0, [R0, #0]
0x282E	0xF0400110  ORR	R1, R0, #16
0x2832	0x4821    LDR	R0, [PC, #132]
0x2834	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 205 :: 		AFIO_EXTICR2 &= ~(0xF << 8);                // PA6 = EXTI6[3:0];  PortA = b0000;
0x2836	0x4820    LDR	R0, [PC, #128]
0x2838	0x6801    LDR	R1, [R0, #0]
0x283A	0xF46F6070  MVN	R0, #3840
0x283E	0x4001    ANDS	R1, R0
0x2840	0x481D    LDR	R0, [PC, #116]
0x2842	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 206 :: 		AFIO_EXTICR4 |= 2 << 4;                     // PC13  EXTI13[7:4]; PortC = b0010;
0x2844	0x481F    LDR	R0, [PC, #124]
0x2846	0x6800    LDR	R0, [R0, #0]
0x2848	0xF0400120  ORR	R1, R0, #32
0x284C	0x481D    LDR	R0, [PC, #116]
0x284E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 210 :: 		EXTI_FTSR |= 1 << 6; // EXTI6 is FALLING EDGE
0x2850	0x481D    LDR	R0, [PC, #116]
0x2852	0x6800    LDR	R0, [R0, #0]
0x2854	0xF0400140  ORR	R1, R0, #64
0x2858	0x481B    LDR	R0, [PC, #108]
0x285A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 211 :: 		EXTI_FTSR |= 1 << 13; // EXTI13 is FALLING EDGE
0x285C	0x481A    LDR	R0, [PC, #104]
0x285E	0x6800    LDR	R0, [R0, #0]
0x2860	0xF4405100  ORR	R1, R0, #8192
0x2864	0x4818    LDR	R0, [PC, #96]
0x2866	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 214 :: 		EXTI_IMR |= 0x00002074;      // Set EXTI2,4,5,6,13 to not-maskable
0x2868	0x4818    LDR	R0, [PC, #96]
0x286A	0x6801    LDR	R1, [R0, #0]
0x286C	0xF2420074  MOVW	R0, #8308
0x2870	0x4301    ORRS	R1, R0
0x2872	0x4816    LDR	R0, [PC, #88]
0x2874	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 219 :: 		NVIC_ISER0 |= (uint32_t) 1 << 8;            // EXTI2  NVIC Pos=8:
0x2876	0x4811    LDR	R0, [PC, #68]
0x2878	0x6800    LDR	R0, [R0, #0]
0x287A	0xF4407180  ORR	R1, R0, #256
0x287E	0x480F    LDR	R0, [PC, #60]
0x2880	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 220 :: 		NVIC_ISER0 |= (uint32_t) 1 << 10;           // EXTI4  NVIC Pos=10:
0x2882	0x480E    LDR	R0, [PC, #56]
0x2884	0x6800    LDR	R0, [R0, #0]
0x2886	0xF4406180  ORR	R1, R0, #1024
0x288A	0x480C    LDR	R0, [PC, #48]
0x288C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 221 :: 		NVIC_ISER0 |= (uint32_t) 1 << 23;           // EXTI5  NVIC Pos=23: EXTI9_5
0x288E	0x480B    LDR	R0, [PC, #44]
0x2890	0x6800    LDR	R0, [R0, #0]
0x2892	0xF4400100  ORR	R1, R0, #8388608
0x2896	0x4809    LDR	R0, [PC, #36]
0x2898	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 222 :: 		NVIC_ISER1 |= (uint32_t) 1 << 8;            // EXTI13 NVIC Pos=40: EXTI15_10
0x289A	0x480D    LDR	R0, [PC, #52]
0x289C	0x6800    LDR	R0, [R0, #0]
0x289E	0xF4407180  ORR	R1, R0, #256
0x28A2	0x480B    LDR	R0, [PC, #44]
0x28A4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 223 :: 		NVIC_ISER1 |= (uint32_t) 1 << 5;            // USART1 NVIC Pos=37: ISER1[63:32]; 32+5 =37
0x28A6	0x480A    LDR	R0, [PC, #40]
0x28A8	0x6800    LDR	R0, [R0, #0]
0x28AA	0xF0400120  ORR	R1, R0, #32
0x28AE	0x4808    LDR	R0, [PC, #32]
0x28B0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 225 :: 		}
L_end_init_interrupt:
0x28B2	0xB001    ADD	SP, SP, #4
0x28B4	0x4770    BX	LR
0x28B6	0xBF00    NOP
0x28B8	0x000C4001  	AFIO_EXTICR2+0
0x28BC	0xE100E000  	NVIC_ISER0+0
0x28C0	0x00084001  	AFIO_EXTICR1+0
0x28C4	0x00144001  	AFIO_EXTICR4+0
0x28C8	0x040C4001  	EXTI_FTSR+0
0x28CC	0x04004001  	EXTI_IMR+0
0x28D0	0xE104E000  	NVIC_ISER1+0
; end of _init_interrupt
_Start_TP:
;P7_final_project_driver.c, 197 :: 		void Start_TP() {
0x28D8	0xB081    SUB	SP, SP, #4
0x28DA	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 198 :: 		Init_MCU();
0x28DE	0xF7FFFD37  BL	_Init_MCU+0
;P7_final_project_driver.c, 200 :: 		InitializeTouchPanel();        // Must be enabled to work. This enables the display not just the touch
0x28E2	0xF7FFFD4D  BL	P7_final_project_driver_InitializeTouchPanel+0
;P7_final_project_driver.c, 202 :: 		Delay_ms(1000);
0x28E6	0xF64127FF  MOVW	R7, #6911
0x28EA	0xF2C007B7  MOVT	R7, #183
0x28EE	0xBF00    NOP
0x28F0	0xBF00    NOP
L_Start_TP24:
0x28F2	0x1E7F    SUBS	R7, R7, #1
0x28F4	0xD1FD    BNE	L_Start_TP24
0x28F6	0xBF00    NOP
0x28F8	0xBF00    NOP
0x28FA	0xBF00    NOP
;P7_final_project_driver.c, 203 :: 		TFT_Fill_Screen(0);
0x28FC	0x2000    MOVS	R0, #0
0x28FE	0xF7FFFD6B  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 205 :: 		TFT_Fill_Screen(0);
0x2902	0x2000    MOVS	R0, #0
0x2904	0xF7FFFD68  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 207 :: 		InitializeObjects();
0x2908	0xF7FFFD08  BL	P7_final_project_driver_InitializeObjects+0
;P7_final_project_driver.c, 208 :: 		display_width = Screen1.Width;
0x290C	0x4807    LDR	R0, [PC, #28]
0x290E	0x8801    LDRH	R1, [R0, #0]
0x2910	0x4807    LDR	R0, [PC, #28]
0x2912	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 209 :: 		display_height = Screen1.Height;
0x2914	0x4807    LDR	R0, [PC, #28]
0x2916	0x8801    LDRH	R1, [R0, #0]
0x2918	0x4807    LDR	R0, [PC, #28]
0x291A	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 210 :: 		DrawScreen(&Screen1);
0x291C	0x4807    LDR	R0, [PC, #28]
0x291E	0xF7FFFC87  BL	_DrawScreen+0
;P7_final_project_driver.c, 211 :: 		}
L_end_Start_TP:
0x2922	0xF8DDE000  LDR	LR, [SP, #0]
0x2926	0xB001    ADD	SP, SP, #4
0x2928	0x4770    BX	LR
0x292A	0xBF00    NOP
0x292C	0x00102000  	_Screen1+2
0x2930	0x000C2000  	_display_width+0
0x2934	0x00122000  	_Screen1+4
0x2938	0x00162000  	_display_height+0
0x293C	0x000E2000  	_Screen1+0
; end of _Start_TP
_Init_MCU:
;P7_final_project_driver.c, 190 :: 		void Init_MCU() {
0x2350	0xB081    SUB	SP, SP, #4
0x2352	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 191 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_9);
0x2356	0xF2402100  MOVW	R1, #512
0x235A	0x4807    LDR	R0, [PC, #28]
0x235C	0xF7FFFCBC  BL	_GPIO_Digital_Output+0
;P7_final_project_driver.c, 192 :: 		TFT_BLED = 1;
0x2360	0x2101    MOVS	R1, #1
0x2362	0xB249    SXTB	R1, R1
0x2364	0x4805    LDR	R0, [PC, #20]
0x2366	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 193 :: 		TFT_Set_Default_Mode();
0x2368	0xF7FFFCA8  BL	_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 194 :: 		TP_TFT_Set_Default_Mode();
0x236C	0xF7FFFCDC  BL	_TP_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 195 :: 		}
L_end_Init_MCU:
0x2370	0xF8DDE000  LDR	LR, [SP, #0]
0x2374	0xB001    ADD	SP, SP, #4
0x2376	0x4770    BX	LR
0x2378	0x18004001  	GPIOE_BASE+0
0x237C	0x01A44223  	GPIOE_ODR+0
; end of _Init_MCU
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1CD8	0xB081    SUB	SP, SP, #4
0x1CDA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x1CDE	0x4A04    LDR	R2, [PC, #16]
0x1CE0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1CE2	0xF7FFFBC5  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x1CE6	0xF8DDE000  LDR	LR, [SP, #0]
0x1CEA	0xB001    ADD	SP, SP, #4
0x1CEC	0x4770    BX	LR
0x1CEE	0xBF00    NOP
0x1CF0	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1470	0xB081    SUB	SP, SP, #4
0x1472	0xF8CDE000  STR	LR, [SP, #0]
0x1476	0xB28C    UXTH	R4, R1
0x1478	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x147A	0x4B77    LDR	R3, [PC, #476]
0x147C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x1480	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x1482	0x4618    MOV	R0, R3
0x1484	0xF7FFFA6A  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x1488	0xF1B40FFF  CMP	R4, #255
0x148C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x148E	0x4B73    LDR	R3, [PC, #460]
0x1490	0x429D    CMP	R5, R3
0x1492	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x1494	0xF04F3333  MOV	R3, #858993459
0x1498	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x149A	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x149C	0x2D42    CMP	R5, #66
0x149E	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x14A0	0xF04F3344  MOV	R3, #1145324612
0x14A4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x14A6	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x14A8	0xF64F73FF  MOVW	R3, #65535
0x14AC	0x429C    CMP	R4, R3
0x14AE	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x14B0	0x4B6A    LDR	R3, [PC, #424]
0x14B2	0x429D    CMP	R5, R3
0x14B4	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x14B6	0xF04F3333  MOV	R3, #858993459
0x14BA	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x14BC	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x14BE	0xF04F3333  MOV	R3, #858993459
0x14C2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x14C4	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x14C6	0x2D42    CMP	R5, #66
0x14C8	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x14CA	0xF04F3344  MOV	R3, #1145324612
0x14CE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x14D0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x14D2	0xF04F3344  MOV	R3, #1145324612
0x14D6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x14D8	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x14DA	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x14DC	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x14DE	0xF0050301  AND	R3, R5, #1
0x14E2	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x14E4	0x2100    MOVS	R1, #0
0x14E6	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x14E8	0xF0050302  AND	R3, R5, #2
0x14EC	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x14EE	0xF40573C0  AND	R3, R5, #384
0x14F2	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x14F4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x14F6	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x14F8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x14FA	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x14FC	0xF0050304  AND	R3, R5, #4
0x1500	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x1502	0xF0050320  AND	R3, R5, #32
0x1506	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x1508	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x150A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x150C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x150E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x1510	0xF0050308  AND	R3, R5, #8
0x1514	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x1516	0xF0050320  AND	R3, R5, #32
0x151A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x151C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x151E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x1520	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x1522	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x1524	0x4B4E    LDR	R3, [PC, #312]
0x1526	0xEA050303  AND	R3, R5, R3, LSL #0
0x152A	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x152C	0x2003    MOVS	R0, #3
0x152E	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x1530	0xF4057300  AND	R3, R5, #512
0x1534	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x1536	0x2002    MOVS	R0, #2
0x1538	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x153A	0xF4056380  AND	R3, R5, #1024
0x153E	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x1540	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x1542	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x1544	0xF005030C  AND	R3, R5, #12
0x1548	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x154A	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x154C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x154E	0xF00403FF  AND	R3, R4, #255
0x1552	0xB29B    UXTH	R3, R3
0x1554	0x2B00    CMP	R3, #0
0x1556	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x1558	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x155A	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x155C	0xFA1FF884  UXTH	R8, R4
0x1560	0x4632    MOV	R2, R6
0x1562	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x1564	0x2808    CMP	R0, #8
0x1566	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x1568	0xF04F0301  MOV	R3, #1
0x156C	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x1570	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x1574	0x42A3    CMP	R3, R4
0x1576	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x1578	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x157A	0xF04F030F  MOV	R3, #15
0x157E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x1580	0x43DB    MVN	R3, R3
0x1582	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x1586	0xFA01F305  LSL	R3, R1, R5
0x158A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x158E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x1590	0xF4067381  AND	R3, R6, #258
0x1594	0xF5B37F81  CMP	R3, #258
0x1598	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x159A	0xF2020414  ADDW	R4, R2, #20
0x159E	0xF04F0301  MOV	R3, #1
0x15A2	0x4083    LSLS	R3, R0
0x15A4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x15A6	0xF0060382  AND	R3, R6, #130
0x15AA	0x2B82    CMP	R3, #130
0x15AC	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x15AE	0xF2020410  ADDW	R4, R2, #16
0x15B2	0xF04F0301  MOV	R3, #1
0x15B6	0x4083    LSLS	R3, R0
0x15B8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x15BA	0x462F    MOV	R7, R5
0x15BC	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x15BE	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x15C0	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x15C2	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x15C4	0xFA1FF088  UXTH	R0, R8
0x15C8	0x460F    MOV	R7, R1
0x15CA	0x4631    MOV	R1, R6
0x15CC	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x15CE	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x15D0	0x460F    MOV	R7, R1
0x15D2	0x4629    MOV	R1, R5
0x15D4	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x15D6	0xF1B00FFF  CMP	R0, #255
0x15DA	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x15DC	0x1D33    ADDS	R3, R6, #4
0x15DE	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x15E2	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x15E4	0x2A08    CMP	R2, #8
0x15E6	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x15E8	0xF2020408  ADDW	R4, R2, #8
0x15EC	0xF04F0301  MOV	R3, #1
0x15F0	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x15F4	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x15F8	0x42A3    CMP	R3, R4
0x15FA	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x15FC	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x15FE	0xF04F030F  MOV	R3, #15
0x1602	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x1604	0x43DB    MVN	R3, R3
0x1606	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x160A	0xFA07F305  LSL	R3, R7, R5
0x160E	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x1612	0xF4017381  AND	R3, R1, #258
0x1616	0xF5B37F81  CMP	R3, #258
0x161A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x161C	0xF2060514  ADDW	R5, R6, #20
0x1620	0xF2020408  ADDW	R4, R2, #8
0x1624	0xF04F0301  MOV	R3, #1
0x1628	0x40A3    LSLS	R3, R4
0x162A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x162C	0xF0010382  AND	R3, R1, #130
0x1630	0x2B82    CMP	R3, #130
0x1632	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x1634	0xF2060510  ADDW	R5, R6, #16
0x1638	0xF2020408  ADDW	R4, R2, #8
0x163C	0xF04F0301  MOV	R3, #1
0x1640	0x40A3    LSLS	R3, R4
0x1642	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x1644	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x1646	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x1648	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x164A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x164C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x1650	0xF8DDE000  LDR	LR, [SP, #0]
0x1654	0xB001    ADD	SP, SP, #4
0x1656	0x4770    BX	LR
0x1658	0xFC00FFFF  	#-1024
0x165C	0x00140008  	#524308
0x1660	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x095C	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x095E	0x4919    LDR	R1, [PC, #100]
0x0960	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0964	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0966	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0968	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x096A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x096C	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x096E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0970	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0972	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0974	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0976	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0978	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x097A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x097C	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x097E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0980	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0982	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0986	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0988	0x490F    LDR	R1, [PC, #60]
0x098A	0x4288    CMP	R0, R1
0x098C	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x098E	0x490F    LDR	R1, [PC, #60]
0x0990	0x4288    CMP	R0, R1
0x0992	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0994	0x490E    LDR	R1, [PC, #56]
0x0996	0x4288    CMP	R0, R1
0x0998	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x099A	0x490E    LDR	R1, [PC, #56]
0x099C	0x4288    CMP	R0, R1
0x099E	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x09A0	0x490D    LDR	R1, [PC, #52]
0x09A2	0x4288    CMP	R0, R1
0x09A4	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x09A6	0x490D    LDR	R1, [PC, #52]
0x09A8	0x4288    CMP	R0, R1
0x09AA	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x09AC	0x490C    LDR	R1, [PC, #48]
0x09AE	0x4288    CMP	R0, R1
0x09B0	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x09B2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x09B4	0x490B    LDR	R1, [PC, #44]
0x09B6	0x6809    LDR	R1, [R1, #0]
0x09B8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x09BC	0x4909    LDR	R1, [PC, #36]
0x09BE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x09C0	0xB001    ADD	SP, SP, #4
0x09C2	0x4770    BX	LR
0x09C4	0xFC00FFFF  	#-1024
0x09C8	0x08004001  	#1073809408
0x09CC	0x0C004001  	#1073810432
0x09D0	0x10004001  	#1073811456
0x09D4	0x14004001  	#1073812480
0x09D8	0x18004001  	#1073813504
0x09DC	0x1C004001  	#1073814528
0x09E0	0x20004001  	#1073815552
0x09E4	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4294 :: 		
0x1CBC	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4295 :: 		
0x1CBE	0x2100    MOVS	R1, #0
0x1CC0	0x4803    LDR	R0, [PC, #12]
0x1CC2	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4296 :: 		
0x1CC4	0x2100    MOVS	R1, #0
0x1CC6	0x4803    LDR	R0, [PC, #12]
0x1CC8	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4297 :: 		
L_end_TFT_Set_Default_Mode:
0x1CCA	0xB001    ADD	SP, SP, #4
0x1CCC	0x4770    BX	LR
0x1CCE	0xBF00    NOP
0x1CD0	0x00022000  	__Lib_TFT_Ptr_Set+0
0x1CD4	0x00042000  	__Lib_TFT___no_acceleration+0
; end of _TFT_Set_Default_Mode
_TP_TFT_Set_Default_Mode:
;__Lib_TouchPanel_TFT.c, 33 :: 		
0x1D28	0xB081    SUB	SP, SP, #4
;__Lib_TouchPanel_TFT.c, 34 :: 		
0x1D2A	0x2100    MOVS	R1, #0
0x1D2C	0x4801    LDR	R0, [PC, #4]
0x1D2E	0x7001    STRB	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 35 :: 		
L_end_TP_TFT_Set_Default_Mode:
0x1D30	0xB001    ADD	SP, SP, #4
0x1D32	0x4770    BX	LR
0x1D34	0x00092000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of _TP_TFT_Set_Default_Mode
P7_final_project_driver_InitializeTouchPanel:
;P7_final_project_driver.c, 42 :: 		static void InitializeTouchPanel() {
0x2380	0xB081    SUB	SP, SP, #4
0x2382	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 43 :: 		Init_ADC();
0x2386	0xF7FFFCB7  BL	_Init_ADC+0
;P7_final_project_driver.c, 44 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x238A	0x21F0    MOVS	R1, #240
0x238C	0xF2401040  MOVW	R0, #320
0x2390	0xF7FFFEA0  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 46 :: 		TP_TFT_Init(320, 240, 8, 9);                                  // Initialize touch panel
0x2394	0x2309    MOVS	R3, #9
0x2396	0x2208    MOVS	R2, #8
0x2398	0x21F0    MOVS	R1, #240
0x239A	0xF2401040  MOVW	R0, #320
0x239E	0xF7FFFCCB  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 47 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x23A2	0xF24050DC  MOVW	R0, #1500
0x23A6	0xB200    SXTH	R0, R0
0x23A8	0xF7FFFF02  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 49 :: 		PenDown = 0;
0x23AC	0x2100    MOVS	R1, #0
0x23AE	0x4807    LDR	R0, [PC, #28]
0x23B0	0x7001    STRB	R1, [R0, #0]
;P7_final_project_driver.c, 50 :: 		PressedObject = 0;
0x23B2	0x2100    MOVS	R1, #0
0x23B4	0x4806    LDR	R0, [PC, #24]
0x23B6	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 51 :: 		PressedObjectType = -1;
0x23B8	0xF64F71FF  MOVW	R1, #65535
0x23BC	0xB209    SXTH	R1, R1
0x23BE	0x4805    LDR	R0, [PC, #20]
0x23C0	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 52 :: 		}
L_end_InitializeTouchPanel:
0x23C2	0xF8DDE000  LDR	LR, [SP, #0]
0x23C6	0xB001    ADD	SP, SP, #4
0x23C8	0x4770    BX	LR
0x23CA	0xBF00    NOP
0x23CC	0x000B2000  	_PenDown+0
0x23D0	0x00182000  	_PressedObject+0
0x23D4	0x001C2000  	_PressedObjectType+0
; end of P7_final_project_driver_InitializeTouchPanel
_Init_ADC:
;P7_final_project_driver.c, 37 :: 		void Init_ADC() {
0x1CF8	0xB081    SUB	SP, SP, #4
0x1CFA	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 38 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x1CFE	0xF2403000  MOVW	R0, #768
0x1D02	0xF7FFFCAF  BL	_ADC_Set_Input_Channel+0
;P7_final_project_driver.c, 39 :: 		ADC1_Init();
0x1D06	0xF7FFFB91  BL	_ADC1_Init+0
;P7_final_project_driver.c, 40 :: 		Delay_ms(100);
0x1D0A	0xF644777F  MOVW	R7, #20351
0x1D0E	0xF2C00712  MOVT	R7, #18
L_Init_ADC0:
0x1D12	0x1E7F    SUBS	R7, R7, #1
0x1D14	0xD1FD    BNE	L_Init_ADC0
0x1D16	0xBF00    NOP
0x1D18	0xBF00    NOP
0x1D1A	0xBF00    NOP
0x1D1C	0xBF00    NOP
0x1D1E	0xBF00    NOP
;P7_final_project_driver.c, 41 :: 		}
L_end_Init_ADC:
0x1D20	0xF8DDE000  LDR	LR, [SP, #0]
0x1D24	0xB001    ADD	SP, SP, #4
0x1D26	0x4770    BX	LR
; end of _Init_ADC
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_16ch.c, 41 :: 		
; input_mask start address is: 0 (R0)
0x1664	0xB081    SUB	SP, SP, #4
0x1666	0xF8CDE000  STR	LR, [SP, #0]
0x166A	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_16ch.c, 42 :: 		
0x166E	0xF3C90100  UBFX	R1, R9, #0, #1
0x1672	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_16ch.c, 43 :: 		
0x1674	0xF2400101  MOVW	R1, #1
0x1678	0x483F    LDR	R0, [PC, #252]
0x167A	0xF7FEFE4D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_16ch.c, 44 :: 		
0x167E	0xF3C90140  UBFX	R1, R9, #1, #1
0x1682	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_16ch.c, 45 :: 		
0x1684	0xF2400102  MOVW	R1, #2
0x1688	0x483B    LDR	R0, [PC, #236]
0x168A	0xF7FEFE45  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_16ch.c, 46 :: 		
0x168E	0xF3C90180  UBFX	R1, R9, #2, #1
0x1692	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_16ch.c, 47 :: 		
0x1694	0xF2400104  MOVW	R1, #4
0x1698	0x4837    LDR	R0, [PC, #220]
0x169A	0xF7FEFE3D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_16ch.c, 48 :: 		
0x169E	0xF3C901C0  UBFX	R1, R9, #3, #1
0x16A2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_16ch.c, 49 :: 		
0x16A4	0xF2400108  MOVW	R1, #8
0x16A8	0x4833    LDR	R0, [PC, #204]
0x16AA	0xF7FEFE35  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_16ch.c, 50 :: 		
0x16AE	0xF3C91100  UBFX	R1, R9, #4, #1
0x16B2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_16ch.c, 51 :: 		
0x16B4	0xF2400110  MOVW	R1, #16
0x16B8	0x482F    LDR	R0, [PC, #188]
0x16BA	0xF7FEFE2D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_16ch.c, 52 :: 		
0x16BE	0xF3C91140  UBFX	R1, R9, #5, #1
0x16C2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_16ch.c, 53 :: 		
0x16C4	0xF2400120  MOVW	R1, #32
0x16C8	0x482B    LDR	R0, [PC, #172]
0x16CA	0xF7FEFE25  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_16ch.c, 54 :: 		
0x16CE	0xF3C91180  UBFX	R1, R9, #6, #1
0x16D2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_16ch.c, 55 :: 		
0x16D4	0xF2400140  MOVW	R1, #64
0x16D8	0x4827    LDR	R0, [PC, #156]
0x16DA	0xF7FEFE1D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_16ch.c, 56 :: 		
0x16DE	0xF3C911C0  UBFX	R1, R9, #7, #1
0x16E2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_16ch.c, 57 :: 		
0x16E4	0xF2400180  MOVW	R1, #128
0x16E8	0x4823    LDR	R0, [PC, #140]
0x16EA	0xF7FEFE15  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_16ch.c, 58 :: 		
0x16EE	0xF3C92100  UBFX	R1, R9, #8, #1
0x16F2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_16ch.c, 59 :: 		
0x16F4	0xF2400101  MOVW	R1, #1
0x16F8	0x4820    LDR	R0, [PC, #128]
0x16FA	0xF7FEFE0D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_16ch.c, 60 :: 		
0x16FE	0xF3C92140  UBFX	R1, R9, #9, #1
0x1702	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_16ch.c, 61 :: 		
0x1704	0xF2400102  MOVW	R1, #2
0x1708	0x481C    LDR	R0, [PC, #112]
0x170A	0xF7FEFE05  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_16ch.c, 62 :: 		
0x170E	0xF3C92180  UBFX	R1, R9, #10, #1
0x1712	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_12_32F10x_16ch.c, 63 :: 		
0x1714	0xF2400101  MOVW	R1, #1
0x1718	0x4819    LDR	R0, [PC, #100]
0x171A	0xF7FEFDFD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_12_32F10x_16ch.c, 64 :: 		
0x171E	0xF3C921C0  UBFX	R1, R9, #11, #1
0x1722	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_12_32F10x_16ch.c, 65 :: 		
0x1724	0xF2400102  MOVW	R1, #2
0x1728	0x4815    LDR	R0, [PC, #84]
0x172A	0xF7FEFDF5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_12_32F10x_16ch.c, 66 :: 		
0x172E	0xF3C93100  UBFX	R1, R9, #12, #1
0x1732	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_12_32F10x_16ch.c, 67 :: 		
0x1734	0xF2400104  MOVW	R1, #4
0x1738	0x4811    LDR	R0, [PC, #68]
0x173A	0xF7FEFDED  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_12_32F10x_16ch.c, 68 :: 		
0x173E	0xF3C93140  UBFX	R1, R9, #13, #1
0x1742	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_12_32F10x_16ch.c, 69 :: 		
0x1744	0xF2400108  MOVW	R1, #8
0x1748	0x480D    LDR	R0, [PC, #52]
0x174A	0xF7FEFDE5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_12_32F10x_16ch.c, 70 :: 		
0x174E	0xF3C93180  UBFX	R1, R9, #14, #1
0x1752	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_12_32F10x_16ch.c, 71 :: 		
0x1754	0xF2400110  MOVW	R1, #16
0x1758	0x4809    LDR	R0, [PC, #36]
0x175A	0xF7FEFDDD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_12_32F10x_16ch.c, 72 :: 		
0x175E	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x1762	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_12_32F10x_16ch.c, 73 :: 		
0x1764	0xF2400120  MOVW	R1, #32
0x1768	0x4805    LDR	R0, [PC, #20]
0x176A	0xF7FEFDD5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_12_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x176E	0xF8DDE000  LDR	LR, [SP, #0]
0x1772	0xB001    ADD	SP, SP, #4
0x1774	0x4770    BX	LR
0x1776	0xBF00    NOP
0x1778	0x08004001  	GPIOA_BASE+0
0x177C	0x0C004001  	GPIOB_BASE+0
0x1780	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0318	0xB081    SUB	SP, SP, #4
0x031A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x031E	0xF04F0201  MOV	R2, #1
0x0322	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0324	0xF001F8A4  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x0328	0xF8DDE000  LDR	LR, [SP, #0]
0x032C	0xB001    ADD	SP, SP, #4
0x032E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x142C	0xB081    SUB	SP, SP, #4
0x142E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x1432	0x4907    LDR	R1, [PC, #28]
0x1434	0x4807    LDR	R0, [PC, #28]
0x1436	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x1438	0x2101    MOVS	R1, #1
0x143A	0xB249    SXTB	R1, R1
0x143C	0x4806    LDR	R0, [PC, #24]
0x143E	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x1440	0x4806    LDR	R0, [PC, #24]
0x1442	0xF7FEFFA7  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x1446	0xF8DDE000  LDR	LR, [SP, #0]
0x144A	0xB001    ADD	SP, SP, #4
0x144C	0x4770    BX	LR
0x144E	0xBF00    NOP
0x1450	0xFFFFFFFF  	_ADC1_Get_Sample+0
0x1454	0x01502000  	_ADC_Get_Sample_Ptr+0
0x1458	0x03244242  	RCC_APB2ENRbits+0
0x145C	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x0394	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x0396	0x1D03    ADDS	R3, R0, #4
0x0398	0x681A    LDR	R2, [R3, #0]
0x039A	0x4946    LDR	R1, [PC, #280]
0x039C	0xEA020101  AND	R1, R2, R1, LSL #0
0x03A0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x03A2	0xF2000308  ADDW	R3, R0, #8
0x03A6	0x681A    LDR	R2, [R3, #0]
0x03A8	0x4943    LDR	R1, [PC, #268]
0x03AA	0xEA020101  AND	R1, R2, R1, LSL #0
0x03AE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x03B0	0x1D03    ADDS	R3, R0, #4
0x03B2	0x2200    MOVS	R2, #0
0x03B4	0x6819    LDR	R1, [R3, #0]
0x03B6	0xF3624110  BFI	R1, R2, #16, #1
0x03BA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x03BC	0x1D03    ADDS	R3, R0, #4
0x03BE	0x2200    MOVS	R2, #0
0x03C0	0x6819    LDR	R1, [R3, #0]
0x03C2	0xF3624151  BFI	R1, R2, #17, #1
0x03C6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x03C8	0x1D03    ADDS	R3, R0, #4
0x03CA	0x2200    MOVS	R2, #0
0x03CC	0x6819    LDR	R1, [R3, #0]
0x03CE	0xF3624192  BFI	R1, R2, #18, #1
0x03D2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x03D4	0x1D03    ADDS	R3, R0, #4
0x03D6	0x2200    MOVS	R2, #0
0x03D8	0x6819    LDR	R1, [R3, #0]
0x03DA	0xF36241D3  BFI	R1, R2, #19, #1
0x03DE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x03E0	0x1D03    ADDS	R3, R0, #4
0x03E2	0x2200    MOVS	R2, #0
0x03E4	0x6819    LDR	R1, [R3, #0]
0x03E6	0xF3622108  BFI	R1, R2, #8, #1
0x03EA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x03EC	0xF2000308  ADDW	R3, R0, #8
0x03F0	0x2200    MOVS	R2, #0
0x03F2	0x6819    LDR	R1, [R3, #0]
0x03F4	0xF3620141  BFI	R1, R2, #1, #1
0x03F8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x03FA	0xF2000308  ADDW	R3, R0, #8
0x03FE	0x2200    MOVS	R2, #0
0x0400	0x6819    LDR	R1, [R3, #0]
0x0402	0xF36221CB  BFI	R1, R2, #11, #1
0x0406	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x0408	0xF2000308  ADDW	R3, R0, #8
0x040C	0x2201    MOVS	R2, #1
0x040E	0x6819    LDR	R1, [R3, #0]
0x0410	0xF3624151  BFI	R1, R2, #17, #1
0x0414	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x0416	0xF2000308  ADDW	R3, R0, #8
0x041A	0x2201    MOVS	R2, #1
0x041C	0x6819    LDR	R1, [R3, #0]
0x041E	0xF3624192  BFI	R1, R2, #18, #1
0x0422	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x0424	0xF2000308  ADDW	R3, R0, #8
0x0428	0x2201    MOVS	R2, #1
0x042A	0x6819    LDR	R1, [R3, #0]
0x042C	0xF36241D3  BFI	R1, R2, #19, #1
0x0430	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x0432	0xF200032C  ADDW	R3, R0, #44
0x0436	0x2200    MOVS	R2, #0
0x0438	0x6819    LDR	R1, [R3, #0]
0x043A	0xF3625114  BFI	R1, R2, #20, #1
0x043E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x0440	0xF200032C  ADDW	R3, R0, #44
0x0444	0x2200    MOVS	R2, #0
0x0446	0x6819    LDR	R1, [R3, #0]
0x0448	0xF3625155  BFI	R1, R2, #21, #1
0x044C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x044E	0xF200032C  ADDW	R3, R0, #44
0x0452	0x2200    MOVS	R2, #0
0x0454	0x6819    LDR	R1, [R3, #0]
0x0456	0xF3625196  BFI	R1, R2, #22, #1
0x045A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x045C	0xF200032C  ADDW	R3, R0, #44
0x0460	0x2200    MOVS	R2, #0
0x0462	0x6819    LDR	R1, [R3, #0]
0x0464	0xF36251D7  BFI	R1, R2, #23, #1
0x0468	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x046A	0xF2000308  ADDW	R3, R0, #8
0x046E	0x2201    MOVS	R2, #1
0x0470	0x6819    LDR	R1, [R3, #0]
0x0472	0xF3620100  BFI	R1, R2, #0, #1
0x0476	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x0478	0xF2000308  ADDW	R3, R0, #8
0x047C	0x2201    MOVS	R2, #1
0x047E	0x6819    LDR	R1, [R3, #0]
0x0480	0xF36201C3  BFI	R1, R2, #3, #1
0x0484	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x0486	0xF2000108  ADDW	R1, R0, #8
0x048A	0x680A    LDR	R2, [R1, #0]
0x048C	0xF3C201C0  UBFX	R1, R2, #3, #1
0x0490	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x0492	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x0494	0xF2000308  ADDW	R3, R0, #8
0x0498	0x2201    MOVS	R2, #1
0x049A	0x6819    LDR	R1, [R3, #0]
0x049C	0xF3620182  BFI	R1, R2, #2, #1
0x04A0	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x04A2	0xF2000108  ADDW	R1, R0, #8
0x04A6	0x680A    LDR	R2, [R1, #0]
0x04A8	0xF3C20180  UBFX	R1, R2, #2, #1
0x04AC	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x04AE	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x04B0	0xB001    ADD	SP, SP, #4
0x04B2	0x4770    BX	LR
0x04B4	0xFEFFFFF0  	#-983297
0x04B8	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x20D4	0xB081    SUB	SP, SP, #4
0x20D6	0xF8CDE000  STR	LR, [SP, #0]
0x20DA	0xB28C    UXTH	R4, R1
0x20DC	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x20DE	0xF24003FF  MOVW	R3, #255
0x20E2	0x4A24    LDR	R2, [PC, #144]
0x20E4	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x20E6	0xF7FFF9BB  BL	_Is_TFT_Set+0
0x20EA	0x2801    CMP	R0, #1
0x20EC	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x20EE	0x4B22    LDR	R3, [PC, #136]
0x20F0	0x4A22    LDR	R2, [PC, #136]
0x20F2	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x20F4	0x4B22    LDR	R3, [PC, #136]
0x20F6	0x4A23    LDR	R2, [PC, #140]
0x20F8	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x20FA	0x4B23    LDR	R3, [PC, #140]
0x20FC	0x4A23    LDR	R2, [PC, #140]
0x20FE	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x2100	0x4A23    LDR	R2, [PC, #140]
0x2102	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x2104	0x4A23    LDR	R2, [PC, #140]
0x2106	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x2108	0x42A1    CMP	R1, R4
0x210A	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x210C	0x2300    MOVS	R3, #0
0x210E	0x4A22    LDR	R2, [PC, #136]
0x2110	0x7013    STRB	R3, [R2, #0]
0x2112	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x2114	0x235A    MOVS	R3, #90
0x2116	0x4A20    LDR	R2, [PC, #128]
0x2118	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x211A	0x2101    MOVS	R1, #1
0x211C	0xF2400000  MOVW	R0, #0
0x2120	0xF7FFFB74  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x2124	0x2300    MOVS	R3, #0
0x2126	0x2200    MOVS	R2, #0
0x2128	0xB408    PUSH	(R3)
0x212A	0xB404    PUSH	(R2)
0x212C	0x2300    MOVS	R3, #0
0x212E	0x2200    MOVS	R2, #0
0x2130	0x2100    MOVS	R1, #0
0x2132	0x2000    MOVS	R0, #0
0x2134	0xF7FFFB4A  BL	_TFT_Set_Brush+0
0x2138	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x213A	0x2100    MOVS	R1, #0
0x213C	0x2000    MOVS	R0, #0
0x213E	0xF7FFFB21  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x2142	0x2300    MOVS	R3, #0
0x2144	0x4A15    LDR	R2, [PC, #84]
0x2146	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x2148	0xF7FFFB28  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x214C	0xF7FFF91C  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x2150	0x4A13    LDR	R2, [PC, #76]
0x2152	0x4290    CMP	R0, R2
0x2154	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x2156	0xF7FEFD8B  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x215A	0x4B12    LDR	R3, [PC, #72]
0x215C	0x4A12    LDR	R2, [PC, #72]
0x215E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x2160	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x2162	0xF7FEFF0F  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x2166	0x4B11    LDR	R3, [PC, #68]
0x2168	0x4A0F    LDR	R2, [PC, #60]
0x216A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x216C	0xF8DDE000  LDR	LR, [SP, #0]
0x2170	0xB001    ADD	SP, SP, #4
0x2172	0x4770    BX	LR
0x2174	0x00062000  	__Lib_TFT_Defs___controller+0
0x2178	0x04F10000  	_TFT_Set_Index+0
0x217C	0x01782000  	_TFT_Set_Index_Ptr+0
0x2180	0x04BD0000  	_TFT_Write_Command+0
0x2184	0x017C2000  	_TFT_Write_Command_Ptr+0
0x2188	0x1C310000  	_TFT_Write_Data+0
0x218C	0x01682000  	_TFT_Write_Data_Ptr+0
0x2190	0x015A2000  	_TFT_DISP_WIDTH+0
0x2194	0x01602000  	_TFT_DISP_HEIGHT+0
0x2198	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x219C	0x016D2000  	_ExternalFontSet+0
0x21A0	0x85005285  	#1384482048
0x21A4	0x19D50000  	_TFT_Set_Address_SST7715R+0
0x21A8	0x01642000  	_TFT_Set_Address_Ptr+0
0x21AC	0x188D0000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x1460	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x1462	0x4802    LDR	R0, [PC, #8]
0x1464	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x1466	0xB001    ADD	SP, SP, #4
0x1468	0x4770    BX	LR
0x146A	0xBF00    NOP
0x146C	0x00022000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x180C	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x180E	0x4A03    LDR	R2, [PC, #12]
0x1810	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x1812	0x4A03    LDR	R2, [PC, #12]
0x1814	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x1816	0xB001    ADD	SP, SP, #4
0x1818	0x4770    BX	LR
0x181A	0xBF00    NOP
0x181C	0x01582000  	__Lib_TFT_PenColor+0
0x1820	0x001F2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x17CC	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x17CE	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x17D2	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x17D6	0x4C07    LDR	R4, [PC, #28]
0x17D8	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x17DA	0x4C07    LDR	R4, [PC, #28]
0x17DC	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x17DE	0x4C07    LDR	R4, [PC, #28]
0x17E0	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x17E2	0x4C07    LDR	R4, [PC, #28]
0x17E4	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x17E6	0x4C07    LDR	R4, [PC, #28]
0x17E8	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x17EA	0x4C07    LDR	R4, [PC, #28]
0x17EC	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x17EE	0xB001    ADD	SP, SP, #4
0x17F0	0x4770    BX	LR
0x17F2	0xBF00    NOP
0x17F4	0x01622000  	__Lib_TFT_BrushEnabled+0
0x17F8	0x01722000  	__Lib_TFT_BrushColor+0
0x17FC	0x01632000  	__Lib_TFT_GradientEnabled+0
0x1800	0x016C2000  	__Lib_TFT_GradientOrientation+0
0x1804	0x016E2000  	__Lib_TFT_GradColorFrom+0
0x1808	0x01702000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x1784	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x1786	0x4A03    LDR	R2, [PC, #12]
0x1788	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x178A	0x4A03    LDR	R2, [PC, #12]
0x178C	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x178E	0xB001    ADD	SP, SP, #4
0x1790	0x4770    BX	LR
0x1792	0xBF00    NOP
0x1794	0x01742000  	__Lib_TFT_x_cord+0
0x1798	0x01762000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x179C	0xB082    SUB	SP, SP, #8
0x179E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x17A2	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x17A6	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x17AA	0x4806    LDR	R0, [PC, #24]
0x17AC	0x8800    LDRH	R0, [R0, #0]
0x17AE	0x9101    STR	R1, [SP, #4]
0x17B0	0x4A05    LDR	R2, [PC, #20]
0x17B2	0xB281    UXTH	R1, R0
0x17B4	0x9801    LDR	R0, [SP, #4]
0x17B6	0xF7FFFE5B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x17BA	0xF8DDE000  LDR	LR, [SP, #0]
0x17BE	0xB002    ADD	SP, SP, #8
0x17C0	0x4770    BX	LR
0x17C2	0xBF00    NOP
0x17C4	0x00062000  	__Lib_TFT_Defs___controller+0
0x17C8	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x1388	0xB082    SUB	SP, SP, #8
0x138A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x138E	0xF04F0000  MOV	R0, #0
0x1392	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x1394	0xF7FEFF5E  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x1398	0xF000FA00  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x139C	0x2101    MOVS	R1, #1
0x139E	0xB249    SXTB	R1, R1
0x13A0	0x481F    LDR	R0, [PC, #124]
0x13A2	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x13A4	0xF644777F  MOVW	R7, #20351
0x13A8	0xF2C00712  MOVT	R7, #18
0x13AC	0xBF00    NOP
0x13AE	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x13B0	0x1E7F    SUBS	R7, R7, #1
0x13B2	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x13B4	0xBF00    NOP
0x13B6	0xBF00    NOP
0x13B8	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x13BA	0x2100    MOVS	R1, #0
0x13BC	0xB249    SXTB	R1, R1
0x13BE	0x4819    LDR	R0, [PC, #100]
0x13C0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x13C2	0x2004    MOVS	R0, #4
0x13C4	0x4C18    LDR	R4, [PC, #96]
0x13C6	0x6824    LDR	R4, [R4, #0]
0x13C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x13CA	0xF7FEFFCD  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x13CE	0xF7FEFFAF  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x13D2	0xF7FEFFAD  BL	__Lib_TFT_Defs_Read_From_Port+0
0x13D6	0xF00000FF  AND	R0, R0, #255
0x13DA	0xB280    UXTH	R0, R0
0x13DC	0x0201    LSLS	R1, R0, #8
0x13DE	0x9801    LDR	R0, [SP, #4]
0x13E0	0x4308    ORRS	R0, R1
0x13E2	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x13E4	0xF7FEFFA4  BL	__Lib_TFT_Defs_Read_From_Port+0
0x13E8	0xF00000FF  AND	R0, R0, #255
0x13EC	0xB280    UXTH	R0, R0
0x13EE	0x0401    LSLS	R1, R0, #16
0x13F0	0x9801    LDR	R0, [SP, #4]
0x13F2	0x4308    ORRS	R0, R1
0x13F4	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x13F6	0xF7FEFF9B  BL	__Lib_TFT_Defs_Read_From_Port+0
0x13FA	0xF00000FF  AND	R0, R0, #255
0x13FE	0xB280    UXTH	R0, R0
0x1400	0x0601    LSLS	R1, R0, #24
0x1402	0x9801    LDR	R0, [SP, #4]
0x1404	0x4308    ORRS	R0, R1
0x1406	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x1408	0x2101    MOVS	R1, #1
0x140A	0xB249    SXTB	R1, R1
0x140C	0x4805    LDR	R0, [PC, #20]
0x140E	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x1410	0xF000F9C4  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x1414	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x1416	0xF8DDE000  LDR	LR, [SP, #0]
0x141A	0xB002    ADD	SP, SP, #8
0x141C	0x4770    BX	LR
0x141E	0xBF00    NOP
0x1420	0x01A04223  	TFT_RST+0
0x1424	0x01BC4223  	TFT_CS+0
0x1428	0x01782000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x04F0	0xB081    SUB	SP, SP, #4
0x04F2	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x04F6	0x2200    MOVS	R2, #0
0x04F8	0xB252    SXTB	R2, R2
0x04FA	0x4908    LDR	R1, [PC, #32]
0x04FC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x04FE	0xF7FFFE27  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x0502	0x2200    MOVS	R2, #0
0x0504	0xB252    SXTB	R2, R2
0x0506	0x4906    LDR	R1, [PC, #24]
0x0508	0x600A    STR	R2, [R1, #0]
0x050A	0xBF00    NOP
0x050C	0x2201    MOVS	R2, #1
0x050E	0xB252    SXTB	R2, R2
0x0510	0x4903    LDR	R1, [PC, #12]
0x0512	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x0514	0xF8DDE000  LDR	LR, [SP, #0]
0x0518	0xB001    ADD	SP, SP, #4
0x051A	0x4770    BX	LR
0x051C	0x01B04223  	TFT_RS+0
0x0520	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0152	0x4A05    LDR	R2, [PC, #20]
0x0154	0x8811    LDRH	R1, [R2, #0]
0x0156	0xF401417F  AND	R1, R1, #65280
0x015A	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x015C	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x0160	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0162	0xB001    ADD	SP, SP, #4
0x0164	0x4770    BX	LR
0x0166	0xBF00    NOP
0x0168	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x04BC	0xB081    SUB	SP, SP, #4
0x04BE	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x04C2	0x2201    MOVS	R2, #1
0x04C4	0xB252    SXTB	R2, R2
0x04C6	0x4908    LDR	R1, [PC, #32]
0x04C8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x04CA	0xF7FFFE41  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x04CE	0x2200    MOVS	R2, #0
0x04D0	0xB252    SXTB	R2, R2
0x04D2	0x4906    LDR	R1, [PC, #24]
0x04D4	0x600A    STR	R2, [R1, #0]
0x04D6	0xBF00    NOP
0x04D8	0x2201    MOVS	R2, #1
0x04DA	0xB252    SXTB	R2, R2
0x04DC	0x4903    LDR	R1, [PC, #12]
0x04DE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x04E0	0xF8DDE000  LDR	LR, [SP, #0]
0x04E4	0xB001    ADD	SP, SP, #4
0x04E6	0x4770    BX	LR
0x04E8	0x01B04223  	TFT_RS+0
0x04EC	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3763 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0574	0xB081    SUB	SP, SP, #4
0x0576	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3764 :: 		Delay_1us(); Delay_1us();
0x057A	0xF7FFFE3D  BL	_Delay_1us+0
0x057E	0xF7FFFE3B  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3765 :: 		TFT_CS = 0;
0x0582	0x2300    MOVS	R3, #0
0x0584	0xB25B    SXTB	R3, R3
0x0586	0x490B    LDR	R1, [PC, #44]
0x0588	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3766 :: 		TFT_RD = 1;
0x058A	0x2201    MOVS	R2, #1
0x058C	0xB252    SXTB	R2, R2
0x058E	0x490A    LDR	R1, [PC, #40]
0x0590	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3767 :: 		TFT_RS = 0;
0x0592	0x490A    LDR	R1, [PC, #40]
0x0594	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3768 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0596	0xF7FFFDDB  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3769 :: 		TFT_WR = 0;
0x059A	0x2200    MOVS	R2, #0
0x059C	0xB252    SXTB	R2, R2
0x059E	0x4908    LDR	R1, [PC, #32]
0x05A0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3770 :: 		TFT_WR = 1;
0x05A2	0x2201    MOVS	R2, #1
0x05A4	0xB252    SXTB	R2, R2
0x05A6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3771 :: 		TFT_CS = 1;
0x05A8	0x4902    LDR	R1, [PC, #8]
0x05AA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3772 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x05AC	0xF8DDE000  LDR	LR, [SP, #0]
0x05B0	0xB001    ADD	SP, SP, #4
0x05B2	0x4770    BX	LR
0x05B4	0x01BC4223  	TFT_CS+0
0x05B8	0x01A84223  	TFT_RD+0
0x05BC	0x01B04223  	TFT_RS+0
0x05C0	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x01F8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x01FA	0xF240070B  MOVW	R7, #11
0x01FE	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0202	0x1E7F    SUBS	R7, R7, #1
0x0204	0xD1FD    BNE	L_Delay_1us0
0x0206	0xBF00    NOP
0x0208	0xBF00    NOP
0x020A	0xBF00    NOP
0x020C	0xBF00    NOP
0x020E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0210	0xB001    ADD	SP, SP, #4
0x0212	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3778 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x0524	0xB081    SUB	SP, SP, #4
0x0526	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3779 :: 		TFT_CS = 0;
0x052A	0x2200    MOVS	R2, #0
0x052C	0xB252    SXTB	R2, R2
0x052E	0x490D    LDR	R1, [PC, #52]
0x0530	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3780 :: 		TFT_RD = 1;
0x0532	0x2201    MOVS	R2, #1
0x0534	0xB252    SXTB	R2, R2
0x0536	0x490C    LDR	R1, [PC, #48]
0x0538	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3781 :: 		TFT_RS = 1;
0x053A	0x490C    LDR	R1, [PC, #48]
0x053C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3782 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x053E	0xF7FFFE07  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3783 :: 		TFT_WR = 0;
0x0542	0x2200    MOVS	R2, #0
0x0544	0xB252    SXTB	R2, R2
0x0546	0x490A    LDR	R1, [PC, #40]
0x0548	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3784 :: 		TFT_WR = 1;
0x054A	0x2201    MOVS	R2, #1
0x054C	0xB252    SXTB	R2, R2
0x054E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3785 :: 		TFT_CS = 1;
0x0550	0x4904    LDR	R1, [PC, #16]
0x0552	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3786 :: 		Delay_1us(); Delay_1us();
0x0554	0xF7FFFE50  BL	_Delay_1us+0
0x0558	0xF7FFFE4E  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3787 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x055C	0xF8DDE000  LDR	LR, [SP, #0]
0x0560	0xB001    ADD	SP, SP, #4
0x0562	0x4770    BX	LR
0x0564	0x01BC4223  	TFT_CS+0
0x0568	0x01A84223  	TFT_RD+0
0x056C	0x01B04223  	TFT_RS+0
0x0570	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0254	0xB081    SUB	SP, SP, #4
0x0256	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x025A	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x025E	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0262	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x0266	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x026A	0x4A25    LDR	R2, [PC, #148]
0x026C	0xB289    UXTH	R1, R1
0x026E	0xF001F8FF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0272	0x2100    MOVS	R1, #0
0x0274	0xB249    SXTB	R1, R1
0x0276	0x4823    LDR	R0, [PC, #140]
0x0278	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x027A	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x027E	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x0282	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x0286	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x028A	0x4A1D    LDR	R2, [PC, #116]
0x028C	0xB289    UXTH	R1, R1
0x028E	0xF001F8EF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x0292	0x2101    MOVS	R1, #1
0x0294	0xB249    SXTB	R1, R1
0x0296	0x481C    LDR	R0, [PC, #112]
0x0298	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x029A	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x029E	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x02A2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x02A6	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02AA	0x4A15    LDR	R2, [PC, #84]
0x02AC	0xB289    UXTH	R1, R1
0x02AE	0xF001F8DF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x02B2	0x2101    MOVS	R1, #1
0x02B4	0xB249    SXTB	R1, R1
0x02B6	0x4815    LDR	R0, [PC, #84]
0x02B8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x02BA	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x02BE	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x02C2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x02C6	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02CA	0x4A0D    LDR	R2, [PC, #52]
0x02CC	0xB289    UXTH	R1, R1
0x02CE	0xF001F8CF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x02D2	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x02D6	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x02DA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x02DE	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x02E2	0x4A07    LDR	R2, [PC, #28]
0x02E4	0xB289    UXTH	R1, R1
0x02E6	0xF001F8C3  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x02EA	0x2101    MOVS	R1, #1
0x02EC	0xB249    SXTB	R1, R1
0x02EE	0x4808    LDR	R0, [PC, #32]
0x02F0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x02F2	0x4808    LDR	R0, [PC, #32]
0x02F4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x02F6	0xF8DDE000  LDR	LR, [SP, #0]
0x02FA	0xB001    ADD	SP, SP, #4
0x02FC	0x4770    BX	LR
0x02FE	0xBF00    NOP
0x0300	0x00140008  	#524308
0x0304	0x01A04223  	TFT_RST+0
0x0308	0x01B04223  	TFT_RS+0
0x030C	0x01BC4223  	TFT_CS+0
0x0310	0x01A84223  	TFT_RD+0
0x0314	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x0368	0xB082    SUB	SP, SP, #8
0x036A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x036E	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0372	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x0376	0x4806    LDR	R0, [PC, #24]
0x0378	0x8800    LDRH	R0, [R0, #0]
0x037A	0x9101    STR	R1, [SP, #4]
0x037C	0xF04F0242  MOV	R2, #66
0x0380	0xB281    UXTH	R1, R0
0x0382	0x9801    LDR	R0, [SP, #4]
0x0384	0xF001F874  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x0388	0xF8DDE000  LDR	LR, [SP, #0]
0x038C	0xB002    ADD	SP, SP, #8
0x038E	0x4770    BX	LR
0x0390	0x00062000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
0x0330	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x0332	0x4A0A    LDR	R2, [PC, #40]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x0334	0x2101    MOVS	R1, #1
0x0336	0xB249    SXTB	R1, R1
0x0338	0x4809    LDR	R0, [PC, #36]
0x033A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x033C	0x2100    MOVS	R1, #0
0x033E	0xB249    SXTB	R1, R1
0x0340	0x4808    LDR	R0, [PC, #32]
0x0342	0x6001    STR	R1, [R0, #0]
0x0344	0xBF00    NOP
0x0346	0xBF00    NOP
0x0348	0xBF00    NOP
0x034A	0xBF00    NOP
0x034C	0xBF00    NOP
0x034E	0x2101    MOVS	R1, #1
0x0350	0xB249    SXTB	R1, R1
0x0352	0x4804    LDR	R0, [PC, #16]
0x0354	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x0356	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0358	0xB001    ADD	SP, SP, #4
0x035A	0x4770    BX	LR
0x035C	0x18084001  	TFT_DataPort+-4
0x0360	0x01B04223  	TFT_RS+0
0x0364	0x01A84223  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x0C70	0xB081    SUB	SP, SP, #4
0x0C72	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x0C76	0xF7FFFAED  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x0C7A	0x2101    MOVS	R1, #1
0x0C7C	0xB249    SXTB	R1, R1
0x0C7E	0x4894    LDR	R0, [PC, #592]
0x0C80	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x0C82	0xF7FFFDFD  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x0C86	0x2100    MOVS	R1, #0
0x0C88	0xB249    SXTB	R1, R1
0x0C8A	0x4891    LDR	R0, [PC, #580]
0x0C8C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x0C8E	0xF7FFFEAB  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x0C92	0x2101    MOVS	R1, #1
0x0C94	0xB249    SXTB	R1, R1
0x0C96	0x488E    LDR	R0, [PC, #568]
0x0C98	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x0C9A	0xF7FFFEA5  BL	_Delay_100ms+0
0x0C9E	0xF7FFFDEF  BL	_Delay_10ms+0
0x0CA2	0xF7FFFDED  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x0CA6	0x2100    MOVS	R1, #0
0x0CA8	0xB249    SXTB	R1, R1
0x0CAA	0x488A    LDR	R0, [PC, #552]
0x0CAC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x0CAE	0x2011    MOVS	R0, #17
0x0CB0	0x4C89    LDR	R4, [PC, #548]
0x0CB2	0x6824    LDR	R4, [R4, #0]
0x0CB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x0CB6	0xF7FFFE97  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x0CBA	0xF7FFFDE1  BL	_Delay_10ms+0
0x0CBE	0xF7FFFDDF  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x0CC2	0x2036    MOVS	R0, #54
0x0CC4	0x4C84    LDR	R4, [PC, #528]
0x0CC6	0x6824    LDR	R4, [R4, #0]
0x0CC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x0CCA	0x2000    MOVS	R0, #0
0x0CCC	0x4C83    LDR	R4, [PC, #524]
0x0CCE	0x6824    LDR	R4, [R4, #0]
0x0CD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x0CD2	0x203A    MOVS	R0, #58
0x0CD4	0x4C80    LDR	R4, [PC, #512]
0x0CD6	0x6824    LDR	R4, [R4, #0]
0x0CD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x0CDA	0x2005    MOVS	R0, #5
0x0CDC	0x4C7F    LDR	R4, [PC, #508]
0x0CDE	0x6824    LDR	R4, [R4, #0]
0x0CE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x0CE2	0x20B2    MOVS	R0, #178
0x0CE4	0x4C7C    LDR	R4, [PC, #496]
0x0CE6	0x6824    LDR	R4, [R4, #0]
0x0CE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x0CEA	0x200C    MOVS	R0, #12
0x0CEC	0x4C7B    LDR	R4, [PC, #492]
0x0CEE	0x6824    LDR	R4, [R4, #0]
0x0CF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x0CF2	0x200C    MOVS	R0, #12
0x0CF4	0x4C79    LDR	R4, [PC, #484]
0x0CF6	0x6824    LDR	R4, [R4, #0]
0x0CF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x0CFA	0x2000    MOVS	R0, #0
0x0CFC	0x4C77    LDR	R4, [PC, #476]
0x0CFE	0x6824    LDR	R4, [R4, #0]
0x0D00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x0D02	0x2033    MOVS	R0, #51
0x0D04	0x4C75    LDR	R4, [PC, #468]
0x0D06	0x6824    LDR	R4, [R4, #0]
0x0D08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x0D0A	0x2033    MOVS	R0, #51
0x0D0C	0x4C73    LDR	R4, [PC, #460]
0x0D0E	0x6824    LDR	R4, [R4, #0]
0x0D10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x0D12	0x20B7    MOVS	R0, #183
0x0D14	0x4C70    LDR	R4, [PC, #448]
0x0D16	0x6824    LDR	R4, [R4, #0]
0x0D18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x0D1A	0x2070    MOVS	R0, #112
0x0D1C	0x4C6F    LDR	R4, [PC, #444]
0x0D1E	0x6824    LDR	R4, [R4, #0]
0x0D20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x0D22	0x20BB    MOVS	R0, #187
0x0D24	0x4C6C    LDR	R4, [PC, #432]
0x0D26	0x6824    LDR	R4, [R4, #0]
0x0D28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x0D2A	0x201B    MOVS	R0, #27
0x0D2C	0x4C6B    LDR	R4, [PC, #428]
0x0D2E	0x6824    LDR	R4, [R4, #0]
0x0D30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x0D32	0x20C0    MOVS	R0, #192
0x0D34	0x4C68    LDR	R4, [PC, #416]
0x0D36	0x6824    LDR	R4, [R4, #0]
0x0D38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x0D3A	0x202C    MOVS	R0, #44
0x0D3C	0x4C67    LDR	R4, [PC, #412]
0x0D3E	0x6824    LDR	R4, [R4, #0]
0x0D40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x0D42	0x20C2    MOVS	R0, #194
0x0D44	0x4C64    LDR	R4, [PC, #400]
0x0D46	0x6824    LDR	R4, [R4, #0]
0x0D48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x0D4A	0x2001    MOVS	R0, #1
0x0D4C	0x4C63    LDR	R4, [PC, #396]
0x0D4E	0x6824    LDR	R4, [R4, #0]
0x0D50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x0D52	0x20C3    MOVS	R0, #195
0x0D54	0x4C60    LDR	R4, [PC, #384]
0x0D56	0x6824    LDR	R4, [R4, #0]
0x0D58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x0D5A	0x200B    MOVS	R0, #11
0x0D5C	0x4C5F    LDR	R4, [PC, #380]
0x0D5E	0x6824    LDR	R4, [R4, #0]
0x0D60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x0D62	0x20C4    MOVS	R0, #196
0x0D64	0x4C5C    LDR	R4, [PC, #368]
0x0D66	0x6824    LDR	R4, [R4, #0]
0x0D68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x0D6A	0x2027    MOVS	R0, #39
0x0D6C	0x4C5B    LDR	R4, [PC, #364]
0x0D6E	0x6824    LDR	R4, [R4, #0]
0x0D70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x0D72	0x20C6    MOVS	R0, #198
0x0D74	0x4C58    LDR	R4, [PC, #352]
0x0D76	0x6824    LDR	R4, [R4, #0]
0x0D78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x0D7A	0x200F    MOVS	R0, #15
0x0D7C	0x4C57    LDR	R4, [PC, #348]
0x0D7E	0x6824    LDR	R4, [R4, #0]
0x0D80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x0D82	0x20D0    MOVS	R0, #208
0x0D84	0x4C54    LDR	R4, [PC, #336]
0x0D86	0x6824    LDR	R4, [R4, #0]
0x0D88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x0D8A	0x20A4    MOVS	R0, #164
0x0D8C	0x4C53    LDR	R4, [PC, #332]
0x0D8E	0x6824    LDR	R4, [R4, #0]
0x0D90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x0D92	0x20A1    MOVS	R0, #161
0x0D94	0x4C51    LDR	R4, [PC, #324]
0x0D96	0x6824    LDR	R4, [R4, #0]
0x0D98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x0D9A	0x20E0    MOVS	R0, #224
0x0D9C	0x4C4E    LDR	R4, [PC, #312]
0x0D9E	0x6824    LDR	R4, [R4, #0]
0x0DA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x0DA2	0x20D0    MOVS	R0, #208
0x0DA4	0x4C4D    LDR	R4, [PC, #308]
0x0DA6	0x6824    LDR	R4, [R4, #0]
0x0DA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x0DAA	0x2006    MOVS	R0, #6
0x0DAC	0x4C4B    LDR	R4, [PC, #300]
0x0DAE	0x6824    LDR	R4, [R4, #0]
0x0DB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x0DB2	0x200B    MOVS	R0, #11
0x0DB4	0x4C49    LDR	R4, [PC, #292]
0x0DB6	0x6824    LDR	R4, [R4, #0]
0x0DB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x0DBA	0x2009    MOVS	R0, #9
0x0DBC	0x4C47    LDR	R4, [PC, #284]
0x0DBE	0x6824    LDR	R4, [R4, #0]
0x0DC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x0DC2	0x2008    MOVS	R0, #8
0x0DC4	0x4C45    LDR	R4, [PC, #276]
0x0DC6	0x6824    LDR	R4, [R4, #0]
0x0DC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x0DCA	0x2030    MOVS	R0, #48
0x0DCC	0x4C43    LDR	R4, [PC, #268]
0x0DCE	0x6824    LDR	R4, [R4, #0]
0x0DD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x0DD2	0x2030    MOVS	R0, #48
0x0DD4	0x4C41    LDR	R4, [PC, #260]
0x0DD6	0x6824    LDR	R4, [R4, #0]
0x0DD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x0DDA	0x205B    MOVS	R0, #91
0x0DDC	0x4C3F    LDR	R4, [PC, #252]
0x0DDE	0x6824    LDR	R4, [R4, #0]
0x0DE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x0DE2	0x204B    MOVS	R0, #75
0x0DE4	0x4C3D    LDR	R4, [PC, #244]
0x0DE6	0x6824    LDR	R4, [R4, #0]
0x0DE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x0DEA	0x2018    MOVS	R0, #24
0x0DEC	0x4C3B    LDR	R4, [PC, #236]
0x0DEE	0x6824    LDR	R4, [R4, #0]
0x0DF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x0DF2	0x2014    MOVS	R0, #20
0x0DF4	0x4C39    LDR	R4, [PC, #228]
0x0DF6	0x6824    LDR	R4, [R4, #0]
0x0DF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x0DFA	0x2014    MOVS	R0, #20
0x0DFC	0x4C37    LDR	R4, [PC, #220]
0x0DFE	0x6824    LDR	R4, [R4, #0]
0x0E00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x0E02	0x202C    MOVS	R0, #44
0x0E04	0x4C35    LDR	R4, [PC, #212]
0x0E06	0x6824    LDR	R4, [R4, #0]
0x0E08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x0E0A	0x2032    MOVS	R0, #50
0x0E0C	0x4C33    LDR	R4, [PC, #204]
0x0E0E	0x6824    LDR	R4, [R4, #0]
0x0E10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x0E12	0x20E1    MOVS	R0, #225
0x0E14	0x4C30    LDR	R4, [PC, #192]
0x0E16	0x6824    LDR	R4, [R4, #0]
0x0E18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x0E1A	0x20D0    MOVS	R0, #208
0x0E1C	0x4C2F    LDR	R4, [PC, #188]
0x0E1E	0x6824    LDR	R4, [R4, #0]
0x0E20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x0E22	0x2005    MOVS	R0, #5
0x0E24	0x4C2D    LDR	R4, [PC, #180]
0x0E26	0x6824    LDR	R4, [R4, #0]
0x0E28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x0E2A	0x200A    MOVS	R0, #10
0x0E2C	0x4C2B    LDR	R4, [PC, #172]
0x0E2E	0x6824    LDR	R4, [R4, #0]
0x0E30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x0E32	0x200A    MOVS	R0, #10
0x0E34	0x4C29    LDR	R4, [PC, #164]
0x0E36	0x6824    LDR	R4, [R4, #0]
0x0E38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x0E3A	0x2007    MOVS	R0, #7
0x0E3C	0x4C27    LDR	R4, [PC, #156]
0x0E3E	0x6824    LDR	R4, [R4, #0]
0x0E40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x0E42	0x2028    MOVS	R0, #40
0x0E44	0x4C25    LDR	R4, [PC, #148]
0x0E46	0x6824    LDR	R4, [R4, #0]
0x0E48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x0E4A	0x2032    MOVS	R0, #50
0x0E4C	0x4C23    LDR	R4, [PC, #140]
0x0E4E	0x6824    LDR	R4, [R4, #0]
0x0E50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x0E52	0x202C    MOVS	R0, #44
0x0E54	0x4C21    LDR	R4, [PC, #132]
0x0E56	0x6824    LDR	R4, [R4, #0]
0x0E58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x0E5A	0x2049    MOVS	R0, #73
0x0E5C	0x4C1F    LDR	R4, [PC, #124]
0x0E5E	0x6824    LDR	R4, [R4, #0]
0x0E60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x0E62	0x2018    MOVS	R0, #24
0x0E64	0x4C1D    LDR	R4, [PC, #116]
0x0E66	0x6824    LDR	R4, [R4, #0]
0x0E68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x0E6A	0x2013    MOVS	R0, #19
0x0E6C	0x4C1B    LDR	R4, [PC, #108]
0x0E6E	0x6824    LDR	R4, [R4, #0]
0x0E70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x0E72	0x2013    MOVS	R0, #19
0x0E74	0x4C19    LDR	R4, [PC, #100]
0x0E76	0x6824    LDR	R4, [R4, #0]
0x0E78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x0E7A	0x202C    MOVS	R0, #44
0x0E7C	0x4C17    LDR	R4, [PC, #92]
0x0E7E	0x6824    LDR	R4, [R4, #0]
0x0E80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x0E82	0x2033    MOVS	R0, #51
0x0E84	0x4C15    LDR	R4, [PC, #84]
0x0E86	0x6824    LDR	R4, [R4, #0]
0x0E88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x0E8A	0x2021    MOVS	R0, #33
0x0E8C	0x4C12    LDR	R4, [PC, #72]
0x0E8E	0x6824    LDR	R4, [R4, #0]
0x0E90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x0E92	0x202A    MOVS	R0, #42
0x0E94	0x4C10    LDR	R4, [PC, #64]
0x0E96	0x6824    LDR	R4, [R4, #0]
0x0E98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x0E9A	0x2000    MOVS	R0, #0
0x0E9C	0x4C0F    LDR	R4, [PC, #60]
0x0E9E	0x6824    LDR	R4, [R4, #0]
0x0EA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x0EA2	0x2000    MOVS	R0, #0
0x0EA4	0x4C0D    LDR	R4, [PC, #52]
0x0EA6	0x6824    LDR	R4, [R4, #0]
0x0EA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x0EAA	0x480D    LDR	R0, [PC, #52]
0x0EAC	0x8800    LDRH	R0, [R0, #0]
0x0EAE	0x0A04    LSRS	R4, R0, #8
0x0EB0	0xB2E0    UXTB	R0, R4
0x0EB2	0x4C0A    LDR	R4, [PC, #40]
0x0EB4	0x6824    LDR	R4, [R4, #0]
0x0EB6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x0EB8	0x4809    LDR	R0, [PC, #36]
0x0EBA	0x8804    LDRH	R4, [R0, #0]
0x0EBC	0xB2E0    UXTB	R0, R4
0x0EBE	0x4C07    LDR	R4, [PC, #28]
0x0EC0	0x6824    LDR	R4, [R4, #0]
0x0EC2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x0EC4	0x202B    MOVS	R0, #43
0x0EC6	0x4C04    LDR	R4, [PC, #16]
0x0EC8	0x6824    LDR	R4, [R4, #0]
0x0ECA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x0ECC	0x2000    MOVS	R0, #0
0x0ECE	0xE009    B	#18
0x0ED0	0x01A04223  	TFT_RST+0
0x0ED4	0x01BC4223  	TFT_CS+0
0x0ED8	0x01782000  	_TFT_Set_Index_Ptr+0
0x0EDC	0x017C2000  	_TFT_Write_Command_Ptr+0
0x0EE0	0x015A2000  	_TFT_DISP_WIDTH+0
0x0EE4	0x4C22    LDR	R4, [PC, #136]
0x0EE6	0x6824    LDR	R4, [R4, #0]
0x0EE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x0EEA	0x2000    MOVS	R0, #0
0x0EEC	0x4C20    LDR	R4, [PC, #128]
0x0EEE	0x6824    LDR	R4, [R4, #0]
0x0EF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x0EF2	0x4820    LDR	R0, [PC, #128]
0x0EF4	0x8800    LDRH	R0, [R0, #0]
0x0EF6	0x0A04    LSRS	R4, R0, #8
0x0EF8	0xB2E0    UXTB	R0, R4
0x0EFA	0x4C1D    LDR	R4, [PC, #116]
0x0EFC	0x6824    LDR	R4, [R4, #0]
0x0EFE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x0F00	0x481C    LDR	R0, [PC, #112]
0x0F02	0x8804    LDRH	R4, [R0, #0]
0x0F04	0xB2E0    UXTB	R0, R4
0x0F06	0x4C1A    LDR	R4, [PC, #104]
0x0F08	0x6824    LDR	R4, [R4, #0]
0x0F0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x0F0C	0x2036    MOVS	R0, #54
0x0F0E	0x4C1A    LDR	R4, [PC, #104]
0x0F10	0x6824    LDR	R4, [R4, #0]
0x0F12	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x0F14	0x4819    LDR	R0, [PC, #100]
0x0F16	0x7800    LDRB	R0, [R0, #0]
0x0F18	0x285A    CMP	R0, #90
0x0F1A	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x0F1C	0xF7FFFBCC  BL	_Is_TFT_Rotated_180+0
0x0F20	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x0F22	0x20C0    MOVS	R0, #192
0x0F24	0x4C12    LDR	R4, [PC, #72]
0x0F26	0x6824    LDR	R4, [R4, #0]
0x0F28	0x47A0    BLX	R4
0x0F2A	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x0F2C	0x2000    MOVS	R0, #0
0x0F2E	0x4C10    LDR	R4, [PC, #64]
0x0F30	0x6824    LDR	R4, [R4, #0]
0x0F32	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x0F34	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x0F36	0xF7FFFBBF  BL	_Is_TFT_Rotated_180+0
0x0F3A	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x0F3C	0x20A0    MOVS	R0, #160
0x0F3E	0x4C0C    LDR	R4, [PC, #48]
0x0F40	0x6824    LDR	R4, [R4, #0]
0x0F42	0x47A0    BLX	R4
0x0F44	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x0F46	0x2060    MOVS	R0, #96
0x0F48	0x4C09    LDR	R4, [PC, #36]
0x0F4A	0x6824    LDR	R4, [R4, #0]
0x0F4C	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x0F4E	0x2029    MOVS	R0, #41
0x0F50	0x4C09    LDR	R4, [PC, #36]
0x0F52	0x6824    LDR	R4, [R4, #0]
0x0F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x0F56	0x202C    MOVS	R0, #44
0x0F58	0x4C07    LDR	R4, [PC, #28]
0x0F5A	0x6824    LDR	R4, [R4, #0]
0x0F5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x0F5E	0x2101    MOVS	R1, #1
0x0F60	0xB249    SXTB	R1, R1
0x0F62	0x4807    LDR	R0, [PC, #28]
0x0F64	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x0F66	0xF8DDE000  LDR	LR, [SP, #0]
0x0F6A	0xB001    ADD	SP, SP, #4
0x0F6C	0x4770    BX	LR
0x0F6E	0xBF00    NOP
0x0F70	0x017C2000  	_TFT_Write_Command_Ptr+0
0x0F74	0x01602000  	_TFT_DISP_HEIGHT+0
0x0F78	0x01782000  	_TFT_Set_Index_Ptr+0
0x0F7C	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x0F80	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
0x0880	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0882	0xF24D47BF  MOVW	R7, #54463
0x0886	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x088A	0x1E7F    SUBS	R7, R7, #1
0x088C	0xD1FD    BNE	L_Delay_10ms22
0x088E	0xBF00    NOP
0x0890	0xBF00    NOP
0x0892	0xBF00    NOP
0x0894	0xBF00    NOP
0x0896	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0898	0xB001    ADD	SP, SP, #4
0x089A	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
0x09E8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x09EA	0xF644777F  MOVW	R7, #20351
0x09EE	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x09F2	0x1E7F    SUBS	R7, R7, #1
0x09F4	0xD1FD    BNE	L_Delay_100ms20
0x09F6	0xBF00    NOP
0x09F8	0xBF00    NOP
0x09FA	0xBF00    NOP
0x09FC	0xBF00    NOP
0x09FE	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0A00	0xB001    ADD	SP, SP, #4
0x0A02	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
0x06B8	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x06BA	0x4802    LDR	R0, [PC, #8]
0x06BC	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x06BE	0xB001    ADD	SP, SP, #4
0x06C0	0x4770    BX	LR
0x06C2	0xBF00    NOP
0x06C4	0x00082000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x0F84	0xB081    SUB	SP, SP, #4
0x0F86	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x0F8A	0xF7FFF963  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x0F8E	0xF7FFFD2B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x0F92	0x2101    MOVS	R1, #1
0x0F94	0xB249    SXTB	R1, R1
0x0F96	0x4895    LDR	R0, [PC, #596]
0x0F98	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x0F9A	0xF7FFFD25  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x0F9E	0xF7FFFD23  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x0FA2	0x2100    MOVS	R1, #0
0x0FA4	0xB249    SXTB	R1, R1
0x0FA6	0x4892    LDR	R0, [PC, #584]
0x0FA8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x0FAA	0x2001    MOVS	R0, #1
0x0FAC	0x4C91    LDR	R4, [PC, #580]
0x0FAE	0x6824    LDR	R4, [R4, #0]
0x0FB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x0FB2	0xF7FFFC55  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x0FB6	0x2028    MOVS	R0, #40
0x0FB8	0x4C8E    LDR	R4, [PC, #568]
0x0FBA	0x6824    LDR	R4, [R4, #0]
0x0FBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x0FBE	0x20CF    MOVS	R0, #207
0x0FC0	0x4C8C    LDR	R4, [PC, #560]
0x0FC2	0x6824    LDR	R4, [R4, #0]
0x0FC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x0FC6	0x2000    MOVS	R0, #0
0x0FC8	0x4C8B    LDR	R4, [PC, #556]
0x0FCA	0x6824    LDR	R4, [R4, #0]
0x0FCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x0FCE	0x2083    MOVS	R0, #131
0x0FD0	0x4C89    LDR	R4, [PC, #548]
0x0FD2	0x6824    LDR	R4, [R4, #0]
0x0FD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x0FD6	0x2030    MOVS	R0, #48
0x0FD8	0x4C87    LDR	R4, [PC, #540]
0x0FDA	0x6824    LDR	R4, [R4, #0]
0x0FDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x0FDE	0x20ED    MOVS	R0, #237
0x0FE0	0x4C84    LDR	R4, [PC, #528]
0x0FE2	0x6824    LDR	R4, [R4, #0]
0x0FE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x0FE6	0x2064    MOVS	R0, #100
0x0FE8	0x4C83    LDR	R4, [PC, #524]
0x0FEA	0x6824    LDR	R4, [R4, #0]
0x0FEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x0FEE	0x2003    MOVS	R0, #3
0x0FF0	0x4C81    LDR	R4, [PC, #516]
0x0FF2	0x6824    LDR	R4, [R4, #0]
0x0FF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x0FF6	0x2012    MOVS	R0, #18
0x0FF8	0x4C7F    LDR	R4, [PC, #508]
0x0FFA	0x6824    LDR	R4, [R4, #0]
0x0FFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x0FFE	0x2081    MOVS	R0, #129
0x1000	0x4C7D    LDR	R4, [PC, #500]
0x1002	0x6824    LDR	R4, [R4, #0]
0x1004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x1006	0x20E8    MOVS	R0, #232
0x1008	0x4C7A    LDR	R4, [PC, #488]
0x100A	0x6824    LDR	R4, [R4, #0]
0x100C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x100E	0x2085    MOVS	R0, #133
0x1010	0x4C79    LDR	R4, [PC, #484]
0x1012	0x6824    LDR	R4, [R4, #0]
0x1014	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x1016	0x2001    MOVS	R0, #1
0x1018	0x4C77    LDR	R4, [PC, #476]
0x101A	0x6824    LDR	R4, [R4, #0]
0x101C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x101E	0x2079    MOVS	R0, #121
0x1020	0x4C75    LDR	R4, [PC, #468]
0x1022	0x6824    LDR	R4, [R4, #0]
0x1024	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x1026	0x20CB    MOVS	R0, #203
0x1028	0x4C72    LDR	R4, [PC, #456]
0x102A	0x6824    LDR	R4, [R4, #0]
0x102C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x102E	0x2039    MOVS	R0, #57
0x1030	0x4C71    LDR	R4, [PC, #452]
0x1032	0x6824    LDR	R4, [R4, #0]
0x1034	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x1036	0x202C    MOVS	R0, #44
0x1038	0x4C6F    LDR	R4, [PC, #444]
0x103A	0x6824    LDR	R4, [R4, #0]
0x103C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x103E	0x2000    MOVS	R0, #0
0x1040	0x4C6D    LDR	R4, [PC, #436]
0x1042	0x6824    LDR	R4, [R4, #0]
0x1044	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x1046	0x2034    MOVS	R0, #52
0x1048	0x4C6B    LDR	R4, [PC, #428]
0x104A	0x6824    LDR	R4, [R4, #0]
0x104C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x104E	0x2002    MOVS	R0, #2
0x1050	0x4C69    LDR	R4, [PC, #420]
0x1052	0x6824    LDR	R4, [R4, #0]
0x1054	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x1056	0x20F7    MOVS	R0, #247
0x1058	0x4C66    LDR	R4, [PC, #408]
0x105A	0x6824    LDR	R4, [R4, #0]
0x105C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x105E	0x2020    MOVS	R0, #32
0x1060	0x4C65    LDR	R4, [PC, #404]
0x1062	0x6824    LDR	R4, [R4, #0]
0x1064	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x1066	0x20EA    MOVS	R0, #234
0x1068	0x4C62    LDR	R4, [PC, #392]
0x106A	0x6824    LDR	R4, [R4, #0]
0x106C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x106E	0x2000    MOVS	R0, #0
0x1070	0x4C61    LDR	R4, [PC, #388]
0x1072	0x6824    LDR	R4, [R4, #0]
0x1074	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x1076	0x2000    MOVS	R0, #0
0x1078	0x4C5F    LDR	R4, [PC, #380]
0x107A	0x6824    LDR	R4, [R4, #0]
0x107C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x107E	0x20C0    MOVS	R0, #192
0x1080	0x4C5C    LDR	R4, [PC, #368]
0x1082	0x6824    LDR	R4, [R4, #0]
0x1084	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x1086	0x2026    MOVS	R0, #38
0x1088	0x4C5B    LDR	R4, [PC, #364]
0x108A	0x6824    LDR	R4, [R4, #0]
0x108C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x108E	0x20C1    MOVS	R0, #193
0x1090	0x4C58    LDR	R4, [PC, #352]
0x1092	0x6824    LDR	R4, [R4, #0]
0x1094	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x1096	0x2011    MOVS	R0, #17
0x1098	0x4C57    LDR	R4, [PC, #348]
0x109A	0x6824    LDR	R4, [R4, #0]
0x109C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x109E	0x20C5    MOVS	R0, #197
0x10A0	0x4C54    LDR	R4, [PC, #336]
0x10A2	0x6824    LDR	R4, [R4, #0]
0x10A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x10A6	0x2035    MOVS	R0, #53
0x10A8	0x4C53    LDR	R4, [PC, #332]
0x10AA	0x6824    LDR	R4, [R4, #0]
0x10AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x10AE	0x203E    MOVS	R0, #62
0x10B0	0x4C51    LDR	R4, [PC, #324]
0x10B2	0x6824    LDR	R4, [R4, #0]
0x10B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x10B6	0x20C7    MOVS	R0, #199
0x10B8	0x4C4E    LDR	R4, [PC, #312]
0x10BA	0x6824    LDR	R4, [R4, #0]
0x10BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x10BE	0x20BE    MOVS	R0, #190
0x10C0	0x4C4D    LDR	R4, [PC, #308]
0x10C2	0x6824    LDR	R4, [R4, #0]
0x10C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x10C6	0x2036    MOVS	R0, #54
0x10C8	0x4C4A    LDR	R4, [PC, #296]
0x10CA	0x6824    LDR	R4, [R4, #0]
0x10CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x10CE	0x484B    LDR	R0, [PC, #300]
0x10D0	0x7800    LDRB	R0, [R0, #0]
0x10D2	0x285A    CMP	R0, #90
0x10D4	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x10D6	0xF7FFFAEF  BL	_Is_TFT_Rotated_180+0
0x10DA	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x10DC	0x2088    MOVS	R0, #136
0x10DE	0x4C46    LDR	R4, [PC, #280]
0x10E0	0x6824    LDR	R4, [R4, #0]
0x10E2	0x47A0    BLX	R4
0x10E4	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x10E6	0x2048    MOVS	R0, #72
0x10E8	0x4C43    LDR	R4, [PC, #268]
0x10EA	0x6824    LDR	R4, [R4, #0]
0x10EC	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x10EE	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x10F0	0xF7FFFAE2  BL	_Is_TFT_Rotated_180+0
0x10F4	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x10F6	0x20E8    MOVS	R0, #232
0x10F8	0x4C3F    LDR	R4, [PC, #252]
0x10FA	0x6824    LDR	R4, [R4, #0]
0x10FC	0x47A0    BLX	R4
0x10FE	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x1100	0x2028    MOVS	R0, #40
0x1102	0x4C3D    LDR	R4, [PC, #244]
0x1104	0x6824    LDR	R4, [R4, #0]
0x1106	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x1108	0x203A    MOVS	R0, #58
0x110A	0x4C3A    LDR	R4, [PC, #232]
0x110C	0x6824    LDR	R4, [R4, #0]
0x110E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x1110	0x2055    MOVS	R0, #85
0x1112	0x4C39    LDR	R4, [PC, #228]
0x1114	0x6824    LDR	R4, [R4, #0]
0x1116	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x1118	0x20B1    MOVS	R0, #177
0x111A	0x4C36    LDR	R4, [PC, #216]
0x111C	0x6824    LDR	R4, [R4, #0]
0x111E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x1120	0x2000    MOVS	R0, #0
0x1122	0x4C35    LDR	R4, [PC, #212]
0x1124	0x6824    LDR	R4, [R4, #0]
0x1126	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x1128	0x201B    MOVS	R0, #27
0x112A	0x4C33    LDR	R4, [PC, #204]
0x112C	0x6824    LDR	R4, [R4, #0]
0x112E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x1130	0x20F2    MOVS	R0, #242
0x1132	0x4C30    LDR	R4, [PC, #192]
0x1134	0x6824    LDR	R4, [R4, #0]
0x1136	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x1138	0x2008    MOVS	R0, #8
0x113A	0x4C2F    LDR	R4, [PC, #188]
0x113C	0x6824    LDR	R4, [R4, #0]
0x113E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x1140	0x2026    MOVS	R0, #38
0x1142	0x4C2C    LDR	R4, [PC, #176]
0x1144	0x6824    LDR	R4, [R4, #0]
0x1146	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x1148	0x2001    MOVS	R0, #1
0x114A	0x4C2B    LDR	R4, [PC, #172]
0x114C	0x6824    LDR	R4, [R4, #0]
0x114E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x1150	0x20E0    MOVS	R0, #224
0x1152	0x4C28    LDR	R4, [PC, #160]
0x1154	0x6824    LDR	R4, [R4, #0]
0x1156	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x1158	0x201F    MOVS	R0, #31
0x115A	0x4C27    LDR	R4, [PC, #156]
0x115C	0x6824    LDR	R4, [R4, #0]
0x115E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x1160	0x201A    MOVS	R0, #26
0x1162	0x4C25    LDR	R4, [PC, #148]
0x1164	0x6824    LDR	R4, [R4, #0]
0x1166	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x1168	0x2018    MOVS	R0, #24
0x116A	0x4C23    LDR	R4, [PC, #140]
0x116C	0x6824    LDR	R4, [R4, #0]
0x116E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x1170	0x200A    MOVS	R0, #10
0x1172	0x4C21    LDR	R4, [PC, #132]
0x1174	0x6824    LDR	R4, [R4, #0]
0x1176	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x1178	0x200F    MOVS	R0, #15
0x117A	0x4C1F    LDR	R4, [PC, #124]
0x117C	0x6824    LDR	R4, [R4, #0]
0x117E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x1180	0x2006    MOVS	R0, #6
0x1182	0x4C1D    LDR	R4, [PC, #116]
0x1184	0x6824    LDR	R4, [R4, #0]
0x1186	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x1188	0x2045    MOVS	R0, #69
0x118A	0x4C1B    LDR	R4, [PC, #108]
0x118C	0x6824    LDR	R4, [R4, #0]
0x118E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x1190	0x2087    MOVS	R0, #135
0x1192	0x4C19    LDR	R4, [PC, #100]
0x1194	0x6824    LDR	R4, [R4, #0]
0x1196	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x1198	0x2032    MOVS	R0, #50
0x119A	0x4C17    LDR	R4, [PC, #92]
0x119C	0x6824    LDR	R4, [R4, #0]
0x119E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x11A0	0x200A    MOVS	R0, #10
0x11A2	0x4C15    LDR	R4, [PC, #84]
0x11A4	0x6824    LDR	R4, [R4, #0]
0x11A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x11A8	0x2007    MOVS	R0, #7
0x11AA	0x4C13    LDR	R4, [PC, #76]
0x11AC	0x6824    LDR	R4, [R4, #0]
0x11AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x11B0	0x2002    MOVS	R0, #2
0x11B2	0x4C11    LDR	R4, [PC, #68]
0x11B4	0x6824    LDR	R4, [R4, #0]
0x11B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x11B8	0x2007    MOVS	R0, #7
0x11BA	0x4C0F    LDR	R4, [PC, #60]
0x11BC	0x6824    LDR	R4, [R4, #0]
0x11BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x11C0	0x2005    MOVS	R0, #5
0x11C2	0x4C0D    LDR	R4, [PC, #52]
0x11C4	0x6824    LDR	R4, [R4, #0]
0x11C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x11C8	0x2000    MOVS	R0, #0
0x11CA	0x4C0B    LDR	R4, [PC, #44]
0x11CC	0x6824    LDR	R4, [R4, #0]
0x11CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x11D0	0x20E1    MOVS	R0, #225
0x11D2	0x4C08    LDR	R4, [PC, #32]
0x11D4	0x6824    LDR	R4, [R4, #0]
0x11D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x11D8	0x2000    MOVS	R0, #0
0x11DA	0x4C07    LDR	R4, [PC, #28]
0x11DC	0x6824    LDR	R4, [R4, #0]
0x11DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x11E0	0x2025    MOVS	R0, #37
0x11E2	0x4C05    LDR	R4, [PC, #20]
0x11E4	0x6824    LDR	R4, [R4, #0]
0x11E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x11E8	0x2027    MOVS	R0, #39
0x11EA	0xE009    B	#18
0x11EC	0x01A04223  	TFT_RST+0
0x11F0	0x01BC4223  	TFT_CS+0
0x11F4	0x01782000  	_TFT_Set_Index_Ptr+0
0x11F8	0x017C2000  	_TFT_Write_Command_Ptr+0
0x11FC	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1200	0x4C4F    LDR	R4, [PC, #316]
0x1202	0x6824    LDR	R4, [R4, #0]
0x1204	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x1206	0x2005    MOVS	R0, #5
0x1208	0x4C4D    LDR	R4, [PC, #308]
0x120A	0x6824    LDR	R4, [R4, #0]
0x120C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x120E	0x2010    MOVS	R0, #16
0x1210	0x4C4B    LDR	R4, [PC, #300]
0x1212	0x6824    LDR	R4, [R4, #0]
0x1214	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x1216	0x2009    MOVS	R0, #9
0x1218	0x4C49    LDR	R4, [PC, #292]
0x121A	0x6824    LDR	R4, [R4, #0]
0x121C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x121E	0x203A    MOVS	R0, #58
0x1220	0x4C47    LDR	R4, [PC, #284]
0x1222	0x6824    LDR	R4, [R4, #0]
0x1224	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x1226	0x2078    MOVS	R0, #120
0x1228	0x4C45    LDR	R4, [PC, #276]
0x122A	0x6824    LDR	R4, [R4, #0]
0x122C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x122E	0x204D    MOVS	R0, #77
0x1230	0x4C43    LDR	R4, [PC, #268]
0x1232	0x6824    LDR	R4, [R4, #0]
0x1234	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x1236	0x2005    MOVS	R0, #5
0x1238	0x4C41    LDR	R4, [PC, #260]
0x123A	0x6824    LDR	R4, [R4, #0]
0x123C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x123E	0x2018    MOVS	R0, #24
0x1240	0x4C3F    LDR	R4, [PC, #252]
0x1242	0x6824    LDR	R4, [R4, #0]
0x1244	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x1246	0x200D    MOVS	R0, #13
0x1248	0x4C3D    LDR	R4, [PC, #244]
0x124A	0x6824    LDR	R4, [R4, #0]
0x124C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x124E	0x2038    MOVS	R0, #56
0x1250	0x4C3B    LDR	R4, [PC, #236]
0x1252	0x6824    LDR	R4, [R4, #0]
0x1254	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x1256	0x203A    MOVS	R0, #58
0x1258	0x4C39    LDR	R4, [PC, #228]
0x125A	0x6824    LDR	R4, [R4, #0]
0x125C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x125E	0x201F    MOVS	R0, #31
0x1260	0x4C37    LDR	R4, [PC, #220]
0x1262	0x6824    LDR	R4, [R4, #0]
0x1264	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x1266	0x202A    MOVS	R0, #42
0x1268	0x4C36    LDR	R4, [PC, #216]
0x126A	0x6824    LDR	R4, [R4, #0]
0x126C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x126E	0x2000    MOVS	R0, #0
0x1270	0x4C33    LDR	R4, [PC, #204]
0x1272	0x6824    LDR	R4, [R4, #0]
0x1274	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x1276	0x2000    MOVS	R0, #0
0x1278	0x4C31    LDR	R4, [PC, #196]
0x127A	0x6824    LDR	R4, [R4, #0]
0x127C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x127E	0x4832    LDR	R0, [PC, #200]
0x1280	0x8800    LDRH	R0, [R0, #0]
0x1282	0x1E40    SUBS	R0, R0, #1
0x1284	0xB280    UXTH	R0, R0
0x1286	0x0A04    LSRS	R4, R0, #8
0x1288	0xB2E0    UXTB	R0, R4
0x128A	0x4C2D    LDR	R4, [PC, #180]
0x128C	0x6824    LDR	R4, [R4, #0]
0x128E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x1290	0x482D    LDR	R0, [PC, #180]
0x1292	0x8800    LDRH	R0, [R0, #0]
0x1294	0x1E44    SUBS	R4, R0, #1
0x1296	0xB2E0    UXTB	R0, R4
0x1298	0x4C29    LDR	R4, [PC, #164]
0x129A	0x6824    LDR	R4, [R4, #0]
0x129C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x129E	0x202B    MOVS	R0, #43
0x12A0	0x4C28    LDR	R4, [PC, #160]
0x12A2	0x6824    LDR	R4, [R4, #0]
0x12A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x12A6	0x2000    MOVS	R0, #0
0x12A8	0x4C25    LDR	R4, [PC, #148]
0x12AA	0x6824    LDR	R4, [R4, #0]
0x12AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x12AE	0x2000    MOVS	R0, #0
0x12B0	0x4C23    LDR	R4, [PC, #140]
0x12B2	0x6824    LDR	R4, [R4, #0]
0x12B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x12B6	0x4825    LDR	R0, [PC, #148]
0x12B8	0x8800    LDRH	R0, [R0, #0]
0x12BA	0x1E40    SUBS	R0, R0, #1
0x12BC	0xB280    UXTH	R0, R0
0x12BE	0x0A04    LSRS	R4, R0, #8
0x12C0	0xB2E0    UXTB	R0, R4
0x12C2	0x4C1F    LDR	R4, [PC, #124]
0x12C4	0x6824    LDR	R4, [R4, #0]
0x12C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x12C8	0x4820    LDR	R0, [PC, #128]
0x12CA	0x8800    LDRH	R0, [R0, #0]
0x12CC	0x1E44    SUBS	R4, R0, #1
0x12CE	0xB2E0    UXTB	R0, R4
0x12D0	0x4C1B    LDR	R4, [PC, #108]
0x12D2	0x6824    LDR	R4, [R4, #0]
0x12D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x12D6	0x20B7    MOVS	R0, #183
0x12D8	0x4C1A    LDR	R4, [PC, #104]
0x12DA	0x6824    LDR	R4, [R4, #0]
0x12DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x12DE	0x2007    MOVS	R0, #7
0x12E0	0x4C17    LDR	R4, [PC, #92]
0x12E2	0x6824    LDR	R4, [R4, #0]
0x12E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x12E6	0x20B6    MOVS	R0, #182
0x12E8	0x4C16    LDR	R4, [PC, #88]
0x12EA	0x6824    LDR	R4, [R4, #0]
0x12EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x12EE	0x200A    MOVS	R0, #10
0x12F0	0x4C13    LDR	R4, [PC, #76]
0x12F2	0x6824    LDR	R4, [R4, #0]
0x12F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x12F6	0x2082    MOVS	R0, #130
0x12F8	0x4C11    LDR	R4, [PC, #68]
0x12FA	0x6824    LDR	R4, [R4, #0]
0x12FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x12FE	0x2027    MOVS	R0, #39
0x1300	0x4C0F    LDR	R4, [PC, #60]
0x1302	0x6824    LDR	R4, [R4, #0]
0x1304	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x1306	0x2000    MOVS	R0, #0
0x1308	0x4C0D    LDR	R4, [PC, #52]
0x130A	0x6824    LDR	R4, [R4, #0]
0x130C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x130E	0x2011    MOVS	R0, #17
0x1310	0x4C0C    LDR	R4, [PC, #48]
0x1312	0x6824    LDR	R4, [R4, #0]
0x1314	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x1316	0xF7FFFB67  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x131A	0x2029    MOVS	R0, #41
0x131C	0x4C09    LDR	R4, [PC, #36]
0x131E	0x6824    LDR	R4, [R4, #0]
0x1320	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x1322	0xF7FFFB61  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x1326	0x202C    MOVS	R0, #44
0x1328	0x4C06    LDR	R4, [PC, #24]
0x132A	0x6824    LDR	R4, [R4, #0]
0x132C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x132E	0x2101    MOVS	R1, #1
0x1330	0xB249    SXTB	R1, R1
0x1332	0x4807    LDR	R0, [PC, #28]
0x1334	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x1336	0xF8DDE000  LDR	LR, [SP, #0]
0x133A	0xB001    ADD	SP, SP, #4
0x133C	0x4770    BX	LR
0x133E	0xBF00    NOP
0x1340	0x017C2000  	_TFT_Write_Command_Ptr+0
0x1344	0x01782000  	_TFT_Set_Index_Ptr+0
0x1348	0x015A2000  	_TFT_DISP_WIDTH+0
0x134C	0x01602000  	_TFT_DISP_HEIGHT+0
0x1350	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
0x0860	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x0862	0xF64E275F  MOVW	R7, #59999
0x0866	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x086A	0x1E7F    SUBS	R7, R7, #1
0x086C	0xD1FD    BNE	L_Delay_5ms16
0x086E	0xBF00    NOP
0x0870	0xBF00    NOP
0x0872	0xBF00    NOP
0x0874	0xBF00    NOP
0x0876	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0878	0xB001    ADD	SP, SP, #4
0x087A	0x4770    BX	LR
; end of _Delay_5ms
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x1D38	0xB083    SUB	SP, SP, #12
0x1D3A	0xF8CDE000  STR	LR, [SP, #0]
0x1D3E	0xFA1FFB80  UXTH	R11, R0
0x1D42	0xFA1FFC81  UXTH	R12, R1
0x1D46	0xF88D2004  STRB	R2, [SP, #4]
0x1D4A	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x1D4E	0xF640400C  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x1D52	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x1D56	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x1D5A	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x1D5E	0x4A27    LDR	R2, [PC, #156]
0x1D60	0xB289    UXTH	R1, R1
0x1D62	0xF7FFFB85  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x1D66	0x2500    MOVS	R5, #0
0x1D68	0xB26D    SXTB	R5, R5
0x1D6A	0x4C25    LDR	R4, [PC, #148]
0x1D6C	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x1D6E	0xF640400C  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x1D72	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x1D76	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x1D7A	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x1D7E	0x4A1F    LDR	R2, [PC, #124]
0x1D80	0xB289    UXTH	R1, R1
0x1D82	0xF7FFFB75  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x1D86	0x2500    MOVS	R5, #0
0x1D88	0xB26D    SXTB	R5, R5
0x1D8A	0x4C1E    LDR	R4, [PC, #120]
0x1D8C	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x1D8E	0xF640400C  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x1D92	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x1D96	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x1D9A	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x1D9E	0xF04F0241  MOV	R2, #65
0x1DA2	0xB289    UXTH	R1, R1
0x1DA4	0xF7FFFB64  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x1DA8	0xF640400C  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x1DAC	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x1DB0	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x1DB4	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x1DB8	0xF04F0241  MOV	R2, #65
0x1DBC	0xB289    UXTH	R1, R1
0x1DBE	0xF7FFFB57  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x1DC2	0xF2403584  MOVW	R5, #900
0x1DC6	0xB22D    SXTH	R5, R5
0x1DC8	0x4C0F    LDR	R4, [PC, #60]
0x1DCA	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x1DCC	0x4C0F    LDR	R4, [PC, #60]
0x1DCE	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x1DD2	0x4C0F    LDR	R4, [PC, #60]
0x1DD4	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x1DD8	0xF89D5004  LDRB	R5, [SP, #4]
0x1DDC	0x4C0D    LDR	R4, [PC, #52]
0x1DDE	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x1DE0	0xF89D5008  LDRB	R5, [SP, #8]
0x1DE4	0x4C0C    LDR	R4, [PC, #48]
0x1DE6	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x1DE8	0x2500    MOVS	R5, #0
0x1DEA	0x4C0C    LDR	R4, [PC, #48]
0x1DEC	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x1DEE	0x2500    MOVS	R5, #0
0x1DF0	0x4C0B    LDR	R4, [PC, #44]
0x1DF2	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x1DF4	0xF8DDE000  LDR	LR, [SP, #0]
0x1DF8	0xB003    ADD	SP, SP, #12
0x1DFA	0x4770    BX	LR
0x1DFC	0x00140008  	#524308
0x1E00	0x81A04221  	DriveX_Right+0
0x1E04	0x81A44221  	DriveY_Up+0
0x1E08	0x01802000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x1E0C	0x01822000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x1E10	0x01842000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x1E14	0x01862000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x1E18	0x01872000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x1E1C	0x01882000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x1E20	0x018A2000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x21B0	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x21B2	0x4902    LDR	R1, [PC, #8]
0x21B4	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x21B6	0xB001    ADD	SP, SP, #4
0x21B8	0x4770    BX	LR
0x21BA	0xBF00    NOP
0x21BC	0x01802000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x23D8	0xB084    SUB	SP, SP, #16
0x23DA	0xF8CDE000  STR	LR, [SP, #0]
0x23DE	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x23E2	0x2200    MOVS	R2, #0
0x23E4	0xB252    SXTB	R2, R2
0x23E6	0x491A    LDR	R1, [PC, #104]
0x23E8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x23EA	0xF7FFFBC1  BL	__Lib_TFT_Is_SSD1963_Set+0
0x23EE	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x23F0	0x4918    LDR	R1, [PC, #96]
0x23F2	0x8809    LDRH	R1, [R1, #0]
0x23F4	0x1E4C    SUBS	R4, R1, #1
0x23F6	0x4918    LDR	R1, [PC, #96]
0x23F8	0x8809    LDRH	R1, [R1, #0]
0x23FA	0x1E49    SUBS	R1, R1, #1
0x23FC	0xB2A3    UXTH	R3, R4
0x23FE	0xB28A    UXTH	R2, R1
0x2400	0x2100    MOVS	R1, #0
0x2402	0x2000    MOVS	R0, #0
0x2404	0x4C15    LDR	R4, [PC, #84]
0x2406	0x6824    LDR	R4, [R4, #0]
0x2408	0x47A0    BLX	R4
0x240A	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x240C	0x2100    MOVS	R1, #0
0x240E	0x2000    MOVS	R0, #0
0x2410	0x4C13    LDR	R4, [PC, #76]
0x2412	0x6824    LDR	R4, [R4, #0]
0x2414	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x2416	0x4910    LDR	R1, [PC, #64]
0x2418	0x880A    LDRH	R2, [R1, #0]
0x241A	0x490E    LDR	R1, [PC, #56]
0x241C	0x8809    LDRH	R1, [R1, #0]
0x241E	0x4351    MULS	R1, R2, R1
0x2420	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x2422	0x2100    MOVS	R1, #0
0x2424	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x2426	0x9A02    LDR	R2, [SP, #8]
0x2428	0x9901    LDR	R1, [SP, #4]
0x242A	0x4291    CMP	R1, R2
0x242C	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x242E	0xF8BD000C  LDRH	R0, [SP, #12]
0x2432	0x4C0C    LDR	R4, [PC, #48]
0x2434	0x6824    LDR	R4, [R4, #0]
0x2436	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x2438	0x9901    LDR	R1, [SP, #4]
0x243A	0x1C49    ADDS	R1, R1, #1
0x243C	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x243E	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x2440	0x2201    MOVS	R2, #1
0x2442	0xB252    SXTB	R2, R2
0x2444	0x4902    LDR	R1, [PC, #8]
0x2446	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x2448	0xF8DDE000  LDR	LR, [SP, #0]
0x244C	0xB004    ADD	SP, SP, #16
0x244E	0x4770    BX	LR
0x2450	0x01BC4223  	TFT_CS+0
0x2454	0x01602000  	_TFT_DISP_HEIGHT+0
0x2458	0x015A2000  	_TFT_DISP_WIDTH+0
0x245C	0x015C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2460	0x01642000  	_TFT_Set_Address_Ptr+0
0x2464	0x01682000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1E24	0xB083    SUB	SP, SP, #12
0x1E26	0xF8CDE000  STR	LR, [SP, #0]
0x1E2A	0xB29E    UXTH	R6, R3
0x1E2C	0xB293    UXTH	R3, R2
0x1E2E	0xB28A    UXTH	R2, R1
0x1E30	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x1E32	0x4C49    LDR	R4, [PC, #292]
0x1E34	0x8824    LDRH	R4, [R4, #0]
0x1E36	0xF5B47FF0  CMP	R4, #480
0x1E3A	0xD805    BHI	L__TFT_Set_Address_SSD1963II278
0x1E3C	0x4C47    LDR	R4, [PC, #284]
0x1E3E	0x8824    LDRH	R4, [R4, #0]
0x1E40	0xF5B47FF0  CMP	R4, #480
0x1E44	0xD800    BHI	L__TFT_Set_Address_SSD1963II277
0x1E46	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II278:
L__TFT_Set_Address_SSD1963II277:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1E48	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1E4C	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1E50	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x1E52	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x1E56	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1E5A	0x4C41    LDR	R4, [PC, #260]
0x1E5C	0x7824    LDRB	R4, [R4, #0]
0x1E5E	0x2C5A    CMP	R4, #90
0x1E60	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x1E62	0xF7FEFC29  BL	_Is_TFT_Rotated_180+0
0x1E66	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x1E68	0xF1A80501  SUB	R5, R8, #1
0x1E6C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1E6E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1E70	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x1E74	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1E76	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x1E7A	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x1E7E	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x1E82	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1E84	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x1E88	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x1E8C	0x1E7D    SUBS	R5, R7, #1
0x1E8E	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1E90	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1E92	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x1E96	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1E98	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x1E9C	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1E9E	0xF7FEFC0B  BL	_Is_TFT_Rotated_180+0
0x1EA2	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x1EA4	0xF1A80501  SUB	R5, R8, #1
0x1EA8	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1EAA	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1EAC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x1EB0	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1EB2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x1EB6	0x1E7D    SUBS	R5, R7, #1
0x1EB8	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1EBA	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1EBC	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x1EC0	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1EC2	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x1EC6	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1EC8	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x1ECC	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x1ED0	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x1ED4	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1ED8	0x202A    MOVS	R0, #42
0x1EDA	0x4C22    LDR	R4, [PC, #136]
0x1EDC	0x6824    LDR	R4, [R4, #0]
0x1EDE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1EE0	0xF8BD4004  LDRH	R4, [SP, #4]
0x1EE4	0x0A24    LSRS	R4, R4, #8
0x1EE6	0xB2E0    UXTB	R0, R4
0x1EE8	0x4C1F    LDR	R4, [PC, #124]
0x1EEA	0x6824    LDR	R4, [R4, #0]
0x1EEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x1EEE	0xF8BD0004  LDRH	R0, [SP, #4]
0x1EF2	0x4C1D    LDR	R4, [PC, #116]
0x1EF4	0x6824    LDR	R4, [R4, #0]
0x1EF6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1EF8	0xF8BD4006  LDRH	R4, [SP, #6]
0x1EFC	0x0A24    LSRS	R4, R4, #8
0x1EFE	0xB2E0    UXTB	R0, R4
0x1F00	0x4C19    LDR	R4, [PC, #100]
0x1F02	0x6824    LDR	R4, [R4, #0]
0x1F04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x1F06	0xF8BD0006  LDRH	R0, [SP, #6]
0x1F0A	0x4C17    LDR	R4, [PC, #92]
0x1F0C	0x6824    LDR	R4, [R4, #0]
0x1F0E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1F10	0x202B    MOVS	R0, #43
0x1F12	0x4C14    LDR	R4, [PC, #80]
0x1F14	0x6824    LDR	R4, [R4, #0]
0x1F16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1F18	0xF8BD4008  LDRH	R4, [SP, #8]
0x1F1C	0x0A24    LSRS	R4, R4, #8
0x1F1E	0xB2E0    UXTB	R0, R4
0x1F20	0x4C11    LDR	R4, [PC, #68]
0x1F22	0x6824    LDR	R4, [R4, #0]
0x1F24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x1F26	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F2A	0x4C0F    LDR	R4, [PC, #60]
0x1F2C	0x6824    LDR	R4, [R4, #0]
0x1F2E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x1F30	0xF8BD400A  LDRH	R4, [SP, #10]
0x1F34	0x0A24    LSRS	R4, R4, #8
0x1F36	0xB2E0    UXTB	R0, R4
0x1F38	0x4C0B    LDR	R4, [PC, #44]
0x1F3A	0x6824    LDR	R4, [R4, #0]
0x1F3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x1F3E	0xF8BD000A  LDRH	R0, [SP, #10]
0x1F42	0x4C09    LDR	R4, [PC, #36]
0x1F44	0x6824    LDR	R4, [R4, #0]
0x1F46	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x1F48	0x202C    MOVS	R0, #44
0x1F4A	0x4C06    LDR	R4, [PC, #24]
0x1F4C	0x6824    LDR	R4, [R4, #0]
0x1F4E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x1F50	0xF8DDE000  LDR	LR, [SP, #0]
0x1F54	0xB003    ADD	SP, SP, #12
0x1F56	0x4770    BX	LR
0x1F58	0x015A2000  	_TFT_DISP_WIDTH+0
0x1F5C	0x01602000  	_TFT_DISP_HEIGHT+0
0x1F60	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1F64	0x01782000  	_TFT_Set_Index_Ptr+0
0x1F68	0x017C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2777 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1F6C	0xB083    SUB	SP, SP, #12
0x1F6E	0xF8CDE000  STR	LR, [SP, #0]
0x1F72	0xB29E    UXTH	R6, R3
0x1F74	0xB293    UXTH	R3, R2
0x1F76	0xB28A    UXTH	R2, R1
0x1F78	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2782 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x1F7A	0x4C51    LDR	R4, [PC, #324]
0x1F7C	0x8824    LDRH	R4, [R4, #0]
0x1F7E	0xF5B47FF0  CMP	R4, #480
0x1F82	0xD805    BHI	L__TFT_Set_Address_SSD1963I282
0x1F84	0x4C4F    LDR	R4, [PC, #316]
0x1F86	0x8824    LDRH	R4, [R4, #0]
0x1F88	0xF5B47FF0  CMP	R4, #480
0x1F8C	0xD800    BHI	L__TFT_Set_Address_SSD1963I281
0x1F8E	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I282:
L__TFT_Set_Address_SSD1963I281:
;__Lib_TFT_Defs.c, 2783 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1F90	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2784 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1F94	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2785 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1F98	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2786 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x1F9A	0x4C49    LDR	R4, [PC, #292]
0x1F9C	0x8824    LDRH	R4, [R4, #0]
0x1F9E	0xF5B47FA0  CMP	R4, #320
0x1FA2	0xD805    BHI	L__TFT_Set_Address_SSD1963I284
0x1FA4	0x4C47    LDR	R4, [PC, #284]
0x1FA6	0x8824    LDRH	R4, [R4, #0]
0x1FA8	0xF5B47FA0  CMP	R4, #320
0x1FAC	0xD800    BHI	L__TFT_Set_Address_SSD1963I283
0x1FAE	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I284:
L__TFT_Set_Address_SSD1963I283:
;__Lib_TFT_Defs.c, 2787 :: 		_width = 480;
; _width start address is: 32 (R8)
0x1FB0	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2788 :: 		_height = 272;
; _height start address is: 28 (R7)
0x1FB4	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2789 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1FB8	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2791 :: 		_width = 320;
; _width start address is: 32 (R8)
0x1FBA	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2792 :: 		_height = 240;
; _height start address is: 28 (R7)
0x1FBE	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2793 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2795 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1FC0	0x4C41    LDR	R4, [PC, #260]
0x1FC2	0x7824    LDRB	R4, [R4, #0]
0x1FC4	0x2C5A    CMP	R4, #90
0x1FC6	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2796 :: 		if (Is_TFT_Rotated_180()) {
0x1FC8	0xF7FEFB76  BL	_Is_TFT_Rotated_180+0
0x1FCC	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2797 :: 		s_col = y1;
0x1FCE	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2798 :: 		e_col = y2;
0x1FD2	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2799 :: 		s_page = (_height - 1) - x2;
0x1FD6	0x1E7D    SUBS	R5, R7, #1
0x1FD8	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1FDA	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1FDC	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2800 :: 		e_page = (_height - 1) - x1;
0x1FE0	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1FE2	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2801 :: 		} else {
0x1FE6	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2802 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1FE8	0xF1A80501  SUB	R5, R8, #1
0x1FEC	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1FEE	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1FF0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2803 :: 		e_col = (_width - 1) - y1;
0x1FF4	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1FF6	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2804 :: 		s_page = x1;
0x1FFA	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2805 :: 		e_page = x2;
0x1FFE	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2806 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2807 :: 		} else {
0x2002	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2808 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2004	0xF7FEFB58  BL	_Is_TFT_Rotated_180+0
0x2008	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2809 :: 		s_col = x1;
0x200A	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2810 :: 		e_col = x2;
0x200E	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2811 :: 		s_page = y1;
0x2012	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2812 :: 		e_page = y2;
0x2016	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2813 :: 		} else {
0x201A	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2814 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x201C	0xF1A80501  SUB	R5, R8, #1
0x2020	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x2022	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x2024	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2815 :: 		e_col = (_width - 1) - x1;
0x2028	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x202A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2816 :: 		s_page = (_height - 1) - y2;
0x202E	0x1E7D    SUBS	R5, R7, #1
0x2030	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x2032	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2034	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2817 :: 		e_page = (_height - 1) - y1;
0x2038	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x203A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2819 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x203E	0x202A    MOVS	R0, #42
0x2040	0x4C22    LDR	R4, [PC, #136]
0x2042	0x6824    LDR	R4, [R4, #0]
0x2044	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x2046	0xF8BD4004  LDRH	R4, [SP, #4]
0x204A	0x0A24    LSRS	R4, R4, #8
0x204C	0xB2E0    UXTB	R0, R4
0x204E	0x4C20    LDR	R4, [PC, #128]
0x2050	0x6824    LDR	R4, [R4, #0]
0x2052	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr(s_col);
0x2054	0xF8BD0004  LDRH	R0, [SP, #4]
0x2058	0x4C1D    LDR	R4, [PC, #116]
0x205A	0x6824    LDR	R4, [R4, #0]
0x205C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x205E	0xF8BD4006  LDRH	R4, [SP, #6]
0x2062	0x0A24    LSRS	R4, R4, #8
0x2064	0xB2E0    UXTB	R0, R4
0x2066	0x4C1A    LDR	R4, [PC, #104]
0x2068	0x6824    LDR	R4, [R4, #0]
0x206A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2824 :: 		TFT_Write_Command_Ptr(e_col);
0x206C	0xF8BD0006  LDRH	R0, [SP, #6]
0x2070	0x4C17    LDR	R4, [PC, #92]
0x2072	0x6824    LDR	R4, [R4, #0]
0x2074	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x2076	0x202B    MOVS	R0, #43
0x2078	0x4C14    LDR	R4, [PC, #80]
0x207A	0x6824    LDR	R4, [R4, #0]
0x207C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x207E	0xF8BD4008  LDRH	R4, [SP, #8]
0x2082	0x0A24    LSRS	R4, R4, #8
0x2084	0xB2E0    UXTB	R0, R4
0x2086	0x4C12    LDR	R4, [PC, #72]
0x2088	0x6824    LDR	R4, [R4, #0]
0x208A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr(s_page);
0x208C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2090	0x4C0F    LDR	R4, [PC, #60]
0x2092	0x6824    LDR	R4, [R4, #0]
0x2094	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x2096	0xF8BD400A  LDRH	R4, [SP, #10]
0x209A	0x0A24    LSRS	R4, R4, #8
0x209C	0xB2E0    UXTB	R0, R4
0x209E	0x4C0C    LDR	R4, [PC, #48]
0x20A0	0x6824    LDR	R4, [R4, #0]
0x20A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Write_Command_Ptr(e_page);
0x20A4	0xF8BD000A  LDRH	R0, [SP, #10]
0x20A8	0x4C09    LDR	R4, [PC, #36]
0x20AA	0x6824    LDR	R4, [R4, #0]
0x20AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		TFT_Set_Index_Ptr(0x2C);
0x20AE	0x202C    MOVS	R0, #44
0x20B0	0x4C06    LDR	R4, [PC, #24]
0x20B2	0x6824    LDR	R4, [R4, #0]
0x20B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2832 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x20B6	0xF8DDE000  LDR	LR, [SP, #0]
0x20BA	0xB003    ADD	SP, SP, #12
0x20BC	0x4770    BX	LR
0x20BE	0xBF00    NOP
0x20C0	0x015A2000  	_TFT_DISP_WIDTH+0
0x20C4	0x01602000  	_TFT_DISP_HEIGHT+0
0x20C8	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x20CC	0x01782000  	_TFT_Set_Index_Ptr+0
0x20D0	0x017C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x195C	0xB083    SUB	SP, SP, #12
0x195E	0xF8CDE000  STR	LR, [SP, #0]
0x1962	0xF8AD0004  STRH	R0, [SP, #4]
0x1966	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x196A	0x2002    MOVS	R0, #2
0x196C	0x4C17    LDR	R4, [PC, #92]
0x196E	0x6824    LDR	R4, [R4, #0]
0x1970	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x1972	0xF8BD2004  LDRH	R2, [SP, #4]
0x1976	0x0A14    LSRS	R4, R2, #8
0x1978	0xB2E0    UXTB	R0, R4
0x197A	0x4C15    LDR	R4, [PC, #84]
0x197C	0x6824    LDR	R4, [R4, #0]
0x197E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x1980	0x2003    MOVS	R0, #3
0x1982	0x4C12    LDR	R4, [PC, #72]
0x1984	0x6824    LDR	R4, [R4, #0]
0x1986	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x1988	0xF8BD0004  LDRH	R0, [SP, #4]
0x198C	0x4C10    LDR	R4, [PC, #64]
0x198E	0x6824    LDR	R4, [R4, #0]
0x1990	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x1992	0x2006    MOVS	R0, #6
0x1994	0x4C0D    LDR	R4, [PC, #52]
0x1996	0x6824    LDR	R4, [R4, #0]
0x1998	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x199A	0xF8BD2008  LDRH	R2, [SP, #8]
0x199E	0x0A14    LSRS	R4, R2, #8
0x19A0	0xB2E0    UXTB	R0, R4
0x19A2	0x4C0B    LDR	R4, [PC, #44]
0x19A4	0x6824    LDR	R4, [R4, #0]
0x19A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x19A8	0x2007    MOVS	R0, #7
0x19AA	0x4C08    LDR	R4, [PC, #32]
0x19AC	0x6824    LDR	R4, [R4, #0]
0x19AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x19B0	0xF8BD0008  LDRH	R0, [SP, #8]
0x19B4	0x4C06    LDR	R4, [PC, #24]
0x19B6	0x6824    LDR	R4, [R4, #0]
0x19B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x19BA	0x2022    MOVS	R0, #34
0x19BC	0x4C03    LDR	R4, [PC, #12]
0x19BE	0x6824    LDR	R4, [R4, #0]
0x19C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x19C2	0xF8DDE000  LDR	LR, [SP, #0]
0x19C6	0xB003    ADD	SP, SP, #12
0x19C8	0x4770    BX	LR
0x19CA	0xBF00    NOP
0x19CC	0x01782000  	_TFT_Set_Index_Ptr+0
0x19D0	0x017C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x19D4	0xB083    SUB	SP, SP, #12
0x19D6	0xF8CDE000  STR	LR, [SP, #0]
0x19DA	0xF8AD0004  STRH	R0, [SP, #4]
0x19DE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x19E2	0x202A    MOVS	R0, #42
0x19E4	0x4C13    LDR	R4, [PC, #76]
0x19E6	0x6824    LDR	R4, [R4, #0]
0x19E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x19EA	0xF8BD2004  LDRH	R2, [SP, #4]
0x19EE	0x0A14    LSRS	R4, R2, #8
0x19F0	0xB2E0    UXTB	R0, R4
0x19F2	0x4C11    LDR	R4, [PC, #68]
0x19F4	0x6824    LDR	R4, [R4, #0]
0x19F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x19F8	0xF8BD0004  LDRH	R0, [SP, #4]
0x19FC	0x4C0E    LDR	R4, [PC, #56]
0x19FE	0x6824    LDR	R4, [R4, #0]
0x1A00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x1A02	0x202B    MOVS	R0, #43
0x1A04	0x4C0B    LDR	R4, [PC, #44]
0x1A06	0x6824    LDR	R4, [R4, #0]
0x1A08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x1A0A	0xF8BD2008  LDRH	R2, [SP, #8]
0x1A0E	0x0A14    LSRS	R4, R2, #8
0x1A10	0xB2E0    UXTB	R0, R4
0x1A12	0x4C09    LDR	R4, [PC, #36]
0x1A14	0x6824    LDR	R4, [R4, #0]
0x1A16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x1A18	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A1C	0x4C06    LDR	R4, [PC, #24]
0x1A1E	0x6824    LDR	R4, [R4, #0]
0x1A20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x1A22	0x202C    MOVS	R0, #44
0x1A24	0x4C03    LDR	R4, [PC, #12]
0x1A26	0x6824    LDR	R4, [R4, #0]
0x1A28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x1A2A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A2E	0xB003    ADD	SP, SP, #12
0x1A30	0x4770    BX	LR
0x1A32	0xBF00    NOP
0x1A34	0x01782000  	_TFT_Set_Index_Ptr+0
0x1A38	0x017C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x1A3C	0xB083    SUB	SP, SP, #12
0x1A3E	0xF8CDE000  STR	LR, [SP, #0]
0x1A42	0xF8AD0004  STRH	R0, [SP, #4]
0x1A46	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x1A4A	0x4A2E    LDR	R2, [PC, #184]
0x1A4C	0x7812    LDRB	R2, [R2, #0]
0x1A4E	0x2A5A    CMP	R2, #90
0x1A50	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x1A52	0x2002    MOVS	R0, #2
0x1A54	0x4C2C    LDR	R4, [PC, #176]
0x1A56	0x6824    LDR	R4, [R4, #0]
0x1A58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x1A5A	0xF8BD2004  LDRH	R2, [SP, #4]
0x1A5E	0x0A14    LSRS	R4, R2, #8
0x1A60	0xB2E0    UXTB	R0, R4
0x1A62	0x4C2A    LDR	R4, [PC, #168]
0x1A64	0x6824    LDR	R4, [R4, #0]
0x1A66	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x1A68	0x2003    MOVS	R0, #3
0x1A6A	0x4C27    LDR	R4, [PC, #156]
0x1A6C	0x6824    LDR	R4, [R4, #0]
0x1A6E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x1A70	0xF8BD0004  LDRH	R0, [SP, #4]
0x1A74	0x4C25    LDR	R4, [PC, #148]
0x1A76	0x6824    LDR	R4, [R4, #0]
0x1A78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x1A7A	0x2006    MOVS	R0, #6
0x1A7C	0x4C22    LDR	R4, [PC, #136]
0x1A7E	0x6824    LDR	R4, [R4, #0]
0x1A80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x1A82	0xF8BD2008  LDRH	R2, [SP, #8]
0x1A86	0x0A14    LSRS	R4, R2, #8
0x1A88	0xB2E0    UXTB	R0, R4
0x1A8A	0x4C20    LDR	R4, [PC, #128]
0x1A8C	0x6824    LDR	R4, [R4, #0]
0x1A8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x1A90	0x2007    MOVS	R0, #7
0x1A92	0x4C1D    LDR	R4, [PC, #116]
0x1A94	0x6824    LDR	R4, [R4, #0]
0x1A96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x1A98	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A9C	0x4C1B    LDR	R4, [PC, #108]
0x1A9E	0x6824    LDR	R4, [R4, #0]
0x1AA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x1AA2	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x1AA4	0x2002    MOVS	R0, #2
0x1AA6	0x4C18    LDR	R4, [PC, #96]
0x1AA8	0x6824    LDR	R4, [R4, #0]
0x1AAA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x1AAC	0xF8BD2008  LDRH	R2, [SP, #8]
0x1AB0	0x0A14    LSRS	R4, R2, #8
0x1AB2	0xB2E0    UXTB	R0, R4
0x1AB4	0x4C15    LDR	R4, [PC, #84]
0x1AB6	0x6824    LDR	R4, [R4, #0]
0x1AB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x1ABA	0x2003    MOVS	R0, #3
0x1ABC	0x4C12    LDR	R4, [PC, #72]
0x1ABE	0x6824    LDR	R4, [R4, #0]
0x1AC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x1AC2	0xF8BD0008  LDRH	R0, [SP, #8]
0x1AC6	0x4C11    LDR	R4, [PC, #68]
0x1AC8	0x6824    LDR	R4, [R4, #0]
0x1ACA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x1ACC	0x2006    MOVS	R0, #6
0x1ACE	0x4C0E    LDR	R4, [PC, #56]
0x1AD0	0x6824    LDR	R4, [R4, #0]
0x1AD2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x1AD4	0xF8BD2004  LDRH	R2, [SP, #4]
0x1AD8	0x0A14    LSRS	R4, R2, #8
0x1ADA	0xB2E0    UXTB	R0, R4
0x1ADC	0x4C0B    LDR	R4, [PC, #44]
0x1ADE	0x6824    LDR	R4, [R4, #0]
0x1AE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x1AE2	0x2007    MOVS	R0, #7
0x1AE4	0x4C08    LDR	R4, [PC, #32]
0x1AE6	0x6824    LDR	R4, [R4, #0]
0x1AE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x1AEA	0xF8BD0004  LDRH	R0, [SP, #4]
0x1AEE	0x4C07    LDR	R4, [PC, #28]
0x1AF0	0x6824    LDR	R4, [R4, #0]
0x1AF2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x1AF4	0x2022    MOVS	R0, #34
0x1AF6	0x4C04    LDR	R4, [PC, #16]
0x1AF8	0x6824    LDR	R4, [R4, #0]
0x1AFA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x1AFC	0xF8DDE000  LDR	LR, [SP, #0]
0x1B00	0xB003    ADD	SP, SP, #12
0x1B02	0x4770    BX	LR
0x1B04	0x00052000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1B08	0x01782000  	_TFT_Set_Index_Ptr+0
0x1B0C	0x017C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x18F4	0xB083    SUB	SP, SP, #12
0x18F6	0xF8CDE000  STR	LR, [SP, #0]
0x18FA	0xF8AD0004  STRH	R0, [SP, #4]
0x18FE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x1902	0x202A    MOVS	R0, #42
0x1904	0x4C13    LDR	R4, [PC, #76]
0x1906	0x6824    LDR	R4, [R4, #0]
0x1908	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x190A	0xF8BD2004  LDRH	R2, [SP, #4]
0x190E	0x0A14    LSRS	R4, R2, #8
0x1910	0xB2E0    UXTB	R0, R4
0x1912	0x4C11    LDR	R4, [PC, #68]
0x1914	0x6824    LDR	R4, [R4, #0]
0x1916	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x1918	0xF8BD0004  LDRH	R0, [SP, #4]
0x191C	0x4C0E    LDR	R4, [PC, #56]
0x191E	0x6824    LDR	R4, [R4, #0]
0x1920	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x1922	0x202B    MOVS	R0, #43
0x1924	0x4C0B    LDR	R4, [PC, #44]
0x1926	0x6824    LDR	R4, [R4, #0]
0x1928	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x192A	0xF8BD2008  LDRH	R2, [SP, #8]
0x192E	0x0A14    LSRS	R4, R2, #8
0x1930	0xB2E0    UXTB	R0, R4
0x1932	0x4C09    LDR	R4, [PC, #36]
0x1934	0x6824    LDR	R4, [R4, #0]
0x1936	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x1938	0xF8BD0008  LDRH	R0, [SP, #8]
0x193C	0x4C06    LDR	R4, [PC, #24]
0x193E	0x6824    LDR	R4, [R4, #0]
0x1940	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x1942	0x202C    MOVS	R0, #44
0x1944	0x4C03    LDR	R4, [PC, #12]
0x1946	0x6824    LDR	R4, [R4, #0]
0x1948	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x194A	0xF8DDE000  LDR	LR, [SP, #0]
0x194E	0xB003    ADD	SP, SP, #12
0x1950	0x4770    BX	LR
0x1952	0xBF00    NOP
0x1954	0x01782000  	_TFT_Set_Index_Ptr+0
0x1958	0x017C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x1824	0xB083    SUB	SP, SP, #12
0x1826	0xF8CDE000  STR	LR, [SP, #0]
0x182A	0xF8AD0004  STRH	R0, [SP, #4]
0x182E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x1832	0x202A    MOVS	R0, #42
0x1834	0x4C13    LDR	R4, [PC, #76]
0x1836	0x6824    LDR	R4, [R4, #0]
0x1838	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x183A	0xF8BD2004  LDRH	R2, [SP, #4]
0x183E	0x0A14    LSRS	R4, R2, #8
0x1840	0xB2E0    UXTB	R0, R4
0x1842	0x4C11    LDR	R4, [PC, #68]
0x1844	0x6824    LDR	R4, [R4, #0]
0x1846	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x1848	0xF8BD0004  LDRH	R0, [SP, #4]
0x184C	0x4C0E    LDR	R4, [PC, #56]
0x184E	0x6824    LDR	R4, [R4, #0]
0x1850	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x1852	0x202B    MOVS	R0, #43
0x1854	0x4C0B    LDR	R4, [PC, #44]
0x1856	0x6824    LDR	R4, [R4, #0]
0x1858	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x185A	0xF8BD2008  LDRH	R2, [SP, #8]
0x185E	0x0A14    LSRS	R4, R2, #8
0x1860	0xB2E0    UXTB	R0, R4
0x1862	0x4C09    LDR	R4, [PC, #36]
0x1864	0x6824    LDR	R4, [R4, #0]
0x1866	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x1868	0xF8BD0008  LDRH	R0, [SP, #8]
0x186C	0x4C06    LDR	R4, [PC, #24]
0x186E	0x6824    LDR	R4, [R4, #0]
0x1870	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x1872	0x202C    MOVS	R0, #44
0x1874	0x4C03    LDR	R4, [PC, #12]
0x1876	0x6824    LDR	R4, [R4, #0]
0x1878	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x187A	0xF8DDE000  LDR	LR, [SP, #0]
0x187E	0xB003    ADD	SP, SP, #12
0x1880	0x4770    BX	LR
0x1882	0xBF00    NOP
0x1884	0x01782000  	_TFT_Set_Index_Ptr+0
0x1888	0x017C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x188C	0xB083    SUB	SP, SP, #12
0x188E	0xF8CDE000  STR	LR, [SP, #0]
0x1892	0xF8AD0004  STRH	R0, [SP, #4]
0x1896	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x189A	0x202A    MOVS	R0, #42
0x189C	0x4C13    LDR	R4, [PC, #76]
0x189E	0x6824    LDR	R4, [R4, #0]
0x18A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x18A2	0xF8BD2004  LDRH	R2, [SP, #4]
0x18A6	0x0A14    LSRS	R4, R2, #8
0x18A8	0xB2E0    UXTB	R0, R4
0x18AA	0x4C11    LDR	R4, [PC, #68]
0x18AC	0x6824    LDR	R4, [R4, #0]
0x18AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x18B0	0xF8BD0004  LDRH	R0, [SP, #4]
0x18B4	0x4C0E    LDR	R4, [PC, #56]
0x18B6	0x6824    LDR	R4, [R4, #0]
0x18B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x18BA	0x202B    MOVS	R0, #43
0x18BC	0x4C0B    LDR	R4, [PC, #44]
0x18BE	0x6824    LDR	R4, [R4, #0]
0x18C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x18C2	0xF8BD2008  LDRH	R2, [SP, #8]
0x18C6	0x0A14    LSRS	R4, R2, #8
0x18C8	0xB2E0    UXTB	R0, R4
0x18CA	0x4C09    LDR	R4, [PC, #36]
0x18CC	0x6824    LDR	R4, [R4, #0]
0x18CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x18D0	0xF8BD0008  LDRH	R0, [SP, #8]
0x18D4	0x4C06    LDR	R4, [PC, #24]
0x18D6	0x6824    LDR	R4, [R4, #0]
0x18D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x18DA	0x202C    MOVS	R0, #44
0x18DC	0x4C03    LDR	R4, [PC, #12]
0x18DE	0x6824    LDR	R4, [R4, #0]
0x18E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x18E2	0xF8DDE000  LDR	LR, [SP, #0]
0x18E6	0xB003    ADD	SP, SP, #12
0x18E8	0x4770    BX	LR
0x18EA	0xBF00    NOP
0x18EC	0x01782000  	_TFT_Set_Index_Ptr+0
0x18F0	0x017C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x1BC8	0xB083    SUB	SP, SP, #12
0x1BCA	0xF8CDE000  STR	LR, [SP, #0]
0x1BCE	0xF8AD0004  STRH	R0, [SP, #4]
0x1BD2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x1BD6	0x202A    MOVS	R0, #42
0x1BD8	0x4C13    LDR	R4, [PC, #76]
0x1BDA	0x6824    LDR	R4, [R4, #0]
0x1BDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x1BDE	0xF8BD2004  LDRH	R2, [SP, #4]
0x1BE2	0x0A14    LSRS	R4, R2, #8
0x1BE4	0xB2E0    UXTB	R0, R4
0x1BE6	0x4C11    LDR	R4, [PC, #68]
0x1BE8	0x6824    LDR	R4, [R4, #0]
0x1BEA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x1BEC	0xF8BD0004  LDRH	R0, [SP, #4]
0x1BF0	0x4C0E    LDR	R4, [PC, #56]
0x1BF2	0x6824    LDR	R4, [R4, #0]
0x1BF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x1BF6	0x202B    MOVS	R0, #43
0x1BF8	0x4C0B    LDR	R4, [PC, #44]
0x1BFA	0x6824    LDR	R4, [R4, #0]
0x1BFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x1BFE	0xF8BD2008  LDRH	R2, [SP, #8]
0x1C02	0x0A14    LSRS	R4, R2, #8
0x1C04	0xB2E0    UXTB	R0, R4
0x1C06	0x4C09    LDR	R4, [PC, #36]
0x1C08	0x6824    LDR	R4, [R4, #0]
0x1C0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x1C0C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1C10	0x4C06    LDR	R4, [PC, #24]
0x1C12	0x6824    LDR	R4, [R4, #0]
0x1C14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x1C16	0x202C    MOVS	R0, #44
0x1C18	0x4C03    LDR	R4, [PC, #12]
0x1C1A	0x6824    LDR	R4, [R4, #0]
0x1C1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x1C1E	0xF8DDE000  LDR	LR, [SP, #0]
0x1C22	0xB003    ADD	SP, SP, #12
0x1C24	0x4770    BX	LR
0x1C26	0xBF00    NOP
0x1C28	0x01782000  	_TFT_Set_Index_Ptr+0
0x1C2C	0x017C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x1C30	0xB082    SUB	SP, SP, #8
0x1C32	0xF8CDE000  STR	LR, [SP, #0]
0x1C36	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x1C3A	0x2201    MOVS	R2, #1
0x1C3C	0xB252    SXTB	R2, R2
0x1C3E	0x4911    LDR	R1, [PC, #68]
0x1C40	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x1C42	0xA901    ADD	R1, SP, #4
0x1C44	0x1C49    ADDS	R1, R1, #1
0x1C46	0x7809    LDRB	R1, [R1, #0]
0x1C48	0xB2C8    UXTB	R0, R1
0x1C4A	0xF7FEFA81  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x1C4E	0x2200    MOVS	R2, #0
0x1C50	0xB252    SXTB	R2, R2
0x1C52	0x490D    LDR	R1, [PC, #52]
0x1C54	0x600A    STR	R2, [R1, #0]
0x1C56	0xBF00    NOP
0x1C58	0x2201    MOVS	R2, #1
0x1C5A	0xB252    SXTB	R2, R2
0x1C5C	0x490A    LDR	R1, [PC, #40]
0x1C5E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x1C60	0xA901    ADD	R1, SP, #4
0x1C62	0x7809    LDRB	R1, [R1, #0]
0x1C64	0xB2C8    UXTB	R0, R1
0x1C66	0xF7FEFA73  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x1C6A	0x2200    MOVS	R2, #0
0x1C6C	0xB252    SXTB	R2, R2
0x1C6E	0x4906    LDR	R1, [PC, #24]
0x1C70	0x600A    STR	R2, [R1, #0]
0x1C72	0xBF00    NOP
0x1C74	0x2201    MOVS	R2, #1
0x1C76	0xB252    SXTB	R2, R2
0x1C78	0x4903    LDR	R1, [PC, #12]
0x1C7A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x1C7C	0xF8DDE000  LDR	LR, [SP, #0]
0x1C80	0xB002    ADD	SP, SP, #8
0x1C82	0x4770    BX	LR
0x1C84	0x01B04223  	TFT_RS+0
0x1C88	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
0x1C8C	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x1C8E	0x2201    MOVS	R2, #1
0x1C90	0xB252    SXTB	R2, R2
0x1C92	0x4907    LDR	R1, [PC, #28]
0x1C94	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x1C96	0x4907    LDR	R1, [PC, #28]
0x1C98	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x1C9A	0x2200    MOVS	R2, #0
0x1C9C	0xB252    SXTB	R2, R2
0x1C9E	0x4906    LDR	R1, [PC, #24]
0x1CA0	0x600A    STR	R2, [R1, #0]
0x1CA2	0xBF00    NOP
0x1CA4	0x2201    MOVS	R2, #1
0x1CA6	0xB252    SXTB	R2, R2
0x1CA8	0x4903    LDR	R1, [PC, #12]
0x1CAA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x1CAC	0xB001    ADD	SP, SP, #4
0x1CAE	0x4770    BX	LR
0x1CB0	0x01B04223  	TFT_RS+0
0x1CB4	0x180C4001  	TFT_DataPort+0
0x1CB8	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3789 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x1B10	0xB081    SUB	SP, SP, #4
0x1B12	0xF8CDE000  STR	LR, [SP, #0]
0x1B16	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3791 :: 		temp = (color>>11);
0x1B18	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x1B1A	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3792 :: 		temp = (temp<<3);
0x1B1C	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1B1E	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x1B20	0x09E1    LSRS	R1, R4, #7
0x1B22	0xB2C9    UXTB	R1, R1
0x1B24	0x2901    CMP	R1, #1
0x1B26	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data285
;__Lib_TFT_Defs.c, 3794 :: 		temp += 7;
0x1B28	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1B2A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3795 :: 		}
0x1B2C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data255
L__TFT_SSD1963_8bit_Write_Data285:
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x1B2E	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3795 :: 		}
L_TFT_SSD1963_8bit_Write_Data255:
;__Lib_TFT_Defs.c, 3796 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1B30	0xF7FEFCF8  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3797 :: 		temp = (color>>5);
0x1B34	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x1B36	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3798 :: 		temp = (temp<<2);
0x1B38	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1B3A	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x1B3C	0x09E1    LSRS	R1, R4, #7
0x1B3E	0xB2C9    UXTB	R1, R1
0x1B40	0x2901    CMP	R1, #1
0x1B42	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data286
;__Lib_TFT_Defs.c, 3800 :: 		temp += 3;
0x1B44	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1B46	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3801 :: 		}
0x1B48	0xE000    B	L_TFT_SSD1963_8bit_Write_Data256
L__TFT_SSD1963_8bit_Write_Data286:
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x1B4A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3801 :: 		}
L_TFT_SSD1963_8bit_Write_Data256:
;__Lib_TFT_Defs.c, 3802 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1B4C	0xF7FEFCEA  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3803 :: 		temp = (color<<3);
0x1B50	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x1B52	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x1B54	0x09D9    LSRS	R1, R3, #7
0x1B56	0xB2C9    UXTB	R1, R1
0x1B58	0x2901    CMP	R1, #1
0x1B5A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data287
;__Lib_TFT_Defs.c, 3805 :: 		temp += 7;
0x1B5C	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x1B5E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3806 :: 		}
0x1B60	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data287:
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x1B62	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3806 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3807 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1B64	0xF7FEFCDE  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3808 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x1B68	0xF8DDE000  LDR	LR, [SP, #0]
0x1B6C	0xB001    ADD	SP, SP, #4
0x1B6E	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x1B70	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x1B72	0x4802    LDR	R0, [PC, #8]
0x1B74	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x1B76	0xB001    ADD	SP, SP, #4
0x1B78	0x4770    BX	LR
0x1B7A	0xBF00    NOP
0x1B7C	0x00012000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
P7_final_project_driver_InitializeObjects:
;P7_final_project_driver.c, 92 :: 		static void InitializeObjects() {
0x231C	0xB081    SUB	SP, SP, #4
;P7_final_project_driver.c, 93 :: 		Screen1.Color                     = 0x5AEB;
0x231E	0xF64521EB  MOVW	R1, #23275
0x2322	0x4807    LDR	R0, [PC, #28]
0x2324	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 94 :: 		Screen1.Width                     = 320;
0x2326	0xF2401140  MOVW	R1, #320
0x232A	0x4806    LDR	R0, [PC, #24]
0x232C	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 95 :: 		Screen1.Height                    = 240;
0x232E	0x21F0    MOVS	R1, #240
0x2330	0x4805    LDR	R0, [PC, #20]
0x2332	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 96 :: 		Screen1.ObjectsCount              = 0;
0x2334	0x2100    MOVS	R1, #0
0x2336	0x4805    LDR	R0, [PC, #20]
0x2338	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 98 :: 		}
L_end_InitializeObjects:
0x233A	0xB001    ADD	SP, SP, #4
0x233C	0x4770    BX	LR
0x233E	0xBF00    NOP
0x2340	0x000E2000  	_Screen1+0
0x2344	0x00102000  	_Screen1+2
0x2348	0x00122000  	_Screen1+4
0x234C	0x00142000  	_Screen1+6
; end of P7_final_project_driver_InitializeObjects
_DrawScreen:
;P7_final_project_driver.c, 111 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x2230	0xB082    SUB	SP, SP, #8
0x2232	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;P7_final_project_driver.c, 115 :: 		object_pressed = 0;
0x2236	0x2200    MOVS	R2, #0
0x2238	0x4933    LDR	R1, [PC, #204]
0x223A	0x700A    STRB	R2, [R1, #0]
;P7_final_project_driver.c, 116 :: 		order = 0;
0x223C	0x2100    MOVS	R1, #0
0x223E	0xF8AD1004  STRH	R1, [SP, #4]
;P7_final_project_driver.c, 117 :: 		CurrentScreen = aScreen;
0x2242	0x4932    LDR	R1, [PC, #200]
0x2244	0x6008    STR	R0, [R1, #0]
;P7_final_project_driver.c, 119 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x2246	0x1C81    ADDS	R1, R0, #2
; aScreen end address is: 0 (R0)
0x2248	0x880A    LDRH	R2, [R1, #0]
0x224A	0x4931    LDR	R1, [PC, #196]
0x224C	0x8809    LDRH	R1, [R1, #0]
0x224E	0x4291    CMP	R1, R2
0x2250	0xD108    BNE	L__DrawScreen33
0x2252	0x492E    LDR	R1, [PC, #184]
0x2254	0x6809    LDR	R1, [R1, #0]
0x2256	0x1D09    ADDS	R1, R1, #4
0x2258	0x880A    LDRH	R2, [R1, #0]
0x225A	0x492E    LDR	R1, [PC, #184]
0x225C	0x8809    LDRH	R1, [R1, #0]
0x225E	0x4291    CMP	R1, R2
0x2260	0xD100    BNE	L__DrawScreen32
0x2262	0xE03E    B	L_DrawScreen12
L__DrawScreen33:
L__DrawScreen32:
;P7_final_project_driver.c, 120 :: 		save_bled = TFT_BLED;
0x2264	0x4A2C    LDR	R2, [PC, #176]
0x2266	0x6811    LDR	R1, [R2, #0]
0x2268	0xF88D1006  STRB	R1, [SP, #6]
;P7_final_project_driver.c, 121 :: 		TFT_BLED           = 0;
0x226C	0x2100    MOVS	R1, #0
0x226E	0xB249    SXTB	R1, R1
0x2270	0x6011    STR	R1, [R2, #0]
;P7_final_project_driver.c, 122 :: 		TFT_Init_ILI9341_8bit(CurrentScreen->Width, CurrentScreen->Height);
0x2272	0x4B26    LDR	R3, [PC, #152]
0x2274	0x6819    LDR	R1, [R3, #0]
0x2276	0x1D09    ADDS	R1, R1, #4
0x2278	0x8809    LDRH	R1, [R1, #0]
0x227A	0xB28A    UXTH	R2, R1
0x227C	0x4619    MOV	R1, R3
0x227E	0x6809    LDR	R1, [R1, #0]
0x2280	0x1C89    ADDS	R1, R1, #2
0x2282	0x8809    LDRH	R1, [R1, #0]
0x2284	0xB288    UXTH	R0, R1
0x2286	0xB291    UXTH	R1, R2
0x2288	0xF7FFFF24  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 123 :: 		TP_TFT_Init(CurrentScreen->Width, CurrentScreen->Height, 8, 9);                                  // Initialize touch panel
0x228C	0x4B1F    LDR	R3, [PC, #124]
0x228E	0x6819    LDR	R1, [R3, #0]
0x2290	0x1D09    ADDS	R1, R1, #4
0x2292	0x8809    LDRH	R1, [R1, #0]
0x2294	0xB28A    UXTH	R2, R1
0x2296	0x4619    MOV	R1, R3
0x2298	0x6809    LDR	R1, [R1, #0]
0x229A	0x1C89    ADDS	R1, R1, #2
0x229C	0x8809    LDRH	R1, [R1, #0]
0x229E	0x2309    MOVS	R3, #9
0x22A0	0xB288    UXTH	R0, R1
0x22A2	0xB291    UXTH	R1, R2
0x22A4	0x2208    MOVS	R2, #8
0x22A6	0xF7FFFD47  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 124 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x22AA	0xF24050DC  MOVW	R0, #1500
0x22AE	0xB200    SXTH	R0, R0
0x22B0	0xF7FFFF7E  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 125 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x22B4	0x4915    LDR	R1, [PC, #84]
0x22B6	0x6809    LDR	R1, [R1, #0]
0x22B8	0x8809    LDRH	R1, [R1, #0]
0x22BA	0xB288    UXTH	R0, R1
0x22BC	0xF000F88C  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 126 :: 		display_width = CurrentScreen->Width;
0x22C0	0x4B12    LDR	R3, [PC, #72]
0x22C2	0x6819    LDR	R1, [R3, #0]
0x22C4	0x1C89    ADDS	R1, R1, #2
0x22C6	0x880A    LDRH	R2, [R1, #0]
0x22C8	0x4911    LDR	R1, [PC, #68]
0x22CA	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 127 :: 		display_height = CurrentScreen->Height;
0x22CC	0x4619    MOV	R1, R3
0x22CE	0x6809    LDR	R1, [R1, #0]
0x22D0	0x1D09    ADDS	R1, R1, #4
0x22D2	0x880A    LDRH	R2, [R1, #0]
0x22D4	0x490F    LDR	R1, [PC, #60]
0x22D6	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 128 :: 		TFT_BLED           = save_bled;
0x22D8	0xF89D2006  LDRB	R2, [SP, #6]
0x22DC	0x490E    LDR	R1, [PC, #56]
0x22DE	0x600A    STR	R2, [R1, #0]
;P7_final_project_driver.c, 129 :: 		}
0x22E0	0xE005    B	L_DrawScreen13
L_DrawScreen12:
;P7_final_project_driver.c, 131 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x22E2	0x490A    LDR	R1, [PC, #40]
0x22E4	0x6809    LDR	R1, [R1, #0]
0x22E6	0x8809    LDRH	R1, [R1, #0]
0x22E8	0xB288    UXTH	R0, R1
0x22EA	0xF000F875  BL	_TFT_Fill_Screen+0
L_DrawScreen13:
;P7_final_project_driver.c, 134 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen14:
0x22EE	0x4907    LDR	R1, [PC, #28]
0x22F0	0x6809    LDR	R1, [R1, #0]
0x22F2	0x1D89    ADDS	R1, R1, #6
0x22F4	0x880A    LDRH	R2, [R1, #0]
0x22F6	0xF8BD1004  LDRH	R1, [SP, #4]
0x22FA	0x4291    CMP	R1, R2
0x22FC	0xD200    BCS	L_DrawScreen15
;P7_final_project_driver.c, 135 :: 		}
0x22FE	0xE7F6    B	L_DrawScreen14
L_DrawScreen15:
;P7_final_project_driver.c, 136 :: 		}
L_end_DrawScreen:
0x2300	0xF8DDE000  LDR	LR, [SP, #0]
0x2304	0xB002    ADD	SP, SP, #8
0x2306	0x4770    BX	LR
0x2308	0x001E2000  	_object_pressed+0
0x230C	0x00202000  	_CurrentScreen+0
0x2310	0x000C2000  	_display_width+0
0x2314	0x00162000  	_display_height+0
0x2318	0x01A44223  	GPIOE_ODR+0
; end of _DrawScreen
_rand_num_gen:
;P7_final_project_main.c, 228 :: 		uint32_t rand_num_gen() {
0x27EC	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 229 :: 		uint32_t ret = 0;
;P7_final_project_main.c, 230 :: 		ret = TIM2_CNT % 100;
0x27EE	0x4804    LDR	R0, [PC, #16]
0x27F0	0x6802    LDR	R2, [R0, #0]
0x27F2	0x2164    MOVS	R1, #100
0x27F4	0xFBB2F0F1  UDIV	R0, R2, R1
0x27F8	0xFB012010  MLS	R0, R1, R0, R2
;P7_final_project_main.c, 231 :: 		return ret ;
;P7_final_project_main.c, 232 :: 		}
L_end_rand_num_gen:
0x27FC	0xB001    ADD	SP, SP, #4
0x27FE	0x4770    BX	LR
0x2800	0x00244000  	TIM2_CNT+0
; end of _rand_num_gen
_debug:
;cp_const_def.h, 18 :: 		void debug(uint32_t value) {
; value start address is: 0 (R0)
0x2790	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;cp_const_def.h, 19 :: 		Delay_ms(1);
0x2792	0xF64267DF  MOVW	R7, #11999
0x2796	0xF2C00700  MOVT	R7, #0
L_debug0:
0x279A	0x1E7F    SUBS	R7, R7, #1
0x279C	0xD1FD    BNE	L_debug0
0x279E	0xBF00    NOP
0x27A0	0xBF00    NOP
0x27A2	0xBF00    NOP
0x27A4	0xBF00    NOP
0x27A6	0xBF00    NOP
;cp_const_def.h, 20 :: 		USART1_DR = 0xD;
0x27A8	0x220D    MOVS	R2, #13
0x27AA	0x490F    LDR	R1, [PC, #60]
0x27AC	0x600A    STR	R2, [R1, #0]
;cp_const_def.h, 21 :: 		Delay_ms(1);
0x27AE	0xF64267DF  MOVW	R7, #11999
0x27B2	0xF2C00700  MOVT	R7, #0
0x27B6	0xBF00    NOP
0x27B8	0xBF00    NOP
L_debug2:
0x27BA	0x1E7F    SUBS	R7, R7, #1
0x27BC	0xD1FD    BNE	L_debug2
0x27BE	0xBF00    NOP
0x27C0	0xBF00    NOP
0x27C2	0xBF00    NOP
;cp_const_def.h, 22 :: 		USART1_DR=0xA;
0x27C4	0x220A    MOVS	R2, #10
0x27C6	0x4908    LDR	R1, [PC, #32]
0x27C8	0x600A    STR	R2, [R1, #0]
;cp_const_def.h, 23 :: 		Delay_ms(1);
0x27CA	0xF64267DF  MOVW	R7, #11999
0x27CE	0xF2C00700  MOVT	R7, #0
L_debug4:
0x27D2	0x1E7F    SUBS	R7, R7, #1
0x27D4	0xD1FD    BNE	L_debug4
0x27D6	0xBF00    NOP
0x27D8	0xBF00    NOP
0x27DA	0xBF00    NOP
0x27DC	0xBF00    NOP
0x27DE	0xBF00    NOP
;cp_const_def.h, 24 :: 		USART1_DR = value;
0x27E0	0x4901    LDR	R1, [PC, #4]
0x27E2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
;cp_const_def.h, 25 :: 		}
L_end_debug:
0x27E4	0xB001    ADD	SP, SP, #4
0x27E6	0x4770    BX	LR
0x27E8	0x38044001  	USART1_DR+0
; end of _debug
_load_game_screen:
;cp_game_ctl.h, 101 :: 		void load_game_screen() {
0x2718	0xB081    SUB	SP, SP, #4
0x271A	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 102 :: 		uint32_t x_axis = 0;
;cp_game_ctl.h, 103 :: 		uint32_t y_axis = 0;
;cp_game_ctl.h, 104 :: 		uint32_t PX_BLOCK = 16;
;cp_game_ctl.h, 105 :: 		uint32_t i=0;
;cp_game_ctl.h, 107 :: 		uint32_t value = 0;
;cp_game_ctl.h, 111 :: 		init_arr(&g_DS_BUFFER, MAX_BLOCK_COUNT);
0x271E	0x212C    MOVS	R1, #300
0x2720	0x4818    LDR	R0, [PC, #96]
0x2722	0xF7FFFD4D  BL	_init_arr+0
;cp_game_ctl.h, 115 :: 		set_cur_screen_run_flag(TRUE);
0x2726	0x2001    MOVS	R0, #1
0x2728	0xF000F90A  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 119 :: 		TFT_Fill_Screen(CL_NAVY);
0x272C	0xF2400010  MOVW	R0, #16
0x2730	0xF7FFFE52  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 121 :: 		TFT_SET_PEN(CL_BLACK, 0);
0x2734	0x2100    MOVS	R1, #0
0x2736	0xF2400000  MOVW	R0, #0
0x273A	0xF7FFF867  BL	_TFT_Set_Pen+0
;cp_game_ctl.h, 122 :: 		TFT_SET_Brush(1, CL_AQUA, 0, 0 , 0 ,0);
0x273E	0x2100    MOVS	R1, #0
0x2740	0x2000    MOVS	R0, #0
0x2742	0xB402    PUSH	(R1)
0x2744	0xB401    PUSH	(R0)
0x2746	0x2300    MOVS	R3, #0
0x2748	0x2200    MOVS	R2, #0
0x274A	0xF64071FF  MOVW	R1, #4095
0x274E	0x2001    MOVS	R0, #1
0x2750	0xF7FFF83C  BL	_TFT_Set_Brush+0
0x2754	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 136 :: 		draw_cell_xy(0, 4);
0x2756	0x2104    MOVS	R1, #4
0x2758	0x2000    MOVS	R0, #0
0x275A	0xF7FFFD5B  BL	_draw_cell_xy+0
;cp_game_ctl.h, 137 :: 		draw_cell_xy(0, 5);
0x275E	0x2105    MOVS	R1, #5
0x2760	0x2000    MOVS	R0, #0
0x2762	0xF7FFFD57  BL	_draw_cell_xy+0
;cp_game_ctl.h, 138 :: 		draw_cell_xy(0, 6);
0x2766	0x2106    MOVS	R1, #6
0x2768	0x2000    MOVS	R0, #0
0x276A	0xF7FFFD53  BL	_draw_cell_xy+0
;cp_game_ctl.h, 140 :: 		dump_ds_buffer();
0x276E	0xF7FFFD37  BL	_dump_ds_buffer+0
;cp_game_ctl.h, 151 :: 		while (cur_screen_run_flag == TRUE) {};
L_load_game_screen60:
0x2772	0x4805    LDR	R0, [PC, #20]
0x2774	0x7800    LDRB	R0, [R0, #0]
0x2776	0x2801    CMP	R0, #1
0x2778	0xD100    BNE	L_load_game_screen61
0x277A	0xE7FA    B	L_load_game_screen60
L_load_game_screen61:
;cp_game_ctl.h, 154 :: 		}
L_end_load_game_screen:
0x277C	0xF8DDE000  LDR	LR, [SP, #0]
0x2780	0xB001    ADD	SP, SP, #4
0x2782	0x4770    BX	LR
0x2784	0x00242000  	_g_DS_BUFFER+0
0x2788	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _load_game_screen
_init_arr:
;cp_game_ctl.h, 59 :: 		void init_arr(uint8_t *in_arr, uint32_t a_size) {
; a_size start address is: 4 (R1)
; in_arr start address is: 0 (R0)
0x21C0	0xB081    SUB	SP, SP, #4
0x21C2	0x460A    MOV	R2, R1
0x21C4	0x4601    MOV	R1, R0
; a_size end address is: 4 (R1)
; in_arr end address is: 0 (R0)
; in_arr start address is: 4 (R1)
; a_size start address is: 8 (R2)
;cp_game_ctl.h, 60 :: 		uint32_t i=0;
;cp_game_ctl.h, 62 :: 		for (i=0; i < a_size; i++) {
; i start address is: 0 (R0)
0x21C6	0x2000    MOVS	R0, #0
; a_size end address is: 8 (R2)
; i end address is: 0 (R0)
0x21C8	0x4604    MOV	R4, R0
0x21CA	0x4610    MOV	R0, R2
L_init_arr48:
; i start address is: 16 (R4)
; a_size start address is: 0 (R0)
; in_arr start address is: 4 (R1)
; in_arr end address is: 4 (R1)
0x21CC	0x4284    CMP	R4, R0
0x21CE	0xD204    BCS	L_init_arr49
; in_arr end address is: 4 (R1)
;cp_game_ctl.h, 63 :: 		in_arr[i]=0xFF;
; in_arr start address is: 4 (R1)
0x21D0	0x190B    ADDS	R3, R1, R4
0x21D2	0x22FF    MOVS	R2, #255
0x21D4	0x701A    STRB	R2, [R3, #0]
;cp_game_ctl.h, 62 :: 		for (i=0; i < a_size; i++) {
0x21D6	0x1C64    ADDS	R4, R4, #1
;cp_game_ctl.h, 64 :: 		}
; a_size end address is: 0 (R0)
; in_arr end address is: 4 (R1)
; i end address is: 16 (R4)
0x21D8	0xE7F8    B	L_init_arr48
L_init_arr49:
;cp_game_ctl.h, 65 :: 		}
L_end_init_arr:
0x21DA	0xB001    ADD	SP, SP, #4
0x21DC	0x4770    BX	LR
; end of _init_arr
_set_cur_screen_run_flag:
;cp_intro_screen_ctl.h, 48 :: 		void set_cur_screen_run_flag(uint8_t run_flag) {
; run_flag start address is: 0 (R0)
0x2940	0xB081    SUB	SP, SP, #4
; run_flag end address is: 0 (R0)
; run_flag start address is: 0 (R0)
;cp_intro_screen_ctl.h, 49 :: 		cur_screen_run_flag = run_flag;
0x2942	0x4902    LDR	R1, [PC, #8]
0x2944	0x7008    STRB	R0, [R1, #0]
; run_flag end address is: 0 (R0)
;cp_intro_screen_ctl.h, 50 :: 		}
L_end_set_cur_screen_run_flag:
0x2946	0xB001    ADD	SP, SP, #4
0x2948	0x4770    BX	LR
0x294A	0xBF00    NOP
0x294C	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _set_cur_screen_run_flag
_draw_cell_xy:
;cp_game_ctl.h, 253 :: 		void draw_cell_xy(uint32_t x_var, uint32_t y_var) {
; y_var start address is: 4 (R1)
; x_var start address is: 0 (R0)
0x2214	0xB081    SUB	SP, SP, #4
; y_var end address is: 4 (R1)
; x_var end address is: 0 (R0)
; x_var start address is: 0 (R0)
; y_var start address is: 4 (R1)
;cp_game_ctl.h, 254 :: 		uint32_t linear_val = 0;
;cp_game_ctl.h, 265 :: 		linear_val = ( (y_var * X_MAX_WIDTH) + x_var );
0x2216	0xF04F0214  MOV	R2, #20
0x221A	0x434A    MULS	R2, R1, R2
; y_var end address is: 4 (R1)
0x221C	0x1813    ADDS	R3, R2, R0
; x_var end address is: 0 (R0)
;cp_game_ctl.h, 267 :: 		g_DS_BUFFER[linear_val] = 1;
0x221E	0x4A03    LDR	R2, [PC, #12]
0x2220	0x18D3    ADDS	R3, R2, R3
0x2222	0x2201    MOVS	R2, #1
0x2224	0x701A    STRB	R2, [R3, #0]
;cp_game_ctl.h, 269 :: 		}
L_end_draw_cell_xy:
0x2226	0xB001    ADD	SP, SP, #4
0x2228	0x4770    BX	LR
0x222A	0xBF00    NOP
0x222C	0x00242000  	_g_DS_BUFFER+0
; end of _draw_cell_xy
_dump_ds_buffer:
;cp_game_ctl.h, 272 :: 		void dump_ds_buffer() {
0x21E0	0xB082    SUB	SP, SP, #8
0x21E2	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 274 :: 		uint32_t i=0;
;cp_game_ctl.h, 276 :: 		for (i=0; i < MAX_BLOCK_COUNT; i++) {
; i start address is: 4 (R1)
0x21E6	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
L_dump_ds_buffer65:
; i start address is: 4 (R1)
0x21E8	0xF5B17F96  CMP	R1, #300
0x21EC	0xD20B    BCS	L_dump_ds_buffer66
;cp_game_ctl.h, 277 :: 		if (g_DS_BUFFER[i] == 1) {
0x21EE	0x4808    LDR	R0, [PC, #32]
0x21F0	0x1840    ADDS	R0, R0, R1
0x21F2	0x7800    LDRB	R0, [R0, #0]
0x21F4	0x2801    CMP	R0, #1
0x21F6	0xD104    BNE	L_dump_ds_buffer68
;cp_game_ctl.h, 278 :: 		draw_cell_pos(i);
0x21F8	0x9101    STR	R1, [SP, #4]
0x21FA	0x4608    MOV	R0, R1
0x21FC	0xF7FFFCC0  BL	_draw_cell_pos+0
0x2200	0x9901    LDR	R1, [SP, #4]
;cp_game_ctl.h, 279 :: 		}
L_dump_ds_buffer68:
;cp_game_ctl.h, 276 :: 		for (i=0; i < MAX_BLOCK_COUNT; i++) {
0x2202	0x1C49    ADDS	R1, R1, #1
;cp_game_ctl.h, 281 :: 		}
; i end address is: 4 (R1)
0x2204	0xE7F0    B	L_dump_ds_buffer65
L_dump_ds_buffer66:
;cp_game_ctl.h, 282 :: 		}
L_end_dump_ds_buffer:
0x2206	0xF8DDE000  LDR	LR, [SP, #0]
0x220A	0xB002    ADD	SP, SP, #8
0x220C	0x4770    BX	LR
0x220E	0xBF00    NOP
0x2210	0x00242000  	_g_DS_BUFFER+0
; end of _dump_ds_buffer
_draw_cell_pos:
;cp_game_ctl.h, 230 :: 		void draw_cell_pos( uint32_t linear_pos) {
; linear_pos start address is: 0 (R0)
0x1B80	0xB084    SUB	SP, SP, #16
0x1B82	0xF8CDE000  STR	LR, [SP, #0]
; linear_pos end address is: 0 (R0)
; linear_pos start address is: 0 (R0)
;cp_game_ctl.h, 236 :: 		uint32_t cell_pos = linear_pos;
0x1B86	0x9003    STR	R0, [SP, #12]
; linear_pos end address is: 0 (R0)
;cp_game_ctl.h, 238 :: 		get_xy(&cell_pos, &x_var, &y_var );
0x1B88	0xAB02    ADD	R3, SP, #8
0x1B8A	0xAA01    ADD	R2, SP, #4
0x1B8C	0xA903    ADD	R1, SP, #12
0x1B8E	0x4608    MOV	R0, R1
0x1B90	0x4611    MOV	R1, R2
0x1B92	0x461A    MOV	R2, R3
0x1B94	0xF7FFFBDE  BL	_get_xy+0
;cp_game_ctl.h, 241 :: 		debug(x_var);
0x1B98	0x9801    LDR	R0, [SP, #4]
0x1B9A	0xF000FDF9  BL	_debug+0
;cp_game_ctl.h, 242 :: 		debug(y_var);
0x1B9E	0x9802    LDR	R0, [SP, #8]
0x1BA0	0xF000FDF6  BL	_debug+0
;cp_game_ctl.h, 248 :: 		PX_BLOCK + (PX_BLOCK * y_var)
0x1BA4	0x9902    LDR	R1, [SP, #8]
0x1BA6	0x010C    LSLS	R4, R1, #4
0x1BA8	0xF2040310  ADDW	R3, R4, #16
;cp_game_ctl.h, 247 :: 		PX_BLOCK + (PX_BLOCK * x_var),
0x1BAC	0x9901    LDR	R1, [SP, #4]
0x1BAE	0x010A    LSLS	R2, R1, #4
0x1BB0	0xF2020110  ADDW	R1, R2, #16
;cp_game_ctl.h, 248 :: 		PX_BLOCK + (PX_BLOCK * y_var)
0x1BB4	0xB21B    SXTH	R3, R3
;cp_game_ctl.h, 245 :: 		PX_BLOCK * x_var,
0x1BB6	0xB210    SXTH	R0, R2
;cp_game_ctl.h, 247 :: 		PX_BLOCK + (PX_BLOCK * x_var),
0x1BB8	0xB20A    SXTH	R2, R1
;cp_game_ctl.h, 246 :: 		(y_var * PX_BLOCK),
0x1BBA	0xB221    SXTH	R1, R4
;cp_game_ctl.h, 248 :: 		PX_BLOCK + (PX_BLOCK * y_var)
0x1BBC	0xF7FEFF22  BL	_TFT_Rectangle+0
;cp_game_ctl.h, 251 :: 		}
L_end_draw_cell_pos:
0x1BC0	0xF8DDE000  LDR	LR, [SP, #0]
0x1BC4	0xB004    ADD	SP, SP, #16
0x1BC6	0x4770    BX	LR
; end of _draw_cell_pos
_get_xy:
;cp_game_ctl.h, 169 :: 		void get_xy(uint32_t *cell_pos, uint32_t *x_var, uint32_t *y_var ) {
; y_var start address is: 8 (R2)
; x_var start address is: 4 (R1)
; cell_pos start address is: 0 (R0)
0x1354	0xB081    SUB	SP, SP, #4
0x1356	0x4604    MOV	R4, R0
; y_var end address is: 8 (R2)
; x_var end address is: 4 (R1)
; cell_pos end address is: 0 (R0)
; cell_pos start address is: 16 (R4)
; x_var start address is: 4 (R1)
; y_var start address is: 8 (R2)
;cp_game_ctl.h, 171 :: 		uint32_t row = 0;
; row start address is: 0 (R0)
0x1358	0xF04F0000  MOV	R0, #0
;cp_game_ctl.h, 172 :: 		uint32_t col = 0;
;cp_game_ctl.h, 173 :: 		uint32_t temp_val = *cell_pos;
0x135C	0x6825    LDR	R5, [R4, #0]
; cell_pos end address is: 16 (R4)
; temp_val start address is: 20 (R5)
; y_var end address is: 8 (R2)
; row end address is: 0 (R0)
; x_var end address is: 4 (R1)
; temp_val end address is: 20 (R5)
0x135E	0x9000    STR	R0, [SP, #0]
0x1360	0x4610    MOV	R0, R2
0x1362	0x9A00    LDR	R2, [SP, #0]
;cp_game_ctl.h, 177 :: 		while (temp_val >= (X_MAX_WIDTH) ) {
L_get_xy62:
; temp_val start address is: 20 (R5)
; row start address is: 8 (R2)
; y_var start address is: 0 (R0)
; x_var start address is: 4 (R1)
0x1364	0x2D14    CMP	R5, #20
0x1366	0xD30A    BCC	L_get_xy63
;cp_game_ctl.h, 178 :: 		temp_val -= X_MAX_WIDTH-1;
0x1368	0xF2A50413  SUBW	R4, R5, #19
0x136C	0x4625    MOV	R5, R4
;cp_game_ctl.h, 179 :: 		++row;
0x136E	0x1C52    ADDS	R2, R2, #1
;cp_game_ctl.h, 181 :: 		if (temp_val > 0 ) {
0x1370	0x2C00    CMP	R4, #0
0x1372	0xD903    BLS	L__get_xy108
;cp_game_ctl.h, 182 :: 		--temp_val; // compensate for zero-index of array by adding 1
0x1374	0x1E6B    SUBS	R3, R5, #1
; temp_val end address is: 20 (R5)
; temp_val start address is: 16 (R4)
0x1376	0x461C    MOV	R4, R3
; temp_val end address is: 16 (R4)
0x1378	0x4625    MOV	R5, R4
;cp_game_ctl.h, 183 :: 		}
0x137A	0xE7FF    B	L_get_xy64
L__get_xy108:
;cp_game_ctl.h, 181 :: 		if (temp_val > 0 ) {
;cp_game_ctl.h, 183 :: 		}
L_get_xy64:
;cp_game_ctl.h, 185 :: 		}
; temp_val start address is: 20 (R5)
0x137C	0xE7F2    B	L_get_xy62
L_get_xy63:
;cp_game_ctl.h, 197 :: 		*x_var = col;
0x137E	0x600D    STR	R5, [R1, #0]
; x_var end address is: 4 (R1)
; temp_val end address is: 20 (R5)
;cp_game_ctl.h, 198 :: 		*y_var = row;
0x1380	0x6002    STR	R2, [R0, #0]
; y_var end address is: 0 (R0)
; row end address is: 8 (R2)
;cp_game_ctl.h, 200 :: 		}
L_end_get_xy:
0x1382	0xB001    ADD	SP, SP, #4
0x1384	0x4770    BX	LR
; end of _get_xy
_TFT_Rectangle:
;__Lib_TFT.c, 916 :: 		
0x0A04	0xB088    SUB	SP, SP, #32
0x0A06	0xF8CDE000  STR	LR, [SP, #0]
0x0A0A	0xF8AD0010  STRH	R0, [SP, #16]
0x0A0E	0xF8AD1014  STRH	R1, [SP, #20]
0x0A12	0xF8AD2018  STRH	R2, [SP, #24]
0x0A16	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 922 :: 		
0x0A1A	0x4C8C    LDR	R4, [PC, #560]
0x0A1C	0x7824    LDRB	R4, [R4, #0]
0x0A1E	0x0865    LSRS	R5, R4, #1
0x0A20	0xB2ED    UXTB	R5, R5
0x0A22	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0A26	0x1B64    SUB	R4, R4, R5
0x0A28	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x0A2A	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 923 :: 		
0x0A2C	0x2C00    CMP	R4, #0
0x0A2E	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 924 :: 		
0x0A30	0x2300    MOVS	R3, #0
0x0A32	0xB21B    SXTH	R3, R3
0x0A34	0xB218    SXTH	R0, R3
0x0A36	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 925 :: 		
0x0A38	0x4C85    LDR	R4, [PC, #532]
0x0A3A	0x8824    LDRH	R4, [R4, #0]
0x0A3C	0x42A3    CMP	R3, R4
0x0A3E	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 926 :: 		
0x0A40	0x4C83    LDR	R4, [PC, #524]
0x0A42	0x8824    LDRH	R4, [R4, #0]
0x0A44	0x1E63    SUBS	R3, R4, #1
0x0A46	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x0A48	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 925 :: 		
;__Lib_TFT.c, 926 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x0A4A	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 928 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x0A4C	0x4C7F    LDR	R4, [PC, #508]
0x0A4E	0x7824    LDRB	R4, [R4, #0]
0x0A50	0x1E64    SUBS	R4, R4, #1
0x0A52	0xB224    SXTH	R4, R4
0x0A54	0x1065    ASRS	R5, R4, #1
0x0A56	0xB22D    SXTH	R5, R5
0x0A58	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0A5C	0x1964    ADDS	R4, R4, R5
0x0A5E	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x0A60	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 929 :: 		
0x0A62	0x2C00    CMP	R4, #0
0x0A64	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 930 :: 		
0x0A66	0x2500    MOVS	R5, #0
0x0A68	0xB22D    SXTH	R5, R5
0x0A6A	0xB229    SXTH	R1, R5
0x0A6C	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 931 :: 		
0x0A6E	0x4C78    LDR	R4, [PC, #480]
0x0A70	0x8824    LDRH	R4, [R4, #0]
0x0A72	0x42A5    CMP	R5, R4
0x0A74	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 932 :: 		
0x0A76	0x4C76    LDR	R4, [PC, #472]
0x0A78	0x8824    LDRH	R4, [R4, #0]
0x0A7A	0x1E65    SUBS	R5, R4, #1
0x0A7C	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x0A7E	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 931 :: 		
;__Lib_TFT.c, 932 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x0A80	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 934 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x0A82	0x4C72    LDR	R4, [PC, #456]
0x0A84	0x7824    LDRB	R4, [R4, #0]
0x0A86	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 935 :: 		
0x0A88	0xF8AD1004  STRH	R1, [SP, #4]
0x0A8C	0xF8AD0006  STRH	R0, [SP, #6]
0x0A90	0xF9BD2014  LDRSH	R2, [SP, #20]
0x0A94	0xF7FFFE18  BL	_TFT_H_Line+0
0x0A98	0xF9BD0006  LDRSH	R0, [SP, #6]
0x0A9C	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 936 :: 		
0x0AA0	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x0AA4	0xF7FFFE10  BL	_TFT_H_Line+0
;__Lib_TFT.c, 937 :: 		
0x0AA8	0xF9BD2010  LDRSH	R2, [SP, #16]
0x0AAC	0xF9BD101C  LDRSH	R1, [SP, #28]
0x0AB0	0xF9BD0014  LDRSH	R0, [SP, #20]
0x0AB4	0xF7FFFD86  BL	_TFT_V_Line+0
;__Lib_TFT.c, 938 :: 		
0x0AB8	0xF9BD2018  LDRSH	R2, [SP, #24]
0x0ABC	0xF9BD101C  LDRSH	R1, [SP, #28]
0x0AC0	0xF9BD0014  LDRSH	R0, [SP, #20]
0x0AC4	0xF7FFFD7E  BL	_TFT_V_Line+0
;__Lib_TFT.c, 939 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 941 :: 		
0x0AC8	0x4C62    LDR	R4, [PC, #392]
0x0ACA	0x7824    LDRB	R4, [R4, #0]
0x0ACC	0x2C00    CMP	R4, #0
0x0ACE	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 942 :: 		
0x0AD2	0x4C61    LDR	R4, [PC, #388]
0x0AD4	0x8824    LDRH	R4, [R4, #0]
0x0AD6	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 943 :: 		
0x0ADA	0x4F5C    LDR	R7, [PC, #368]
0x0ADC	0x783C    LDRB	R4, [R7, #0]
0x0ADE	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 945 :: 		
0x0AE2	0x463C    MOV	R4, R7
0x0AE4	0x7824    LDRB	R4, [R4, #0]
0x0AE6	0x1C64    ADDS	R4, R4, #1
0x0AE8	0xB224    SXTH	R4, R4
0x0AEA	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 946 :: 		
0x0AEC	0xB2B5    UXTH	R5, R6
0x0AEE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0AF2	0x1964    ADDS	R4, R4, R5
0x0AF4	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 947 :: 		
0x0AF8	0xB2B5    UXTH	R5, R6
0x0AFA	0xF9BD4014  LDRSH	R4, [SP, #20]
0x0AFE	0x1964    ADDS	R4, R4, R5
0x0B00	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 949 :: 		
0x0B04	0x463C    MOV	R4, R7
0x0B06	0x7824    LDRB	R4, [R4, #0]
0x0B08	0x1CA4    ADDS	R4, R4, #2
0x0B0A	0xB224    SXTH	R4, R4
0x0B0C	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 950 :: 		
0x0B0E	0xB2B5    UXTH	R5, R6
0x0B10	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0B14	0x1B64    SUB	R4, R4, R5
0x0B16	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 951 :: 		
0x0B1A	0xB2B5    UXTH	R5, R6
0x0B1C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0B20	0x1B64    SUB	R4, R4, R5
0x0B22	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 953 :: 		
0x0B26	0x4C4D    LDR	R4, [PC, #308]
0x0B28	0x7824    LDRB	R4, [R4, #0]
0x0B2A	0x2C00    CMP	R4, #0
0x0B2C	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 954 :: 		
0x0B30	0x4C4B    LDR	R4, [PC, #300]
0x0B32	0x7824    LDRB	R4, [R4, #0]
0x0B34	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 955 :: 		
0x0B36	0xF9BD4014  LDRSH	R4, [SP, #20]
0x0B3A	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x0B3E	0xF9BD501C  LDRSH	R5, [SP, #28]
0x0B42	0xF8BD400A  LDRH	R4, [SP, #10]
0x0B46	0x42AC    CMP	R4, R5
0x0B48	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 956 :: 		
0x0B4A	0xF9BD5014  LDRSH	R5, [SP, #20]
0x0B4E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0B52	0x1B67    SUB	R7, R4, R5
0x0B54	0xF9BD5014  LDRSH	R5, [SP, #20]
0x0B58	0xF8BD400A  LDRH	R4, [SP, #10]
0x0B5C	0x1B66    SUB	R6, R4, R5
0x0B5E	0x4C41    LDR	R4, [PC, #260]
0x0B60	0x8825    LDRH	R5, [R4, #0]
0x0B62	0x4C41    LDR	R4, [PC, #260]
0x0B64	0x8824    LDRH	R4, [R4, #0]
0x0B66	0xB2BB    UXTH	R3, R7
0x0B68	0xB2B2    UXTH	R2, R6
0x0B6A	0xB2A9    UXTH	R1, R5
0x0B6C	0xB2A0    UXTH	R0, R4
0x0B6E	0xF7FFFE95  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 957 :: 		
0x0B72	0x2101    MOVS	R1, #1
0x0B74	0xF000FE4A  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 958 :: 		
0x0B78	0xF8BD200A  LDRH	R2, [SP, #10]
0x0B7C	0xF9BD1018  LDRSH	R1, [SP, #24]
0x0B80	0xF9BD0010  LDRSH	R0, [SP, #16]
0x0B84	0xF7FFFDA0  BL	_TFT_H_Line+0
;__Lib_TFT.c, 955 :: 		
0x0B88	0xF8BD400A  LDRH	R4, [SP, #10]
0x0B8C	0x1C64    ADDS	R4, R4, #1
0x0B8E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 959 :: 		
0x0B92	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 960 :: 		
0x0B94	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 961 :: 		
0x0B96	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0B9A	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x0B9E	0xF9BD5018  LDRSH	R5, [SP, #24]
0x0BA2	0xF8BD4008  LDRH	R4, [SP, #8]
0x0BA6	0x42AC    CMP	R4, R5
0x0BA8	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 962 :: 		
0x0BAA	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0BAE	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0BB2	0x1B67    SUB	R7, R4, R5
0x0BB4	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0BB8	0xF8BD4008  LDRH	R4, [SP, #8]
0x0BBC	0x1B66    SUB	R6, R4, R5
0x0BBE	0x4C29    LDR	R4, [PC, #164]
0x0BC0	0x8825    LDRH	R5, [R4, #0]
0x0BC2	0x4C29    LDR	R4, [PC, #164]
0x0BC4	0x8824    LDRH	R4, [R4, #0]
0x0BC6	0xB2BB    UXTH	R3, R7
0x0BC8	0xB2B2    UXTH	R2, R6
0x0BCA	0xB2A9    UXTH	R1, R5
0x0BCC	0xB2A0    UXTH	R0, R4
0x0BCE	0xF7FFFE65  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 963 :: 		
0x0BD2	0x2101    MOVS	R1, #1
0x0BD4	0xF000FE1A  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 964 :: 		
0x0BD8	0xF8BD2008  LDRH	R2, [SP, #8]
0x0BDC	0xF9BD101C  LDRSH	R1, [SP, #28]
0x0BE0	0xF9BD0014  LDRSH	R0, [SP, #20]
0x0BE4	0xF7FFFCEE  BL	_TFT_V_Line+0
;__Lib_TFT.c, 961 :: 		
0x0BE8	0xF8BD4008  LDRH	R4, [SP, #8]
0x0BEC	0x1C64    ADDS	R4, R4, #1
0x0BEE	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 965 :: 		
0x0BF2	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 966 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 967 :: 		
0x0BF4	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 968 :: 		
0x0BF6	0x4C1D    LDR	R4, [PC, #116]
0x0BF8	0x8824    LDRH	R4, [R4, #0]
0x0BFA	0x2101    MOVS	R1, #1
0x0BFC	0xB2A0    UXTH	R0, R4
0x0BFE	0xF000FE05  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 969 :: 		
0x0C02	0xF9BD4014  LDRSH	R4, [SP, #20]
0x0C06	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x0C0A	0xF9BD501C  LDRSH	R5, [SP, #28]
0x0C0E	0xF8BD400A  LDRH	R4, [SP, #10]
0x0C12	0x42AC    CMP	R4, R5
0x0C14	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 970 :: 		
0x0C16	0xF8BD200A  LDRH	R2, [SP, #10]
0x0C1A	0xF9BD1018  LDRSH	R1, [SP, #24]
0x0C1E	0xF9BD0010  LDRSH	R0, [SP, #16]
0x0C22	0xF7FFFD51  BL	_TFT_H_Line+0
;__Lib_TFT.c, 969 :: 		
0x0C26	0xF8BD400A  LDRH	R4, [SP, #10]
0x0C2A	0x1C64    ADDS	R4, R4, #1
0x0C2C	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 970 :: 		
0x0C30	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 971 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 973 :: 		
0x0C32	0xF8BD500C  LDRH	R5, [SP, #12]
0x0C36	0x4C08    LDR	R4, [PC, #32]
0x0C38	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 974 :: 		
0x0C3A	0xF89D500E  LDRB	R5, [SP, #14]
0x0C3E	0x4C03    LDR	R4, [PC, #12]
0x0C40	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 976 :: 		
L_end_TFT_Rectangle:
0x0C42	0xF8DDE000  LDR	LR, [SP, #0]
0x0C46	0xB008    ADD	SP, SP, #32
0x0C48	0x4770    BX	LR
0x0C4A	0xBF00    NOP
0x0C4C	0x001F2000  	__Lib_TFT_PenWidth+0
0x0C50	0x015A2000  	_TFT_DISP_WIDTH+0
0x0C54	0x01622000  	__Lib_TFT_BrushEnabled+0
0x0C58	0x01582000  	__Lib_TFT_PenColor+0
0x0C5C	0x01632000  	__Lib_TFT_GradientEnabled+0
0x0C60	0x016C2000  	__Lib_TFT_GradientOrientation+0
0x0C64	0x01702000  	__Lib_TFT_GradColorTo+0
0x0C68	0x016E2000  	__Lib_TFT_GradColorFrom+0
0x0C6C	0x01722000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x06C8	0xB086    SUB	SP, SP, #24
0x06CA	0xF8CDE000  STR	LR, [SP, #0]
0x06CE	0xF8AD000C  STRH	R0, [SP, #12]
0x06D2	0xF8AD1010  STRH	R1, [SP, #16]
0x06D6	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x06DA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x06DE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x06E2	0x42A3    CMP	R3, R4
0x06E4	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x06E6	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x06EA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x06EE	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x06F2	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x06F6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x06FA	0x2B00    CMP	R3, #0
0x06FC	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x06FE	0x2300    MOVS	R3, #0
0x0700	0xB21B    SXTH	R3, R3
0x0702	0xF8AD300C  STRH	R3, [SP, #12]
0x0706	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x0708	0x4B4B    LDR	R3, [PC, #300]
0x070A	0x881C    LDRH	R4, [R3, #0]
0x070C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0710	0x42A3    CMP	R3, R4
0x0712	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x0714	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x0716	0xF9BD3010  LDRSH	R3, [SP, #16]
0x071A	0x2B00    CMP	R3, #0
0x071C	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x071E	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x0720	0x4B45    LDR	R3, [PC, #276]
0x0722	0x881C    LDRH	R4, [R3, #0]
0x0724	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0728	0x42A3    CMP	R3, R4
0x072A	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x072C	0x4B42    LDR	R3, [PC, #264]
0x072E	0x881B    LDRH	R3, [R3, #0]
0x0730	0x1E5B    SUBS	R3, R3, #1
0x0732	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x0736	0x2301    MOVS	R3, #1
0x0738	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x073C	0x4B3F    LDR	R3, [PC, #252]
0x073E	0x781C    LDRB	R4, [R3, #0]
0x0740	0xF89D3008  LDRB	R3, [SP, #8]
0x0744	0x42A3    CMP	R3, R4
0x0746	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x074A	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x074E	0xF0000301  AND	R3, R0, #1
0x0752	0xB21B    SXTH	R3, R3
0x0754	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x0756	0x4241    RSBS	R1, R0, #0
0x0758	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x075A	0xB208    SXTH	R0, R1
0x075C	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x075E	0x1044    ASRS	R4, R0, #1
0x0760	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x0762	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x0764	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0768	0x191B    ADDS	R3, R3, R4
0x076A	0xB21B    SXTH	R3, R3
0x076C	0x2B00    CMP	R3, #0
0x076E	0xDB08    BLT	L__TFT_H_Line954
0x0770	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0774	0x185C    ADDS	R4, R3, R1
0x0776	0xB224    SXTH	R4, R4
0x0778	0x4B31    LDR	R3, [PC, #196]
0x077A	0x881B    LDRH	R3, [R3, #0]
0x077C	0x429C    CMP	R4, R3
0x077E	0xD200    BCS	L__TFT_H_Line953
0x0780	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x0782	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x0784	0x4B2F    LDR	R3, [PC, #188]
0x0786	0x781B    LDRB	R3, [R3, #0]
0x0788	0x2B00    CMP	R3, #0
0x078A	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x078C	0x2400    MOVS	R4, #0
0x078E	0xB264    SXTB	R4, R4
0x0790	0x4B2D    LDR	R3, [PC, #180]
0x0792	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x0794	0xF001F9EC  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0798	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x079A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x079E	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x07A0	0xB2A3    UXTH	R3, R4
0x07A2	0xF9BD2010  LDRSH	R2, [SP, #16]
0x07A6	0xB2A1    UXTH	R1, R4
0x07A8	0xF9BD000C  LDRSH	R0, [SP, #12]
0x07AC	0x4C27    LDR	R4, [PC, #156]
0x07AE	0x6824    LDR	R4, [R4, #0]
0x07B0	0x47A0    BLX	R4
0x07B2	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x07B4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x07B8	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x07BA	0xB2A1    UXTH	R1, R4
0x07BC	0xF9BD000C  LDRSH	R0, [SP, #12]
0x07C0	0x4C23    LDR	R4, [PC, #140]
0x07C2	0x6824    LDR	R4, [R4, #0]
0x07C4	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x07C6	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x07CA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x07CE	0x4298    CMP	R0, R3
0x07D0	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x07D2	0x4B20    LDR	R3, [PC, #128]
0x07D4	0x881C    LDRH	R4, [R3, #0]
0x07D6	0xF8AD0004  STRH	R0, [SP, #4]
0x07DA	0xB2A0    UXTH	R0, R4
0x07DC	0x4C1E    LDR	R4, [PC, #120]
0x07DE	0x6824    LDR	R4, [R4, #0]
0x07E0	0x47A0    BLX	R4
0x07E2	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x07E6	0x1C41    ADDS	R1, R0, #1
0x07E8	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x07EA	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x07EC	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x07EE	0x2401    MOVS	R4, #1
0x07F0	0xB264    SXTB	R4, R4
0x07F2	0x4B15    LDR	R3, [PC, #84]
0x07F4	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x07F6	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x07F8	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x07FC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0800	0x4298    CMP	R0, R3
0x0802	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x0804	0x4B13    LDR	R3, [PC, #76]
0x0806	0x881B    LDRH	R3, [R3, #0]
0x0808	0xF8AD0004  STRH	R0, [SP, #4]
0x080C	0xB29A    UXTH	R2, R3
0x080E	0xF9BD1014  LDRSH	R1, [SP, #20]
0x0812	0xB200    SXTH	R0, R0
0x0814	0xF7FFFCAA  BL	_TFT_Dot+0
0x0818	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x081C	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x081E	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x0820	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0822	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x0824	0xF89D3008  LDRB	R3, [SP, #8]
0x0828	0x1C5B    ADDS	R3, R3, #1
0x082A	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x082E	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x0830	0xF8DDE000  LDR	LR, [SP, #0]
0x0834	0xB006    ADD	SP, SP, #24
0x0836	0x4770    BX	LR
0x0838	0x015A2000  	_TFT_DISP_WIDTH+0
0x083C	0x001F2000  	__Lib_TFT_PenWidth+0
0x0840	0x01602000  	_TFT_DISP_HEIGHT+0
0x0844	0x00042000  	__Lib_TFT___no_acceleration+0
0x0848	0x01BC4223  	TFT_CS+0
0x084C	0x015C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0850	0x01642000  	_TFT_Set_Address_Ptr+0
0x0854	0x01582000  	__Lib_TFT_PenColor+0
0x0858	0x01682000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x016C	0xB082    SUB	SP, SP, #8
0x016E	0xF8CDE000  STR	LR, [SP, #0]
0x0172	0xF8AD2004  STRH	R2, [SP, #4]
0x0176	0xB20A    SXTH	R2, R1
0x0178	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x017A	0x2900    CMP	R1, #0
0x017C	0xDB04    BLT	L__TFT_Dot949
0x017E	0x4B17    LDR	R3, [PC, #92]
0x0180	0x881B    LDRH	R3, [R3, #0]
0x0182	0x4299    CMP	R1, R3
0x0184	0xD200    BCS	L__TFT_Dot948
0x0186	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x0188	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x018A	0x2A00    CMP	R2, #0
0x018C	0xDB04    BLT	L__TFT_Dot951
0x018E	0x4B14    LDR	R3, [PC, #80]
0x0190	0x881B    LDRH	R3, [R3, #0]
0x0192	0x429A    CMP	R2, R3
0x0194	0xD200    BCS	L__TFT_Dot950
0x0196	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x0198	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x019A	0x2400    MOVS	R4, #0
0x019C	0xB264    SXTB	R4, R4
0x019E	0x4B11    LDR	R3, [PC, #68]
0x01A0	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x01A2	0xF001FCE5  BL	__Lib_TFT_Is_SSD1963_Set+0
0x01A6	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x01A8	0xB293    UXTH	R3, R2
0x01AA	0xB28A    UXTH	R2, R1
0x01AC	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x01AE	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x01B0	0x4C0D    LDR	R4, [PC, #52]
0x01B2	0x6824    LDR	R4, [R4, #0]
0x01B4	0x47A0    BLX	R4
0x01B6	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x01B8	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x01BA	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x01BC	0x4C0B    LDR	R4, [PC, #44]
0x01BE	0x6824    LDR	R4, [R4, #0]
0x01C0	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x01C2	0xF8BD0004  LDRH	R0, [SP, #4]
0x01C6	0x4C0A    LDR	R4, [PC, #40]
0x01C8	0x6824    LDR	R4, [R4, #0]
0x01CA	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x01CC	0x2401    MOVS	R4, #1
0x01CE	0xB264    SXTB	R4, R4
0x01D0	0x4B04    LDR	R3, [PC, #16]
0x01D2	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x01D4	0xF8DDE000  LDR	LR, [SP, #0]
0x01D8	0xB002    ADD	SP, SP, #8
0x01DA	0x4770    BX	LR
0x01DC	0x015A2000  	_TFT_DISP_WIDTH+0
0x01E0	0x01602000  	_TFT_DISP_HEIGHT+0
0x01E4	0x01BC4223  	TFT_CS+0
0x01E8	0x015C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x01EC	0x01642000  	_TFT_Set_Address_Ptr+0
0x01F0	0x01682000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x05C4	0xB086    SUB	SP, SP, #24
0x05C6	0xF8CDE000  STR	LR, [SP, #0]
0x05CA	0xF8AD1004  STRH	R1, [SP, #4]
0x05CE	0xB201    SXTH	R1, R0
0x05D0	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x05D4	0x4281    CMP	R1, R0
0x05D6	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x05D8	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x05DA	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x05DC	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x05DE	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x05E0	0x2900    CMP	R1, #0
0x05E2	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x05E4	0x2100    MOVS	R1, #0
0x05E6	0xB209    SXTH	R1, R1
0x05E8	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x05EA	0x4B2F    LDR	R3, [PC, #188]
0x05EC	0x881B    LDRH	R3, [R3, #0]
0x05EE	0x4299    CMP	R1, R3
0x05F0	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x05F2	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x05F4	0x2800    CMP	R0, #0
0x05F6	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x05F8	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x05FA	0x4B2B    LDR	R3, [PC, #172]
0x05FC	0x881B    LDRH	R3, [R3, #0]
0x05FE	0x4298    CMP	R0, R3
0x0600	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x0602	0x4B29    LDR	R3, [PC, #164]
0x0604	0x881B    LDRH	R3, [R3, #0]
0x0606	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0608	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x060A	0xB203    SXTH	R3, R0
0x060C	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x060E	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x0610	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x0612	0xB215    SXTH	R5, R2
0x0614	0xB20A    SXTH	R2, R1
0x0616	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0618	0x4B24    LDR	R3, [PC, #144]
0x061A	0x781B    LDRB	R3, [R3, #0]
0x061C	0x4298    CMP	R0, R3
0x061E	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x0620	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x0622	0xF0040301  AND	R3, R4, #1
0x0626	0xB21B    SXTH	R3, R3
0x0628	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x062A	0x4264    RSBS	R4, R4, #0
0x062C	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x062E	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x0630	0x1063    ASRS	R3, R4, #1
0x0632	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x0634	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x0636	0x18EB    ADDS	R3, R5, R3
0x0638	0xB21B    SXTH	R3, R3
0x063A	0x2B00    CMP	R3, #0
0x063C	0xDB06    BLT	L__TFT_V_Line958
0x063E	0x19AC    ADDS	R4, R5, R6
0x0640	0xB224    SXTH	R4, R4
0x0642	0x4B1B    LDR	R3, [PC, #108]
0x0644	0x881B    LDRH	R3, [R3, #0]
0x0646	0x429C    CMP	R4, R3
0x0648	0xD200    BCS	L__TFT_V_Line957
0x064A	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x064C	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x064E	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0650	0x428F    CMP	R7, R1
0x0652	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x0654	0x4B17    LDR	R3, [PC, #92]
0x0656	0x881C    LDRH	R4, [R3, #0]
0x0658	0x19AB    ADDS	R3, R5, R6
0x065A	0xF88D0004  STRB	R0, [SP, #4]
0x065E	0xF8AD1008  STRH	R1, [SP, #8]
0x0662	0xF8AD200C  STRH	R2, [SP, #12]
0x0666	0xF8AD5010  STRH	R5, [SP, #16]
0x066A	0xF8AD6012  STRH	R6, [SP, #18]
0x066E	0xF8AD7014  STRH	R7, [SP, #20]
0x0672	0xB2A2    UXTH	R2, R4
0x0674	0xB239    SXTH	R1, R7
0x0676	0xB218    SXTH	R0, R3
0x0678	0xF7FFFD78  BL	_TFT_Dot+0
0x067C	0xF8BD7014  LDRH	R7, [SP, #20]
0x0680	0xF9BD6012  LDRSH	R6, [SP, #18]
0x0684	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0688	0xF9BD200C  LDRSH	R2, [SP, #12]
0x068C	0xF9BD1008  LDRSH	R1, [SP, #8]
0x0690	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x0694	0x1C7F    ADDS	R7, R7, #1
0x0696	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0698	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x069A	0x1C40    ADDS	R0, R0, #1
0x069C	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x069E	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x06A0	0xF8DDE000  LDR	LR, [SP, #0]
0x06A4	0xB006    ADD	SP, SP, #24
0x06A6	0x4770    BX	LR
0x06A8	0x01602000  	_TFT_DISP_HEIGHT+0
0x06AC	0x001F2000  	__Lib_TFT_PenWidth+0
0x06B0	0x015A2000  	_TFT_DISP_WIDTH+0
0x06B4	0x01582000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x089C	0xB083    SUB	SP, SP, #12
0x089E	0xF8CDE000  STR	LR, [SP, #0]
0x08A2	0xB287    UXTH	R7, R0
0x08A4	0xFA1FF881  UXTH	R8, R1
0x08A8	0xFA1FF982  UXTH	R9, R2
0x08AC	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x08B0	0xF1B90F00  CMP	R9, #0
0x08B4	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x08B6	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x08B8	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x08BA	0x45D1    CMP	R9, R10
0x08BC	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x08BE	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x08C2	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x08C4	0xAE02    ADD	R6, SP, #8
0x08C6	0xF10D0506  ADD	R5, SP, #6
0x08CA	0xAC01    ADD	R4, SP, #4
0x08CC	0x4633    MOV	R3, R6
0x08CE	0x462A    MOV	R2, R5
0x08D0	0x4621    MOV	R1, R4
0x08D2	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x08D4	0xF7FFFCB0  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x08D8	0xF10D0609  ADD	R6, SP, #9
0x08DC	0xF10D0507  ADD	R5, SP, #7
0x08E0	0xF10D0405  ADD	R4, SP, #5
0x08E4	0x4633    MOV	R3, R6
0x08E6	0x462A    MOV	R2, R5
0x08E8	0x4621    MOV	R1, R4
0x08EA	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x08EE	0xF7FFFCA3  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x08F2	0xFA1FF689  UXTH	R6, R9
0x08F6	0xF89D5005  LDRB	R5, [SP, #5]
0x08FA	0xF89D4004  LDRB	R4, [SP, #4]
0x08FE	0x1B2C    SUB	R4, R5, R4
0x0900	0xB224    SXTH	R4, R4
0x0902	0x4374    MULS	R4, R6, R4
0x0904	0xFB94F5FA  SDIV	R5, R4, R10
0x0908	0xF89D4004  LDRB	R4, [SP, #4]
0x090C	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x0910	0xFA1FF689  UXTH	R6, R9
0x0914	0xF89D5007  LDRB	R5, [SP, #7]
0x0918	0xF89D4006  LDRB	R4, [SP, #6]
0x091C	0x1B2C    SUB	R4, R5, R4
0x091E	0xB224    SXTH	R4, R4
0x0920	0x4374    MULS	R4, R6, R4
0x0922	0xFB94F5FA  SDIV	R5, R4, R10
0x0926	0xF89D4006  LDRB	R4, [SP, #6]
0x092A	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x092C	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x0930	0xF89D5009  LDRB	R5, [SP, #9]
0x0934	0xF89D4008  LDRB	R4, [SP, #8]
0x0938	0x1B2C    SUB	R4, R5, R4
0x093A	0xB224    SXTH	R4, R4
0x093C	0x4374    MULS	R4, R6, R4
0x093E	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x0942	0xF89D4008  LDRB	R4, [SP, #8]
0x0946	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x0948	0xB2E2    UXTB	R2, R4
0x094A	0xB2F9    UXTB	R1, R7
0x094C	0xFA5FF088  UXTB	R0, R8
0x0950	0xF7FFFC60  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x0954	0xF8DDE000  LDR	LR, [SP, #0]
0x0958	0xB003    ADD	SP, SP, #12
0x095A	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0238	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x023A	0x0AC4    LSRS	R4, R0, #11
0x023C	0xB2A4    UXTH	R4, R4
0x023E	0x00E4    LSLS	R4, R4, #3
0x0240	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x0242	0x0944    LSRS	R4, R0, #5
0x0244	0xB2A4    UXTH	R4, R4
0x0246	0x00A4    LSLS	R4, R4, #2
0x0248	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x024A	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x024C	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x024E	0xB001    ADD	SP, SP, #4
0x0250	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x0214	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x0216	0x08C3    LSRS	R3, R0, #3
0x0218	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x021A	0x02DC    LSLS	R4, R3, #11
0x021C	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x021E	0x088B    LSRS	R3, R1, #2
0x0220	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x0222	0x015B    LSLS	R3, R3, #5
0x0224	0xB29B    UXTH	R3, R3
0x0226	0x431C    ORRS	R4, R3
0x0228	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x022A	0x08D3    LSRS	R3, R2, #3
0x022C	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x022E	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x0232	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x0234	0xB001    ADD	SP, SP, #4
0x0236	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x2A84	0xB081    SUB	SP, SP, #4
0x2A86	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2A8A	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x2A8C	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x2A8E	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x2A90	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x2A92	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x2A96	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x2A98	0x484A    LDR	R0, [PC, #296]
0x2A9A	0x1840    ADDS	R0, R0, R1
0x2A9C	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x2A9E	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x2AA2	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x2AA4	0xF64B3080  MOVW	R0, #48000
0x2AA8	0x4281    CMP	R1, R0
0x2AAA	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x2AAC	0x4846    LDR	R0, [PC, #280]
0x2AAE	0x6800    LDR	R0, [R0, #0]
0x2AB0	0xF0400102  ORR	R1, R0, #2
0x2AB4	0x4844    LDR	R0, [PC, #272]
0x2AB6	0x6001    STR	R1, [R0, #0]
0x2AB8	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x2ABA	0xF64550C0  MOVW	R0, #24000
0x2ABE	0x4285    CMP	R5, R0
0x2AC0	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x2AC2	0x4841    LDR	R0, [PC, #260]
0x2AC4	0x6800    LDR	R0, [R0, #0]
0x2AC6	0xF0400101  ORR	R1, R0, #1
0x2ACA	0x483F    LDR	R0, [PC, #252]
0x2ACC	0x6001    STR	R1, [R0, #0]
0x2ACE	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x2AD0	0x483D    LDR	R0, [PC, #244]
0x2AD2	0x6801    LDR	R1, [R0, #0]
0x2AD4	0xF06F0007  MVN	R0, #7
0x2AD8	0x4001    ANDS	R1, R0
0x2ADA	0x483B    LDR	R0, [PC, #236]
0x2ADC	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x2ADE	0xF7FFFD59  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x2AE2	0x483A    LDR	R0, [PC, #232]
0x2AE4	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x2AE6	0x483A    LDR	R0, [PC, #232]
0x2AE8	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x2AEA	0x483A    LDR	R0, [PC, #232]
0x2AEC	0xEA020100  AND	R1, R2, R0, LSL #0
0x2AF0	0x4839    LDR	R0, [PC, #228]
0x2AF2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x2AF4	0xF0020001  AND	R0, R2, #1
0x2AF8	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2AFA	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2AFC	0x4836    LDR	R0, [PC, #216]
0x2AFE	0x6800    LDR	R0, [R0, #0]
0x2B00	0xF0000002  AND	R0, R0, #2
0x2B04	0x2800    CMP	R0, #0
0x2B06	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x2B08	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2B0A	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x2B0C	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2B0E	0xF4023080  AND	R0, R2, #65536
0x2B12	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x2B14	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2B16	0x4830    LDR	R0, [PC, #192]
0x2B18	0x6800    LDR	R0, [R0, #0]
0x2B1A	0xF4003000  AND	R0, R0, #131072
0x2B1E	0x2800    CMP	R0, #0
0x2B20	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x2B22	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2B24	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x2B26	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2B28	0xF0025080  AND	R0, R2, #268435456
0x2B2C	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x2B2E	0x482A    LDR	R0, [PC, #168]
0x2B30	0x6800    LDR	R0, [R0, #0]
0x2B32	0xF0405180  ORR	R1, R0, #268435456
0x2B36	0x4828    LDR	R0, [PC, #160]
0x2B38	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2B3A	0x4827    LDR	R0, [PC, #156]
0x2B3C	0x6800    LDR	R0, [R0, #0]
0x2B3E	0xF0005000  AND	R0, R0, #536870912
0x2B42	0x2800    CMP	R0, #0
0x2B44	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x2B46	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2B48	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2B4A	0xF0026080  AND	R0, R2, #67108864
0x2B4E	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x2B50	0x4821    LDR	R0, [PC, #132]
0x2B52	0x6800    LDR	R0, [R0, #0]
0x2B54	0xF0406180  ORR	R1, R0, #67108864
0x2B58	0x481F    LDR	R0, [PC, #124]
0x2B5A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2B5C	0x4611    MOV	R1, R2
0x2B5E	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2B60	0x481D    LDR	R0, [PC, #116]
0x2B62	0x6800    LDR	R0, [R0, #0]
0x2B64	0xF0006000  AND	R0, R0, #134217728
0x2B68	0x2800    CMP	R0, #0
0x2B6A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x2B6C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2B6E	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x2B70	0x4611    MOV	R1, R2
0x2B72	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2B74	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2B78	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x2B7A	0x4817    LDR	R0, [PC, #92]
0x2B7C	0x6800    LDR	R0, [R0, #0]
0x2B7E	0xF0407180  ORR	R1, R0, #16777216
0x2B82	0x4815    LDR	R0, [PC, #84]
0x2B84	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2B86	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x2B88	0x4813    LDR	R0, [PC, #76]
0x2B8A	0x6800    LDR	R0, [R0, #0]
0x2B8C	0xF0007000  AND	R0, R0, #33554432
0x2B90	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x2B92	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x2B94	0x460A    MOV	R2, R1
0x2B96	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x2B98	0x480C    LDR	R0, [PC, #48]
0x2B9A	0x6800    LDR	R0, [R0, #0]
0x2B9C	0xF000010C  AND	R1, R0, #12
0x2BA0	0x0090    LSLS	R0, R2, #2
0x2BA2	0xF000000C  AND	R0, R0, #12
0x2BA6	0x4281    CMP	R1, R0
0x2BA8	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2BAA	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x2BAC	0xF8DDE000  LDR	LR, [SP, #0]
0x2BB0	0xB001    ADD	SP, SP, #4
0x2BB2	0x4770    BX	LR
0x2BB4	0x00811501  	#352387201
0x2BB8	0x8402091D  	#152929282
0x2BBC	0xF6440001  	#128580
0x2BC0	0x19400001  	#72000
0x2BC4	0x2BF00000  	__Lib_System_105_107_APBAHBPrescTable+0
0x2BC8	0x20004002  	FLASH_ACR+0
0x2BCC	0x10044002  	RCC_CFGR+0
0x2BD0	0x102C4002  	RCC_CFGR2+0
0x2BD4	0xFFFF000F  	#1048575
0x2BD8	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x2594	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x2596	0x4815    LDR	R0, [PC, #84]
0x2598	0x6800    LDR	R0, [R0, #0]
0x259A	0xF0400101  ORR	R1, R0, #1
0x259E	0x4813    LDR	R0, [PC, #76]
0x25A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x25A2	0x4913    LDR	R1, [PC, #76]
0x25A4	0x4813    LDR	R0, [PC, #76]
0x25A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x25A8	0x4810    LDR	R0, [PC, #64]
0x25AA	0x6801    LDR	R1, [R0, #0]
0x25AC	0x4812    LDR	R0, [PC, #72]
0x25AE	0x4001    ANDS	R1, R0
0x25B0	0x480E    LDR	R0, [PC, #56]
0x25B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x25B4	0x480D    LDR	R0, [PC, #52]
0x25B6	0x6801    LDR	R1, [R0, #0]
0x25B8	0xF46F2080  MVN	R0, #262144
0x25BC	0x4001    ANDS	R1, R0
0x25BE	0x480B    LDR	R0, [PC, #44]
0x25C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x25C2	0x480C    LDR	R0, [PC, #48]
0x25C4	0x6801    LDR	R1, [R0, #0]
0x25C6	0xF46F00FE  MVN	R0, #8323072
0x25CA	0x4001    ANDS	R1, R0
0x25CC	0x4809    LDR	R0, [PC, #36]
0x25CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x25D0	0x4806    LDR	R0, [PC, #24]
0x25D2	0x6801    LDR	R1, [R0, #0]
0x25D4	0xF06F50A0  MVN	R0, #335544320
0x25D8	0x4001    ANDS	R1, R0
0x25DA	0x4804    LDR	R0, [PC, #16]
0x25DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x25DE	0xF04F0100  MOV	R1, #0
0x25E2	0x4806    LDR	R0, [PC, #24]
0x25E4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x25E6	0xB001    ADD	SP, SP, #4
0x25E8	0x4770    BX	LR
0x25EA	0xBF00    NOP
0x25EC	0x10004002  	RCC_CR+0
0x25F0	0x0000F0FF  	#-251723776
0x25F4	0x10044002  	RCC_CFGR+0
0x25F8	0xFFFFFEF6  	#-17367041
0x25FC	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x2BDC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x2BDE	0x4902    LDR	R1, [PC, #8]
0x2BE0	0x4802    LDR	R0, [PC, #8]
0x2BE2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x2BE4	0xB001    ADD	SP, SP, #4
0x2BE6	0x4770    BX	LR
0x2BE8	0x19400001  	#72000
0x2BEC	0x01542000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x2950	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x2952	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x2954	0xB001    ADD	SP, SP, #4
0x2956	0x4770    BX	LR
; end of ___GenExcept
0x2C0C	0xB500    PUSH	(R14)
0x2C0E	0xF8DFB014  LDR	R11, [PC, #20]
0x2C12	0xF8DFA014  LDR	R10, [PC, #20]
0x2C16	0xF8DFC014  LDR	R12, [PC, #20]
0x2C1A	0xF7FFFCB1  BL	9600
0x2C1E	0xBD00    POP	(R15)
0x2C20	0x4770    BX	LR
0x2C22	0xBF00    NOP
0x2C24	0x00002000  	#536870912
0x2C28	0x000B2000  	#536870923
0x2C2C	0x2C000000  	#11264
0x2C8C	0xB500    PUSH	(R14)
0x2C8E	0xF8DFB010  LDR	R11, [PC, #16]
0x2C92	0xF8DFA010  LDR	R10, [PC, #16]
0x2C96	0xF7FFFD21  BL	9948
0x2C9A	0xBD00    POP	(R15)
0x2C9C	0x4770    BX	LR
0x2C9E	0xBF00    NOP
0x2CA0	0x00002000  	#536870912
0x2CA4	0x018C2000  	#536871308
_EXTIPA6:
;P7_final_project_main.c, 112 :: 		void EXTIPA6() iv IVT_INT_EXTI9_5  {
0x29BC	0xB081    SUB	SP, SP, #4
0x29BE	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 113 :: 		EXTI_PR |= 1 << 6;
0x29C2	0x4808    LDR	R0, [PC, #32]
0x29C4	0x6800    LDR	R0, [R0, #0]
0x29C6	0xF0400140  ORR	R1, R0, #64
0x29CA	0x4806    LDR	R0, [PC, #24]
0x29CC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 114 :: 		while (GPIOA_IDR.B6 == 0) {}
L_EXTIPA681:
0x29CE	0x4806    LDR	R0, [PC, #24]
0x29D0	0x6800    LDR	R0, [R0, #0]
0x29D2	0xB900    CBNZ	R0, L_EXTIPA682
0x29D4	0xE7FB    B	L_EXTIPA681
L_EXTIPA682:
;P7_final_project_main.c, 116 :: 		set_cur_screen_run_flag(FALSE);
0x29D6	0x2000    MOVS	R0, #0
0x29D8	0xF7FFFFB2  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 118 :: 		}
L_end_EXTIPA6:
0x29DC	0xF8DDE000  LDR	LR, [SP, #0]
0x29E0	0xB001    ADD	SP, SP, #4
0x29E2	0x4770    BX	LR
0x29E4	0x04144001  	EXTI_PR+0
0x29E8	0x01184221  	GPIOA_IDR+0
; end of _EXTIPA6
_EXTI15_10:
;P7_final_project_main.c, 89 :: 		void EXTI15_10() iv IVT_INT_EXTI15_10  {
0x2958	0xB081    SUB	SP, SP, #4
0x295A	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 92 :: 		if (GAME_PHASE == PHASE_INTRO) {
0x295E	0x4813    LDR	R0, [PC, #76]
0x2960	0x7800    LDRB	R0, [R0, #0]
0x2962	0xB9A8    CBNZ	R0, L_EXTI15_1076
;P7_final_project_main.c, 93 :: 		while (GPIOC_IDR.B13 == 0) {}
L_EXTI15_1077:
0x2964	0x4812    LDR	R0, [PC, #72]
0x2966	0x6800    LDR	R0, [R0, #0]
0x2968	0xB900    CBNZ	R0, L_EXTI15_1078
0x296A	0xE7FB    B	L_EXTI15_1077
L_EXTI15_1078:
;P7_final_project_main.c, 96 :: 		EXTI_PR |= 1 << 13;
0x296C	0x4811    LDR	R0, [PC, #68]
0x296E	0x6800    LDR	R0, [R0, #0]
0x2970	0xF4405100  ORR	R1, R0, #8192
0x2974	0x480F    LDR	R0, [PC, #60]
0x2976	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 99 :: 		GPIOB_ODR = ~GPIOB_ODR;
0x2978	0x480F    LDR	R0, [PC, #60]
0x297A	0x6800    LDR	R0, [R0, #0]
0x297C	0x43C1    MVN	R1, R0
0x297E	0x480E    LDR	R0, [PC, #56]
0x2980	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 101 :: 		set_cur_screen_run_flag(FALSE);
0x2982	0x2000    MOVS	R0, #0
0x2984	0xF7FFFFDC  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 102 :: 		GAME_PHASE = PHASE_GAME1;
0x2988	0x2101    MOVS	R1, #1
0x298A	0x4808    LDR	R0, [PC, #32]
0x298C	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 103 :: 		}
0x298E	0xE009    B	L_EXTI15_1079
L_EXTI15_1076:
;P7_final_project_main.c, 104 :: 		else if (GAME_PHASE == PHASE_GAME1) {
0x2990	0x4806    LDR	R0, [PC, #24]
0x2992	0x7800    LDRB	R0, [R0, #0]
0x2994	0x2801    CMP	R0, #1
0x2996	0xD105    BNE	L_EXTI15_1080
;P7_final_project_main.c, 105 :: 		set_cur_screen_run_flag(FALSE);
0x2998	0x2000    MOVS	R0, #0
0x299A	0xF7FFFFD1  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 106 :: 		GAME_PHASE = PHASE_GAME2;
0x299E	0x2102    MOVS	R1, #2
0x29A0	0x4802    LDR	R0, [PC, #8]
0x29A2	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 108 :: 		}
L_EXTI15_1080:
L_EXTI15_1079:
;P7_final_project_main.c, 109 :: 		}
L_end_EXTI15_10:
0x29A4	0xF8DDE000  LDR	LR, [SP, #0]
0x29A8	0xB001    ADD	SP, SP, #4
0x29AA	0x4770    BX	LR
0x29AC	0x000A2000  	P7_final_project_main_GAME_PHASE+0
0x29B0	0x01344222  	GPIOC_IDR+0
0x29B4	0x04144001  	EXTI_PR+0
0x29B8	0x0C0C4001  	GPIOB_ODR+0
; end of _EXTI15_10
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x2BF0	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x2BF4	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x2BF8	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x2BFC	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;,0 :: _initBlock_1 [2]
; Containing: ?ICSP7_final_project_main_cur_screen_run_flag [1]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0x2C00	0x0001 ;_initBlock_1+0 : ?ICSP7_final_project_main_cur_screen_run_flag at 0x2C00 : ?ICS__Lib_TFT___SSD1963_controller at 0x2C01
; end of _initBlock_1
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x2C02	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_3 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x2C04	0x0000 ;_initBlock_3+0 : ?ICS__Lib_TFT___no_acceleration at 0x2C04 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x2C05
; end of _initBlock_3
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x2C06	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_5 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
;             ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
0x2C08	0x0000 ;_initBlock_5+0 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x2C08 : ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 at 0x2C09
; end of _initBlock_5
;P7_final_project_main.c,0 :: ?ICSP7_final_project_main_GAME_PHASE [1]
0x2C0A	0x00 ;?ICSP7_final_project_main_GAME_PHASE+0
; end of ?ICSP7_final_project_main_GAME_PHASE
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [28]    __Lib_TFT_Defs_Write_to_Port
0x016C     [136]    _TFT_Dot
0x01F8      [28]    _Delay_1us
0x0214      [36]    _TFT_RGBToColor16bit
0x0238      [26]    _TFT_Color16bitToRGB
0x0254     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0318      [24]    _GPIO_Analog_Input
0x0330      [56]    __Lib_TFT_Defs_Read_From_Port
0x0368      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0394     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x04BC      [52]    _TFT_Write_Command
0x04F0      [52]    _TFT_Set_Index
0x0524      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x0574      [80]    _TFT_SSD1963_8bit_Set_Index
0x05C4     [244]    _TFT_V_Line
0x06B8      [16]    _Is_TFT_Rotated_180
0x06C8     [404]    _TFT_H_Line
0x0860      [28]    _Delay_5ms
0x0880      [28]    _Delay_10ms
0x089C     [192]    _TFT_GetCurrentColor
0x095C     [140]    _GPIO_Clk_Enable
0x09E8      [28]    _Delay_100ms
0x0A04     [620]    _TFT_Rectangle
0x0C70     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x0F84     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x1354      [50]    _get_xy
0x1388     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x142C      [52]    _ADC1_Init
0x1460      [16]    _Is_TFT_Set
0x1470     [500]    _GPIO_Config
0x1664     [288]    _ADC_Set_Input_Channel
0x1784      [24]    _TFT_Move_Cursor
0x179C      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x17CC      [64]    _TFT_Set_Brush
0x180C      [24]    _TFT_Set_Pen
0x1824     [104]    _TFT_Set_Address_ILI9481
0x188C     [104]    _TFT_Set_Address_ILI9342
0x18F4     [104]    _TFT_Set_Address_R61526
0x195C     [120]    _TFT_Set_Address
0x19D4     [104]    _TFT_Set_Address_SST7715R
0x1A3C     [212]    _TFT_Set_Address_HX8352A
0x1B10      [96]    _TFT_SSD1963_8bit_Write_Data
0x1B70      [16]    __Lib_TFT_Is_SSD1963_Set
0x1B80      [72]    _draw_cell_pos
0x1BC8     [104]    _TFT_Set_Address_ILI9340
0x1C30      [92]    _TFT_Write_Data
0x1C8C      [48]    _TFT_16bit_Write_Data
0x1CBC      [28]    _TFT_Set_Default_Mode
0x1CD8      [28]    _GPIO_Digital_Output
0x1CF8      [48]    _Init_ADC
0x1D28      [16]    _TP_TFT_Set_Default_Mode
0x1D38     [236]    _TP_TFT_Init
0x1E24     [328]    _TFT_Set_Address_SSD1963II
0x1F6C     [360]    _TFT_Set_Address_SSD1963I
0x20D4     [220]    _TFT_Init_ILI9341_8bit
0x21B0      [16]    _TP_TFT_Set_ADC_Threshold
0x21C0      [30]    _init_arr
0x21E0      [52]    _dump_ds_buffer
0x2214      [28]    _draw_cell_xy
0x2230     [236]    _DrawScreen
0x231C      [52]    P7_final_project_driver_InitializeObjects
0x2350      [48]    _Init_MCU
0x2380      [88]    P7_final_project_driver_InitializeTouchPanel
0x23D8     [144]    _TFT_Fill_Screen
0x2468      [80]    _init_timer2
0x24B8     [200]    _config_USART1
0x2580      [20]    ___CC2DW
0x2594     [108]    __Lib_System_105_107_SystemClockSetDefault
0x2600     [220]    _init_cfg_M_CTL
0x26DC      [58]    ___FillZeros
0x2718     [116]    _load_game_screen
0x2790      [92]    _debug
0x27EC      [24]    _rand_num_gen
0x2804     [208]    _init_interrupt
0x28D8     [104]    _Start_TP
0x2940      [16]    _set_cur_screen_run_flag
0x2950       [8]    ___GenExcept
0x2958     [100]    _EXTI15_10
0x29BC      [48]    _EXTIPA6
0x29F0     [146]    _main
0x2A84     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x2BDC      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    P7_final_project_main_cur_screen_run_flag
0x20000001       [1]    __Lib_TFT___SSD1963_controller
0x20000002       [2]    __Lib_TFT_Ptr_Set
0x20000004       [1]    __Lib_TFT___no_acceleration
0x20000005       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000006       [2]    __Lib_TFT_Defs___controller
0x20000008       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000009       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x2000000A       [1]    P7_final_project_main_GAME_PHASE
0x2000000B       [1]    _PenDown
0x2000000C       [2]    _display_width
0x2000000E       [8]    _Screen1
0x20000016       [2]    _display_height
0x20000018       [4]    _PressedObject
0x2000001C       [2]    _PressedObjectType
0x2000001E       [1]    _object_pressed
0x2000001F       [1]    __Lib_TFT_PenWidth
0x20000020       [4]    _CurrentScreen
0x20000024     [300]    _g_DS_BUFFER
0x20000150       [4]    _ADC_Get_Sample_Ptr
0x20000154       [4]    ___System_CLOCK_IN_KHZ
0x20000158       [2]    __Lib_TFT_PenColor
0x2000015A       [2]    _TFT_DISP_WIDTH
0x2000015C       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000160       [2]    _TFT_DISP_HEIGHT
0x20000162       [1]    __Lib_TFT_BrushEnabled
0x20000163       [1]    __Lib_TFT_GradientEnabled
0x20000164       [4]    _TFT_Set_Address_Ptr
0x20000168       [4]    _TFT_Write_Data_Ptr
0x2000016C       [1]    __Lib_TFT_GradientOrientation
0x2000016D       [1]    _ExternalFontSet
0x2000016E       [2]    __Lib_TFT_GradColorFrom
0x20000170       [2]    __Lib_TFT_GradColorTo
0x20000172       [2]    __Lib_TFT_BrushColor
0x20000174       [2]    __Lib_TFT_x_cord
0x20000176       [2]    __Lib_TFT_y_cord
0x20000178       [4]    _TFT_Set_Index_Ptr
0x2000017C       [4]    _TFT_Write_Command_Ptr
0x20000180       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x20000182       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x20000184       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x20000186       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x20000187       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x20000188       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x2000018A       [2]    __Lib_TouchPanel_TFT_y_coord_old
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2BF0      [16]    __Lib_System_105_107_APBAHBPrescTable
0x2C00       [1]    ?ICSP7_final_project_main_cur_screen_run_flag
0x2C01       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x2C02       [2]    ?ICS__Lib_TFT_Ptr_Set
0x2C04       [1]    ?ICS__Lib_TFT___no_acceleration
0x2C05       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x2C06       [2]    ?ICS__Lib_TFT_Defs___controller
0x2C08       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x2C09       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
0x2C0A       [1]    ?ICSP7_final_project_main_GAME_PHASE
