Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 02:30:53 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                     Path #1                                                                                    |  WorstPath from Dst |
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                       12.500 |                                                                                                                                                                         12.500 |              12.500 |
| Path Delay                |                                        6.169 |                                                                                                                                                                         14.423 |               0.362 |
| Logic Delay               | 1.007(17%)                                   | 3.537(25%)                                                                                                                                                                     | 0.134(38%)          |
| Net Delay                 | 5.162(83%)                                   | 10.886(75%)                                                                                                                                                                    | 0.228(62%)          |
| Clock Skew                |                                       -0.174 |                                                                                                                                                                         -0.027 |              -0.235 |
| Slack                     |                                        6.149 |                                                                                                                                                                         -1.958 |              11.895 |
| Timing Exception          |                                              |                                                                                                                                                                                |                     |
| Bounding Box Size         | 6% x 5%                                      | 3% x 4%                                                                                                                                                                        | 0% x 0%             |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                         | (0, 0)              |
| Cumulative Fanout         |                                           64 |                                                                                                                                                                            273 |                   2 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                              0 |                   0 |
| Fixed Route               |                                            0 |                                                                                                                                                                              0 |                   0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                              0 |                   0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                              0 |                   0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                                   | Safely Timed        |
| Logic Levels              |                                            7 |                                                                                                                                                                             33 |                   1 |
| Routes                    |                                            7 |                                                                                                                                                                             33 |                   1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT3 LUT6 FDRE | FDRE LUT6 FDRE      |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                            | clk                 |
| End Point Clock           | clk                                          | clk                                                                                                                                                                            | clk                 |
| DSP Block                 | None                                         | None                                                                                                                                                                           | None                |
| BRAM                      | None                                         | None                                                                                                                                                                           | None                |
| IO Crossings              |                                            0 |                                                                                                                                                                              0 |                   0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                              0 |                   0 |
| PBlocks                   |                                            0 |                                                                                                                                                                              0 |                   0 |
| High Fanout               |                                           21 |                                                                                                                                                                             30 |                   1 |
| Dont Touch                |                                            0 |                                                                                                                                                                              0 |                   0 |
| Mark Debug                |                                            0 |                                                                                                                                                                              0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                       | FDRE/C                                                                                                                                                                         | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                         | FDRE/D              |
| Start Point Pin           | sr_2_13.pt[1]/C                              | pt_ret_1861/C                                                                                                                                                                  | sector_ret_400/C    |
| End Point Pin             | pt_ret_1861/D                                | sector_ret_400/D                                                                                                                                                               | sr_2_13.sector[0]/D |
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #2                                                                                  |  WorstPath from Dst |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                       12.500 |                                                                                                                                                                    12.500 |              12.500 |
| Path Delay                |                                        6.169 |                                                                                                                                                                    14.310 |               0.808 |
| Logic Delay               | 1.007(17%)                                   | 3.602(26%)                                                                                                                                                                | 0.135(17%)          |
| Net Delay                 | 5.162(83%)                                   | 10.708(74%)                                                                                                                                                               | 0.673(83%)          |
| Clock Skew                |                                       -0.174 |                                                                                                                                                                    -0.139 |              -0.038 |
| Slack                     |                                        6.149 |                                                                                                                                                                    -1.957 |              11.645 |
| Timing Exception          |                                              |                                                                                                                                                                           |                     |
| Bounding Box Size         | 6% x 5%                                      | 3% x 4%                                                                                                                                                                   | 0% x 0%             |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                    | (0, 0)              |
| Cumulative Fanout         |                                           64 |                                                                                                                                                                       276 |                   2 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                   0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                   0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                   0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                   0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed        |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                   1 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                   1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE      |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                 |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                 |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None                |
| BRAM                      | None                                         | None                                                                                                                                                                      | None                |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                   0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                   0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                   0 |
| High Fanout               |                                           21 |                                                                                                                                                                        30 |                   1 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                   0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDRE/D              |
| Start Point Pin           | sr_2_13.pt[1]/C                              | pt_ret_1861/C                                                                                                                                                             | sector_ret_395/C    |
| End Point Pin             | pt_ret_1861/D                                | sector_ret_395/D                                                                                                                                                          | sr_2_13.sector[3]/D |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #3                                                                                  |              WorstPath from Dst              |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                       12.500 |                                                                                                                                                                    12.500 |                                       12.500 |
| Path Delay                |                                        6.169 |                                                                                                                                                                    14.311 |                                        4.099 |
| Logic Delay               | 1.007(17%)                                   | 3.517(25%)                                                                                                                                                                | 0.882(22%)                                   |
| Net Delay                 | 5.162(83%)                                   | 10.794(75%)                                                                                                                                                               | 3.217(78%)                                   |
| Clock Skew                |                                       -0.174 |                                                                                                                                                                    -0.137 |                                       -0.159 |
| Slack                     |                                        6.149 |                                                                                                                                                                    -1.956 |                                        8.234 |
| Timing Exception          |                                              |                                                                                                                                                                           |                                              |
| Bounding Box Size         | 6% x 5%                                      | 3% x 4%                                                                                                                                                                   | 6% x 0%                                      |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                    | (0, 0)                                       |
| Cumulative Fanout         |                                           64 |                                                                                                                                                                       276 |                                           62 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed                                 |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                                            7 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                                            7 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT3 FDRE | FDRE LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                                          |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                                          |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None                                         |
| BRAM                      | None                                         | None                                                                                                                                                                      | None                                         |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                                            0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                                            0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                                            0 |
| High Fanout               |                                           21 |                                                                                                                                                                        30 |                                           27 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDRE/D                                       |
| Start Point Pin           | sr_2_13.pt[1]/C                              | pt_ret_1861/C                                                                                                                                                             | pt_ret_500/C                                 |
| End Point Pin             | pt_ret_1861/D                                | pt_ret_500/D                                                                                                                                                              | sr_2_15.pt[2]/D                              |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |        WorstPath to Src       |                                                                                     Path #4                                                                                    |            WorstPath from Dst           |
+---------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                        12.500 |                                                                                                                                                                         12.500 |                                  12.500 |
| Path Delay                |                         3.304 |                                                                                                                                                                         14.320 |                                   4.737 |
| Logic Delay               | 0.453(14%)                    | 4.286(30%)                                                                                                                                                                     | 0.782(17%)                              |
| Net Delay                 | 2.851(86%)                    | 10.034(70%)                                                                                                                                                                    | 3.955(83%)                              |
| Clock Skew                |                        -0.173 |                                                                                                                                                                         -0.126 |                                  -0.154 |
| Slack                     |                         9.015 |                                                                                                                                                                         -1.954 |                                   7.601 |
| Timing Exception          |                               |                                                                                                                                                                                |                                         |
| Bounding Box Size         | 5% x 4%                       | 3% x 4%                                                                                                                                                                        | 6% x 0%                                 |
| Clock Region Distance     | (0, 1)                        | (0, 1)                                                                                                                                                                         | (0, 0)                                  |
| Cumulative Fanout         |                            42 |                                                                                                                                                                            221 |                                      53 |
| Fixed Loc                 |                             0 |                                                                                                                                                                              0 |                                       0 |
| Fixed Route               |                             0 |                                                                                                                                                                              0 |                                       0 |
| Hold Fix Detour           |                             0 |                                                                                                                                                                              0 |                                       0 |
| Combined LUT Pairs        |                             0 |                                                                                                                                                                              0 |                                       0 |
| Clock Relationship        | Safely Timed                  | Safely Timed                                                                                                                                                                   | Safely Timed                            |
| Logic Levels              |                             4 |                                                                                                                                                                             33 |                                       6 |
| Routes                    |                             5 |                                                                                                                                                                             33 |                                       6 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT3 FDRE | FDRE LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT4 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                           | clk                                                                                                                                                                            | clk                                     |
| End Point Clock           | clk                           | clk                                                                                                                                                                            | clk                                     |
| DSP Block                 | None                          | None                                                                                                                                                                           | None                                    |
| BRAM                      | None                          | None                                                                                                                                                                           | None                                    |
| IO Crossings              |                             0 |                                                                                                                                                                              0 |                                       3 |
| SLR Crossings             |                             0 |                                                                                                                                                                              0 |                                       0 |
| PBlocks                   |                             0 |                                                                                                                                                                              0 |                                       0 |
| High Fanout               |                            16 |                                                                                                                                                                             20 |                                      27 |
| Dont Touch                |                             0 |                                                                                                                                                                              0 |                                       0 |
| Mark Debug                |                             0 |                                                                                                                                                                              0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                        | FDRE/C                                                                                                                                                                         | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                        | FDRE/D                                                                                                                                                                         | FDRE/D                                  |
| Start Point Pin           | sr_2_13.pt[1]/C               | pt_ret_1070/C                                                                                                                                                                  | pt_ret_1216/C                           |
| End Point Pin             | pt_ret_1070/D                 | pt_ret_1216/D                                                                                                                                                                  | sr_2_15.roi[3]/D                        |
+---------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                     Path #5                                                                                    |              WorstPath from Dst              |
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Requirement               |                                       12.500 |                                                                                                                                                                         12.500 |                                       12.500 |
| Path Delay                |                                        6.169 |                                                                                                                                                                         14.356 |                                        4.580 |
| Logic Delay               | 1.007(17%)                                   | 3.539(25%)                                                                                                                                                                     | 0.937(21%)                                   |
| Net Delay                 | 5.162(83%)                                   | 10.817(75%)                                                                                                                                                                    | 3.643(79%)                                   |
| Clock Skew                |                                       -0.174 |                                                                                                                                                                         -0.088 |                                       -0.188 |
| Slack                     |                                        6.149 |                                                                                                                                                                         -1.952 |                                        7.724 |
| Timing Exception          |                                              |                                                                                                                                                                                |                                              |
| Bounding Box Size         | 6% x 5%                                      | 2% x 4%                                                                                                                                                                        | 6% x 0%                                      |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                         | (0, 0)                                       |
| Cumulative Fanout         |                                           64 |                                                                                                                                                                            256 |                                           57 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Fixed Route               |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                                   | Safely Timed                                 |
| Logic Levels              |                                            7 |                                                                                                                                                                             33 |                                            7 |
| Routes                    |                                            7 |                                                                                                                                                                             33 |                                            7 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                            | clk                                          |
| End Point Clock           | clk                                          | clk                                                                                                                                                                            | clk                                          |
| DSP Block                 | None                                         | None                                                                                                                                                                           | None                                         |
| BRAM                      | None                                         | None                                                                                                                                                                           | None                                         |
| IO Crossings              |                                            0 |                                                                                                                                                                              0 |                                            3 |
| SLR Crossings             |                                            0 |                                                                                                                                                                              0 |                                            0 |
| PBlocks                   |                                            0 |                                                                                                                                                                              0 |                                            0 |
| High Fanout               |                                           21 |                                                                                                                                                                             30 |                                           40 |
| Dont Touch                |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Mark Debug                |                                            0 |                                                                                                                                                                              0 |                                            0 |
| Start Point Pin Primitive | FDRE/C                                       | FDRE/C                                                                                                                                                                         | FDRE/C                                       |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                         | FDRE/D                                       |
| Start Point Pin           | sr_2_13.pt[1]/C                              | pt_ret_1861/C                                                                                                                                                                  | pt_ret_1481/C                                |
| End Point Pin             | pt_ret_1861/D                                | pt_ret_1481/D                                                                                                                                                                  | sr_2_15.roi[3]/D                             |
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #6                                                                                  | WorstPath from Dst |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                       12.500 |                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |                                        6.169 |                                                                                                                                                                    14.293 |              0.576 |
| Logic Delay               | 1.007(17%)                                   | 3.492(25%)                                                                                                                                                                | 0.194(34%)         |
| Net Delay                 | 5.162(83%)                                   | 10.801(75%)                                                                                                                                                               | 0.382(66%)         |
| Clock Skew                |                                       -0.174 |                                                                                                                                                                    -0.151 |             -0.115 |
| Slack                     |                                        6.149 |                                                                                                                                                                    -1.952 |             11.801 |
| Timing Exception          |                                              |                                                                                                                                                                           |                    |
| Bounding Box Size         | 6% x 5%                                      | 4% x 4%                                                                                                                                                                   | 2% x 0%            |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                                           64 |                                                                                                                                                                       276 |                  2 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                  1 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None               |
| BRAM                      | None                                         | None                                                                                                                                                                      | None               |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                  0 |
| High Fanout               |                                           21 |                                                                                                                                                                        30 |                  1 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_2_13.pt[1]/C                              | pt_ret_1861/C                                                                                                                                                             | roi_ret_692/C      |
| End Point Pin             | pt_ret_1861/D                                | roi_ret_692/D                                                                                                                                                             | sr_2_13.roi[3]/D   |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                     Path #7                                                                                    |            WorstPath from Dst           |
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                       12.500 |                                                                                                                                                                         12.500 |                                  12.500 |
| Path Delay                |                                        6.169 |                                                                                                                                                                         14.309 |                                   4.925 |
| Logic Delay               | 1.007(17%)                                   | 3.685(26%)                                                                                                                                                                     | 0.741(16%)                              |
| Net Delay                 | 5.162(83%)                                   | 10.624(74%)                                                                                                                                                                    | 4.184(84%)                              |
| Clock Skew                |                                       -0.174 |                                                                                                                                                                         -0.135 |                                  -0.142 |
| Slack                     |                                        6.149 |                                                                                                                                                                         -1.952 |                                   7.425 |
| Timing Exception          |                                              |                                                                                                                                                                                |                                         |
| Bounding Box Size         | 6% x 5%                                      | 3% x 4%                                                                                                                                                                        | 5% x 0%                                 |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                         | (0, 0)                                  |
| Cumulative Fanout         |                                           64 |                                                                                                                                                                            260 |                                      39 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                              0 |                                       0 |
| Fixed Route               |                                            0 |                                                                                                                                                                              0 |                                       0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                              0 |                                       0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                              0 |                                       0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                                   | Safely Timed                            |
| Logic Levels              |                                            7 |                                                                                                                                                                             33 |                                       6 |
| Routes                    |                                            7 |                                                                                                                                                                             33 |                                       6 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                            | clk                                     |
| End Point Clock           | clk                                          | clk                                                                                                                                                                            | clk                                     |
| DSP Block                 | None                                         | None                                                                                                                                                                           | None                                    |
| BRAM                      | None                                         | None                                                                                                                                                                           | None                                    |
| IO Crossings              |                                            0 |                                                                                                                                                                              0 |                                       3 |
| SLR Crossings             |                                            0 |                                                                                                                                                                              0 |                                       0 |
| PBlocks                   |                                            0 |                                                                                                                                                                              0 |                                       0 |
| High Fanout               |                                           21 |                                                                                                                                                                             30 |                                      15 |
| Dont Touch                |                                            0 |                                                                                                                                                                              0 |                                       0 |
| Mark Debug                |                                            0 |                                                                                                                                                                              0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                                       | FDRE/C                                                                                                                                                                         | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                         | FDRE/D                                  |
| Start Point Pin           | sr_2_13.pt[1]/C                              | pt_ret_1861/C                                                                                                                                                                  | pt_ret_951/C                            |
| End Point Pin             | pt_ret_1861/D                                | pt_ret_951/D                                                                                                                                                                   | sr_2_15.roi[3]/D                        |
+---------------------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #8                                                                                  |  WorstPath from Dst |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                       12.500 |                                                                                                                                                                    12.500 |              12.500 |
| Path Delay                |                                        6.169 |                                                                                                                                                                    14.353 |               0.636 |
| Logic Delay               | 1.007(17%)                                   | 3.632(26%)                                                                                                                                                                | 0.209(33%)          |
| Net Delay                 | 5.162(83%)                                   | 10.721(74%)                                                                                                                                                               | 0.427(67%)          |
| Clock Skew                |                                       -0.174 |                                                                                                                                                                    -0.088 |              -0.203 |
| Slack                     |                                        6.149 |                                                                                                                                                                    -1.949 |              11.653 |
| Timing Exception          |                                              |                                                                                                                                                                           |                     |
| Bounding Box Size         | 6% x 5%                                      | 3% x 4%                                                                                                                                                                   | 5% x 0%             |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                    | (0, 0)              |
| Cumulative Fanout         |                                           64 |                                                                                                                                                                       276 |                   2 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                   0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                   0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                   0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                   0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed        |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                   1 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                   1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE      |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                 |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                 |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None                |
| BRAM                      | None                                         | None                                                                                                                                                                      | None                |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                   0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                   0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                   0 |
| High Fanout               |                                           21 |                                                                                                                                                                        30 |                   1 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                   0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDRE/D              |
| Start Point Pin           | sr_2_13.pt[1]/C                              | pt_ret_1861/C                                                                                                                                                             | sector_ret_410/C    |
| End Point Pin             | pt_ret_1861/D                                | sector_ret_410/D                                                                                                                                                          | sr_2_13.sector[1]/D |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |               WorstPath to Src               |                                                                                  Path #9                                                                                  | WorstPath from Dst |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                       12.500 |                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |                                        6.169 |                                                                                                                                                                    14.416 |              0.920 |
| Logic Delay               | 1.007(17%)                                   | 3.570(25%)                                                                                                                                                                | 0.243(27%)         |
| Net Delay                 | 5.162(83%)                                   | 10.846(75%)                                                                                                                                                               | 0.677(73%)         |
| Clock Skew                |                                       -0.174 |                                                                                                                                                                    -0.020 |             -0.260 |
| Slack                     |                                        6.149 |                                                                                                                                                                    -1.944 |             11.312 |
| Timing Exception          |                                              |                                                                                                                                                                           |                    |
| Bounding Box Size         | 6% x 5%                                      | 3% x 4%                                                                                                                                                                   | 1% x 0%            |
| Clock Region Distance     | (0, 1)                                       | (0, 1)                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                                           64 |                                                                                                                                                                       276 |                  2 |
| Fixed Loc                 |                                            0 |                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                                            0 |                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                                            0 |                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                                            0 |                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed                                 | Safely Timed                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                                            7 |                                                                                                                                                                        32 |                  1 |
| Routes                    |                                            7 |                                                                                                                                                                        32 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                                          | clk                                                                                                                                                                       | clk                |
| End Point Clock           | clk                                          | clk                                                                                                                                                                       | clk                |
| DSP Block                 | None                                         | None                                                                                                                                                                      | None               |
| BRAM                      | None                                         | None                                                                                                                                                                      | None               |
| IO Crossings              |                                            0 |                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                                            0 |                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                                            0 |                                                                                                                                                                         0 |                  0 |
| High Fanout               |                                           21 |                                                                                                                                                                        30 |                  1 |
| Dont Touch                |                                            0 |                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                                            0 |                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                       | FDRE/C                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                       | FDRE/D                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_2_13.pt[1]/C                              | pt_ret_1861/C                                                                                                                                                             | roi_ret_662/C      |
| End Point Pin             | pt_ret_1861/D                                | roi_ret_662/D                                                                                                                                                             | sr_2_13.roi[4]/D   |
+---------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |        WorstPath to Src       |                                                                                         Path #10                                                                                         | WorstPath from Dst |
+---------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                        12.500 |                                                                                                                                                                                   12.500 |             12.500 |
| Path Delay                |                         3.304 |                                                                                                                                                                                   14.413 |              0.923 |
| Logic Delay               | 0.453(14%)                    | 4.293(30%)                                                                                                                                                                               | 0.270(30%)         |
| Net Delay                 | 2.851(86%)                    | 10.120(70%)                                                                                                                                                                              | 0.653(70%)         |
| Clock Skew                |                        -0.173 |                                                                                                                                                                                   -0.019 |             -0.286 |
| Slack                     |                         9.015 |                                                                                                                                                                                   -1.940 |             11.282 |
| Timing Exception          |                               |                                                                                                                                                                                          |                    |
| Bounding Box Size         | 5% x 4%                       | 3% x 4%                                                                                                                                                                                  | 5% x 0%            |
| Clock Region Distance     | (0, 1)                        | (0, 1)                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                            42 |                                                                                                                                                                                      238 |                  2 |
| Fixed Loc                 |                             0 |                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                             0 |                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                             0 |                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                             0 |                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed                  | Safely Timed                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                             4 |                                                                                                                                                                                       35 |                  1 |
| Routes                    |                             5 |                                                                                                                                                                                       35 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT3 FDRE | FDRE LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 FDRE     |
| Start Point Clock         | clk                           | clk                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                           | clk                                                                                                                                                                                      | clk                |
| DSP Block                 | None                          | None                                                                                                                                                                                     | None               |
| BRAM                      | None                          | None                                                                                                                                                                                     | None               |
| IO Crossings              |                             0 |                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                             0 |                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                             0 |                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                            16 |                                                                                                                                                                                       20 |                  1 |
| Dont Touch                |                             0 |                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                             0 |                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                        | FDRE/C                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                        | FDRE/D                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_2_13.pt[1]/C               | pt_ret_1070/C                                                                                                                                                                            | pt_ret_1366/C      |
| End Point Pin             | pt_ret_1070/D                 | pt_ret_1366/D                                                                                                                                                                            | sr_2_13.pt[0]/D    |
+---------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 |  4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 258 | 1 | 21 | 32 | 35 | 66 | 55 | 89 | 47 | 12 |  4 |  2 | 11 |  7 |  1 | 12 |  1 |  1 |  4 | 14 |  9 |  7 |  4 | 12 |  2 | 11 |  7 | 19 | 60 | 74 | 45 | 49 | 25 |  2 |  1 |
+-----------------+-------------+-----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                          Module                          | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                  wrapper | 0.52 |           3.35 |           10921 | 0(0.0%) | 46(0.8%) | 209(3.6%) | 684(11.7%) | 1176(20.2%) | 3712(63.7%) |        156 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D003_IORET-freq80retfan10000_rev_1 | 0.82 |           4.67 |            6908 | 0(0.0%) | 46(0.8%) | 209(3.6%) | 599(10.4%) | 1176(20.5%) | 3712(64.6%) |        156 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                    shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3584 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       100% | (CLEM_X81Y569,CLEM_X81Y569)   | wrapper(100%) |            0% |         5.875 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       102% | (CLEM_X81Y556,CLEL_R_X84Y563) | wrapper(100%) |            0% |       5.43555 | 91%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       116% | (CLEM_X80Y560,CLEL_R_X83Y567) | wrapper(100%) |            0% |       5.77344 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       103% | (CLEL_R_X80Y563,CLEM_X84Y570) | wrapper(100%) |            0% |       5.56641 | 95%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.113% | (CLEM_X80Y560,CLEM_X83Y567)  | wrapper(100%) |            0% |        5.7567 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                0 |           0.001% | (CLEM_X76Y541,CLEM_X76Y541)  | wrapper(100%) |            0% |         3.375 | 62%          | 0%         |  87% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.040% | (CLEM_X80Y560,CLEM_X83Y563)  | wrapper(100%) |            0% |       5.79911 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                3 |           0.071% | (CLEM_X80Y564,CLEM_X83Y571)  | wrapper(100%) |            0% |       4.98661 | 86%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.002% | (CLEM_X81Y538,CLEM_X81Y538)  | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.194% | (CLEM_X80Y532,CLEM_X87Y571)  | wrapper(100%) |            0% |       3.89063 | 66%          | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  1% |
| South     | Short  |                2 |           0.020% | (CLEM_X76Y537,NULL_X485Y562) | wrapper(100%) |            0% |         3.675 | 61%          | 0%         |  56% |   0% | NA   | NA   | NA  |    0% | 11% |
| East      | Short  |                4 |           0.135% | (CLEM_X77Y530,CLEM_X84Y545)  | wrapper(100%) |            0% |       4.87438 | 83%          | 0%         |  20% |   0% | NA   | 0%   | NA  |    0% |  4% |
| West      | Short  |                4 |           0.163% | (CLEM_X77Y529,CLEM_X84Y572)  | wrapper(100%) |            0% |       4.59253 | 78%          | 0%         |  17% |   0% | NA   | 0%   | NA  |    0% |  4% |
+-----------+--------+------------------+------------------+------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X80Y533 | 501             | 380          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y534 | 501             | 379          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X81Y534   | 502             | 379          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X81Y535   | 502             | 378          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y535 | 501             | 378          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X81Y533   | 502             | 380          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y532 | 501             | 381          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X83Y572 | 512             | 339          | 37%                  | wrapper(100%) | N                   |
| CLEM_X78Y551   | 490             | 361          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X79Y551 | 496             | 361          | 36%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X83Y530   | 510             | 383          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X82Y530 | 507             | 383          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X82Y531 | 507             | 382          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X83Y531   | 510             | 382          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X81Y564   | 502             | 348          | 30%                  | wrapper(100%) | Y                   |
| CLEM_X83Y570   | 510             | 341          | 30%                  | wrapper(100%) | Y                   |
| CLEL_R_X82Y570 | 507             | 341          | 30%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y533 | 501             | 380          | 30%                  | wrapper(100%) | Y                   |
| CLEM_X82Y530   | 505             | 383          | 30%                  | wrapper(100%) | Y                   |
| CLEL_R_X81Y531 | 504             | 382          | 30%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


