C:/Users/ambig/source/RTL/Verilog/IP_stack/common/header_insertion.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/IP_stack/common/header_insertion.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module header_insertion

Top level modules:
	header_insertion

} {} {}} C:/Users/ambig/source/RTL/Verilog/IP_stack/common/header_capture_testbench.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/IP_stack/common/header_capture_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module header_capture_testbench
-- Compiling module byte_swap

Top level modules:
	header_capture_testbench

} {} {}} C:/Users/ambig/source/RTL/Verilog/IP_stack/ethernet_layer/ethernet_layer_testbench.v {0 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/IP_stack/ethernet_layer/ethernet_layer_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ethernet_layer_testbench
** Warning: C:/Users/ambig/source/RTL/Verilog/IP_stack/ethernet_layer/ethernet_layer_testbench.v(235): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Error: C:/Users/ambig/source/RTL/Verilog/IP_stack/ethernet_layer/ethernet_layer_testbench.v(254): (vlog-2730) Undefined variable: 'ip_data_buffer'.

} {5.0 6.0} {}} C:/Users/ambig/source/RTL/Verilog/IP_stack/ethernet_layer/ethernet_testbench.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/IP_stack/ethernet_layer/ethernet_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ethernet_testbench

Top level modules:
	ethernet_testbench

} {} {}} C:/Users/ambig/source/RTL/Verilog/IP_stack/ip_layer/ip_layer_testbench.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/IP_stack/ip_layer/ip_layer_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ip_layer_testbench

Top level modules:
	ip_layer_testbench

} {} {}} C:/Users/ambig/source/RTL/Verilog/IP_stack/common/checksum_16bit.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/IP_stack/common/checksum_16bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module checksum_16bit

Top level modules:
	checksum_16bit

} {} {}} C:/Users/ambig/source/RTL/Verilog/IP_stack/common/header_capture.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/IP_stack/common/header_capture.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module header_capture

Top level modules:
	header_capture

} {} {}} C:/Users/ambig/source/RTL/Verilog/IP_stack/common/ip_to_axis_testbench.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/IP_stack/common/ip_to_axis_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fifo_to_axis_testbench

Top level modules:
	fifo_to_axis_testbench

} {} {}} C:/Users/ambig/source/RTL/Verilog/IP_stack/common/fifo_to_axis.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/IP_stack/common/fifo_to_axis.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fifo_to_axis

Top level modules:
	fifo_to_axis

} {} {}} C:/Users/ambig/source/RTL/Verilog/generic_fifo/generic_fifo.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/generic_fifo/generic_fifo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module generic_fifo

Top level modules:
	generic_fifo

} {} {}}
