$date
	Mon Nov 18 16:03:22 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 8 ! line [7:0] $end
$var reg 1 " enable $end
$var reg 3 # sel [2:0] $end
$scope module dec $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 " EN $end
$var wire 8 ' YL [7:0] $end
$var wire 8 ( YH [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b11111111 '
x&
x%
x$
bx #
0"
b11111111 !
$end
#30
bx !
bx '
bx (
1"
#50
b11111110 !
b11111110 '
b1 (
0&
0%
0$
b0 #
#100
b11111101 !
b11111101 '
b10 (
1$
b1 #
#140
b11111111 !
b11111111 '
b0 (
0"
#150
1%
0$
b10 #
#200
1$
b11 #
#250
1&
0%
0$
b100 #
#260
b11101111 !
b11101111 '
b10000 (
1"
#300
b11011111 !
b11011111 '
b100000 (
1$
b101 #
#350
b10111111 !
b10111111 '
b1000000 (
1%
0$
b110 #
#400
b1111111 !
b1111111 '
b10000000 (
1$
b111 #
#450
b11111110 !
b11111110 '
b1 (
0&
0%
0$
b0 #
#500
b11111101 !
b11111101 '
b10 (
1$
b1 #
#550
b11111011 !
b11111011 '
b100 (
1%
0$
b10 #
#600
b11110111 !
b11110111 '
b1000 (
1$
b11 #
