{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483312745919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483312745924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 18:19:05 2017 " "Processing started: Sun Jan 01 18:19:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483312745924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312745924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Analog_To_Digital -c Analog_To_Digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off Analog_To_Digital -c Analog_To_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312745924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483312746571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483312746571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_input.v 1 1 " "Found 1 design units, including 1 entities, in source file video_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Input " "Found entity 1: Video_Input" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483312760769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312760769 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "VGA_Output VGA_Output.v(22) " "Verilog Module Declaration warning at VGA_Output.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"VGA_Output\"" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312760803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_output.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Output " "Found entity 1: VGA_Output" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483312760803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312760803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_16 " "Found entity 1: ram_16" {  } { { "ram_16.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/ram_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483312760987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312760987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_video_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_video_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Video_Cfg " "Found entity 1: I2C_Video_Cfg" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483312761029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Master " "Found entity 1: I2C_Master" {  } { { "I2C_Master.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483312761093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761093 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Analog_To_Digital.v(193) " "Verilog HDL information at Analog_To_Digital.v(193): always construct contains both blocking and non-blocking assignments" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1483312761097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog_to_digital.v 1 1 " "Found 1 design units, including 1 entities, in source file analog_to_digital.v" { { "Info" "ISGN_ENTITY_NAME" "1 Analog_To_Digital " "Found entity 1: Analog_To_Digital" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483312761098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Analog_To_Digital " "Elaborating entity \"Analog_To_Digital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483312761571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Analog_To_Digital.v(203) " "Verilog HDL assignment warning at Analog_To_Digital.v(203): truncated value with size 32 to match size of target (11)" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761574 "|Analog_To_Digital"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Input Video_Input:video_src " "Elaborating entity \"Video_Input\" for hierarchy \"Video_Input:video_src\"" {  } { { "Analog_To_Digital.v" "video_src" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312761586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Video_Input.v(73) " "Verilog HDL assignment warning at Video_Input.v(73): truncated value with size 32 to match size of target (18)" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761597 "|Analog_To_Digital|Video_Input:video_src"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Video_Input.v(81) " "Verilog HDL assignment warning at Video_Input.v(81): truncated value with size 32 to match size of target (3)" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761597 "|Analog_To_Digital|Video_Input:video_src"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Video_Input.v(94) " "Verilog HDL assignment warning at Video_Input.v(94): truncated value with size 32 to match size of target (11)" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761597 "|Analog_To_Digital|Video_Input:video_src"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Video_Input.v(114) " "Verilog HDL assignment warning at Video_Input.v(114): truncated value with size 32 to match size of target (18)" {  } { { "Video_Input.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Video_Input.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761597 "|Analog_To_Digital|Video_Input:video_src"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Output VGA_Output:vga_out " "Elaborating entity \"VGA_Output\" for hierarchy \"VGA_Output:vga_out\"" {  } { { "Analog_To_Digital.v" "vga_out" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312761598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Output.v(87) " "Verilog HDL assignment warning at VGA_Output.v(87): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761609 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Output.v(106) " "Verilog HDL assignment warning at VGA_Output.v(106): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761609 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 17 VGA_Output.v(117) " "Verilog HDL assignment warning at VGA_Output.v(117): truncated value with size 19 to match size of target (17)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761609 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_Output.v(124) " "Verilog HDL assignment warning at VGA_Output.v(124): truncated value with size 32 to match size of target (17)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761609 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 17 VGA_Output.v(136) " "Verilog HDL assignment warning at VGA_Output.v(136): truncated value with size 19 to match size of target (17)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761609 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_Output.v(144) " "Verilog HDL assignment warning at VGA_Output.v(144): truncated value with size 32 to match size of target (17)" {  } { { "VGA_Output.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/VGA_Output.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761609 "|Analog_To_Digital|VGA_Output:vga_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Master I2C_Master:I2C_unit " "Elaborating entity \"I2C_Master\" for hierarchy \"I2C_Master:I2C_unit\"" {  } { { "Analog_To_Digital.v" "I2C_unit" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312761610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Master.v(48) " "Verilog HDL assignment warning at I2C_Master.v(48): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Master.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761626 "|Analog_To_Digital|I2C_Master:I2C_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_Master.v(74) " "Verilog HDL assignment warning at I2C_Master.v(74): truncated value with size 32 to match size of target (16)" {  } { { "I2C_Master.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761626 "|Analog_To_Digital|I2C_Master:I2C_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Master.v(90) " "Verilog HDL assignment warning at I2C_Master.v(90): truncated value with size 32 to match size of target (7)" {  } { { "I2C_Master.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761626 "|Analog_To_Digital|I2C_Master:I2C_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Video_Cfg I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config " "Elaborating entity \"I2C_Video_Cfg\" for hierarchy \"I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\"" {  } { { "I2C_Master.v" "I2C_config" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/I2C_Master.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312761627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_video_cfg.v(86) " "Verilog HDL assignment warning at i2c_video_cfg.v(86): truncated value with size 32 to match size of target (6)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "i2c_video_cfg.v(102) " "Verilog HDL Case Statement warning at i2c_video_cfg.v(102): incomplete case statement has no default case item" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_data i2c_video_cfg.v(102) " "Verilog HDL Always Construct warning at i2c_video_cfg.v(102): inferring latch(es) for variable \"LUT_data\", which holds its previous value in one or more paths through the always construct" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[0\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[0\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[1\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[1\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[2\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[2\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[3\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[3\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[4\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[4\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[5\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[5\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[6\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[6\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[7\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[7\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[8\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[8\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[9\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[9\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[10\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[10\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[11\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[11\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761640 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[12\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[12\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761641 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[13\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[13\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761641 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[14\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[14\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761641 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_data\[15\] i2c_video_cfg.v(102) " "Inferred latch for \"LUT_data\[15\]\" at i2c_video_cfg.v(102)" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761641 "|Analog_To_Digital|I2C_Master:I2C_unit|I2C_Video_Cfg:I2C_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16 ram_16:ram " "Elaborating entity \"ram_16\" for hierarchy \"ram_16:ram\"" {  } { { "Analog_To_Digital.v" "ram" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312761642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_16:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_16:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_16.v" "altsyncram_component" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/ram_16.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312761701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_16:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_16:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_16.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/ram_16.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312761728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_16:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_16:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1483312761729 ""}  } { { "ram_16.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/ram_16.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1483312761729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8132.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8132.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8132 " "Found entity 1: altsyncram_8132" {  } { { "db/altsyncram_8132.tdf" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/altsyncram_8132.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483312761928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312761928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8132 ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated " "Elaborating entity \"altsyncram_8132\" for hierarchy \"ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312761929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483312762018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312762018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_8132.tdf" "decode2" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/altsyncram_8132.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312762019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483312762092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312762092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\|mux_ahb:mux3 " "Elaborating entity \"mux_ahb\" for hierarchy \"ram_16:ram\|altsyncram:altsyncram_component\|altsyncram_8132:auto_generated\|mux_ahb:mux3\"" {  } { { "db/altsyncram_8132.tdf" "mux3" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/db/altsyncram_8132.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312762093 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1483312763291 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_vid " "Inserted always-enabled tri-state buffer between \"clk_vid\" and its non-tri-state driver." {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1483312763318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "vsync " "Inserted always-enabled tri-state buffer between \"vsync\" and its non-tri-state driver." {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1483312763318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hsync " "Inserted always-enabled tri-state buffer between \"hsync\" and its non-tri-state driver." {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1483312763318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "vid_blank " "Inserted always-enabled tri-state buffer between \"vid_blank\" and its non-tri-state driver." {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1483312763318 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1483312763318 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "vid_hs " "bidirectional pin \"vid_hs\" has no driver" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1483312763318 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "vid_vs " "bidirectional pin \"vid_vs\" has no driver" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1483312763318 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1483312763318 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_vid " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_vid\" is moved to its source" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 60 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1483312763320 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1483312763320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[9\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763322 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[8\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763322 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[7\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763322 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[5\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763322 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[6\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763322 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[3\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763322 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[4\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[3\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[3\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763323 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[15\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763323 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[14\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763323 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[13\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763323 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[12\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763323 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[11\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763323 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[10\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763323 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[1\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763324 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[2\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[3\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[3\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763324 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[0\] " "Latch I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\] " "Ports D and ENA on the latch are fed by the same signal I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[4\]" {  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483312763324 ""}  } { { "i2c_video_cfg.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/i2c_video_cfg.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483312763324 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "vsync~synth " "Node \"vsync~synth\"" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483312763725 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hsync~synth " "Node \"hsync~synth\"" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483312763725 ""} { "Warning" "WMLS_MLS_NODE_NAME" "vid_blank~synth " "Node \"vid_blank~synth\"" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483312763725 ""} { "Warning" "WMLS_MLS_NODE_NAME" "clk_vid~synth " "Node \"clk_vid~synth\"" {  } { { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483312763725 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1483312763725 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483312763906 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1483312764757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/output_files/Analog_To_Digital.map.smsg " "Generated suppressed messages file C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/output_files/Analog_To_Digital.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312764998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483312765397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483312765397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "794 " "Implemented 794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483312765589 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483312765589 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1483312765589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "479 " "Implemented 479 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483312765589 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1483312765589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483312765589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483312765623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 18:19:25 2017 " "Processing ended: Sun Jan 01 18:19:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483312765623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483312765623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483312765623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483312765623 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1483312770631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483312770637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 18:19:29 2017 " "Processing started: Sun Jan 01 18:19:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483312770637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483312770637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Analog_To_Digital -c Analog_To_Digital " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Analog_To_Digital -c Analog_To_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483312770637 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483312771970 ""}
{ "Info" "0" "" "Project  = Analog_To_Digital" {  } {  } 0 0 "Project  = Analog_To_Digital" 0 0 "Fitter" 0 0 1483312771991 ""}
{ "Info" "0" "" "Revision = Analog_To_Digital" {  } {  } 0 0 "Revision = Analog_To_Digital" 0 0 "Fitter" 0 0 1483312771992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1483312772386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1483312772386 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Analog_To_Digital 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Analog_To_Digital\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483312772624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483312772808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483312772808 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483312774024 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483312774604 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483312776976 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1483312777548 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 59 " "No exact pin location assignment(s) for 1 pins of 59 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1483312778194 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1483312797823 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50~inputCLKENA0 518 global CLKCTRL_G6 " "clk_50~inputCLKENA0 with 518 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1483312798150 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_27~inputCLKENA0 93 global CLKCTRL_G15 " "clk_27~inputCLKENA0 with 93 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1483312798150 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vid_hs~inputCLKENA0 18 global CLKCTRL_G13 " "vid_hs~inputCLKENA0 with 18 fanout uses global clock CLKCTRL_G13" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1483312798150 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1483312798150 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1483312798150 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver vid_hs~inputCLKENA0 CLKCTRL_G13 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver vid_hs~inputCLKENA0, placed at CLKCTRL_G13" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad vid_hs PIN_A5 " "Refclk input I/O pad vid_hs is placed onto PIN_A5" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1483312798162 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1483312798162 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1483312798162 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483312798163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483312798400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483312798402 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483312798405 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483312798407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483312798416 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483312798417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1483312801941 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Analog_To_Digital.sdc " "Synopsys Design Constraints File file not found: 'Analog_To_Digital.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1483312801945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483312801950 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1483312802003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1483312802005 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1483312802007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483312802368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1483312802370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483312802370 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483312803301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483312812870 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1483312814279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483312826109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483312852793 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483312872397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483312872398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483312875028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "8e+03 ns 4.3% " "8e+03 ns of routing delay (approximately 4.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1483312891850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1483312927519 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483312927519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1483313057636 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483313057636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:56 " "Fitter routing operations ending: elapsed time is 00:02:56" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483313057643 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 16.17 " "Total time spent on timing analysis during the Fitter is 16.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1483313062800 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483313063102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483313067279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483313067282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483313070858 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483313082123 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "vsync a permanently enabled " "Pin vsync has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { vsync } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vsync" } } } } { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1483313082746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hsync a permanently enabled " "Pin hsync has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { hsync } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsync" } } } } { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1483313082746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "vid_blank a permanently enabled " "Pin vid_blank has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { vid_blank } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vid_blank" } } } } { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1483313082746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "vid_hs a permanently disabled " "Pin vid_hs has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { vid_hs } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vid_hs" } } } } { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1483313082746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "vid_vs a permanently disabled " "Pin vid_vs has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { vid_vs } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vid_vs" } } } } { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1483313082746 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "clk_vid a permanently enabled " "Pin clk_vid has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { clk_vid } } } { "Analog_To_Digital.v" "" { Text "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/Analog_To_Digital.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1483313082746 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1483313082746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/output_files/Analog_To_Digital.fit.smsg " "Generated suppressed messages file C:/Users/Matt Sybeldon/Documents/FPGA/Analog_To_Digital/output_files/Analog_To_Digital.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483313083241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2466 " "Peak virtual memory: 2466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483313085157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 18:24:45 2017 " "Processing ended: Sun Jan 01 18:24:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483313085157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:16 " "Elapsed time: 00:05:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483313085157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:26 " "Total CPU time (on all processors): 00:08:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483313085157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483313085157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483313090130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483313090136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 18:24:49 2017 " "Processing started: Sun Jan 01 18:24:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483313090136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1483313090136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Analog_To_Digital -c Analog_To_Digital " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Analog_To_Digital -c Analog_To_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1483313090136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1483313091552 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1483313105867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483313107023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 18:25:07 2017 " "Processing ended: Sun Jan 01 18:25:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483313107023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483313107023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483313107023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1483313107023 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1483313108599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1483313110146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483313110152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 01 18:25:09 2017 " "Processing started: Sun Jan 01 18:25:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483313110152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313110152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Analog_To_Digital -c Analog_To_Digital " "Command: quartus_sta Analog_To_Digital -c Analog_To_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313110152 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1483313110297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313111559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313111560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313111624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313111625 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313112670 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Analog_To_Digital.sdc " "Synopsys Design Constraints File file not found: 'Analog_To_Digital.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313112803 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313112803 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483313112848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkcount\[0\] clkcount\[0\] " "create_clock -period 1.000 -name clkcount\[0\] clkcount\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483313112848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_27 clk_27 " "create_clock -period 1.000 -name clk_27 clk_27" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483313112848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vid_hs vid_hs " "create_clock -period 1.000 -name vid_hs vid_hs" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483313112848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vid_vs vid_vs " "create_clock -period 1.000 -name vid_vs vid_vs" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483313112848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_Master:I2C_unit\|mi2c_ctrl_clk I2C_Master:I2C_unit\|mi2c_ctrl_clk " "create_clock -period 1.000 -name I2C_Master:I2C_unit\|mi2c_ctrl_clk I2C_Master:I2C_unit\|mi2c_ctrl_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483313112848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " "create_clock -period 1.000 -name I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483313112848 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313112848 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313112902 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313112985 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1483313112990 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483313113069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483313113743 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313113743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.237 " "Worst-case setup slack is -9.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.237          -36273.284 clk_50  " "   -9.237          -36273.284 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.303            -569.567 clk_27  " "   -8.303            -569.567 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.108            -355.438 clkcount\[0\]  " "   -7.108            -355.438 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.113            -109.989 vid_hs  " "   -6.113            -109.989 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.281             -51.484 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "   -4.281             -51.484 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.854            -150.762 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "   -2.854            -150.762 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -0.641 vid_vs  " "   -0.322              -0.641 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313113745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.192 " "Worst-case hold slack is -0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.294 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "   -0.192              -0.294 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 clk_27  " "    0.219               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 clkcount\[0\]  " "    0.277               0.000 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 clk_50  " "    0.296               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 vid_hs  " "    0.379               0.000 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 vid_vs  " "    0.392               0.000 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "    0.663               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313113815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313113819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313113823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -38865.598 clk_50  " "   -2.174          -38865.598 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653              -2.138 vid_vs  " "   -0.653              -2.138 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -57.408 clkcount\[0\]  " "   -0.394             -57.408 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -57.347 clk_27  " "   -0.394             -57.347 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -38.265 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "   -0.394             -38.265 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.521 vid_hs  " "   -0.394             -10.521 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "    0.337               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313113831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313113831 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1483313114145 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313114145 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483313114159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313114226 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313119075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313119684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483313119842 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313119842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.833 " "Worst-case setup slack is -8.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.833          -32820.971 clk_50  " "   -8.833          -32820.971 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.008            -548.049 clk_27  " "   -8.008            -548.049 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.225            -341.787 clkcount\[0\]  " "   -7.225            -341.787 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.729            -103.077 vid_hs  " "   -5.729            -103.077 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.144             -49.887 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "   -4.144             -49.887 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.821            -145.723 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "   -2.821            -145.723 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -0.593 vid_vs  " "   -0.299              -0.593 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313119846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.102 " "Worst-case hold slack is -0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.102 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "   -0.102              -0.102 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.483 clk_50  " "   -0.055              -0.483 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 vid_hs  " "    0.132               0.000 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 clk_27  " "    0.210               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 clkcount\[0\]  " "    0.272               0.000 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 vid_vs  " "    0.360               0.000 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "    0.565               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313119912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313119916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313119920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -38777.922 clk_50  " "   -2.174          -38777.922 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -2.296 vid_vs  " "   -0.681              -2.296 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -61.511 clk_27  " "   -0.394             -61.511 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -56.458 clkcount\[0\]  " "   -0.394             -56.458 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.840 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "   -0.394             -37.840 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.657 vid_hs  " "   -0.394              -9.657 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "    0.361               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313119932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313119932 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1483313120306 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313120306 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483313120320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313120671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313125252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313125720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483313125775 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313125775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.921 " "Worst-case setup slack is -4.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.921          -25443.463 clk_50  " "   -4.921          -25443.463 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.773             -85.905 vid_hs  " "   -4.773             -85.905 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.201            -281.685 clk_27  " "   -4.201            -281.685 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.155            -188.422 clkcount\[0\]  " "   -4.155            -188.422 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.610             -28.792 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "   -2.610             -28.792 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391             -66.686 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "   -1.391             -66.686 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 vid_vs  " "    0.071               0.000 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313125778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.028 " "Worst-case hold slack is -0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.028 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "   -0.028              -0.028 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 clkcount\[0\]  " "    0.062               0.000 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 clk_27  " "    0.129               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 vid_vs  " "    0.172               0.000 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 vid_hs  " "    0.201               0.000 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 clk_50  " "    0.237               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "    0.514               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313125830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313125834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313125838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -38713.880 clk_50  " "   -2.174          -38713.880 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -1.772 vid_vs  " "   -0.618              -1.772 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417              -7.498 clk_27  " "   -0.417              -7.498 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273              -4.954 vid_hs  " "   -0.273              -4.954 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.424 clkcount\[0\]  " "   -0.025              -0.424 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "    0.030               0.000 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "    0.329               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313125847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313125847 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1483313126109 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313126109 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483313126119 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313126639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483313126697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313126697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.505 " "Worst-case setup slack is -4.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.505          -21691.505 clk_50  " "   -4.505          -21691.505 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.023             -72.405 vid_hs  " "   -4.023             -72.405 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.933            -166.412 clkcount\[0\]  " "   -3.933            -166.412 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.910            -260.632 clk_27  " "   -3.910            -260.632 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306             -25.627 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "   -2.306             -25.627 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234             -57.421 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "   -1.234             -57.421 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 vid_vs  " "    0.108               0.000 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313126701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.069 " "Worst-case hold slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.885 clk_50  " "   -0.069              -0.885 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "    0.015               0.000 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 clkcount\[0\]  " "    0.095               0.000 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 clk_27  " "    0.119               0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 vid_vs  " "    0.141               0.000 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 vid_hs  " "    0.190               0.000 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "    0.429               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313126774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313126778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313126781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -38736.435 clk_50  " "   -2.174          -38736.435 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607              -1.741 vid_vs  " "   -0.607              -1.741 vid_vs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425              -8.178 clk_27  " "   -0.425              -8.178 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -4.613 vid_hs  " "   -0.255              -4.613 vid_hs " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 clkcount\[0\]  " "    0.028               0.000 clkcount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 I2C_Master:I2C_unit\|mi2c_ctrl_clk  " "    0.060               0.000 I2C_Master:I2C_unit\|mi2c_ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\]  " "    0.361               0.000 I2C_Master:I2C_unit\|I2C_Video_Cfg:I2C_config\|LUT_index\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483313126791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313126791 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1483313127058 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313127058 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313129555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313129557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1061 " "Peak virtual memory: 1061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483313129660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 18:25:29 2017 " "Processing ended: Sun Jan 01 18:25:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483313129660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483313129660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483313129660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313129660 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483313130562 ""}
