/dts-v1/;

/ {
	model = "mt6771";
	compatible = "mediatek,mt6771";
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 vmalloc=496M slub_max_order=0 slub_debug=OFZPU androidboot.hardware=mt6771 firmware_class.path=/vendor/firmware loop.max_part=7";
		linux,phandle = <0x4e>;
		phandle = <0x4e>;
		atag,videolfb-fb_base_l = "^`P";
		atag,videolfb-fb_base_h = <0x0>;
		atag,videolfb-islcmfound = <0x1>;
		atag,videolfb-islcm_inited = <0x0>;
		atag,videolfb-fps = <0x1770>;
		atag,videolfb-vramSize = <0x17bb000>;
		atag,videolfb-lcmname = "nt35595_fhd_dsi_cmd_truly_nt50358_drv";
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0>;
			enable-method = "psci";
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			linux,phandle = <0x9>;
			phandle = <0x9>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x1>;
			enable-method = "psci";
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			linux,phandle = <0xa>;
			phandle = <0xa>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x2>;
			enable-method = "psci";
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			linux,phandle = <0xb>;
			phandle = <0xb>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x3>;
			enable-method = "psci";
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			linux,phandle = <0xc>;
			phandle = <0xc>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			linux,phandle = <0xd>;
			phandle = <0xd>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x101>;
			enable-method = "psci";
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			linux,phandle = <0xe>;
			phandle = <0xe>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x102>;
			enable-method = "psci";
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			linux,phandle = <0xf>;
			phandle = <0xf>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x103>;
			enable-method = "psci";
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			linux,phandle = <0x10>;
			phandle = <0x10>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x9>;
				};

				core1 {
					cpu = <0xa>;
				};

				core2 {
					cpu = <0xb>;
				};

				core3 {
					cpu = <0xc>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xd>;
				};

				core1 {
					cpu = <0xe>;
				};

				core2 {
					cpu = <0xf>;
				};

				core3 {
					cpu = <0x10>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			standby {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				linux,phandle = <0x2>;
				phandle = <0x2>;
			};

			mcdi-cpu {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10001>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				linux,phandle = <0x3>;
				phandle = <0x3>;
			};

			mcdi-cluster {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				linux,phandle = <0x4>;
				phandle = <0x4>;
			};

			sodi {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				linux,phandle = <0x5>;
				phandle = <0x5>;
			};

			sodi3 {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010003>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				linux,phandle = <0x6>;
				phandle = <0x6>;
			};

			dpidle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010004>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				linux,phandle = <0x7>;
				phandle = <0x7>;
			};

			suspend {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010005>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				linux,phandle = <0x8>;
				phandle = <0x8>;
			};
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x11>;
		interrupts = <0x1 0x7 0x8>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x1e605000>;
	};

	cpu_dbgapb@0d410000 {
		compatible = "mediatek,hw_dbg";
		num = <0x8>;
		reg = <0x0 0xd410000 0x0 0x1000 0x0 0xd510000 0x0 0x1000 0x0 0xd610000 0x0 0x1000 0x0 0xd710000 0x0 0x1000 0x0 0xd810000 0x0 0x1000 0x0 0xd910000 0x0 0x1000 0x0 0xda10000 0x0 0x1000 0x0 0xdb10000 0x0 0x1000>;
		linux,phandle = <0x4f>;
		phandle = <0x4f>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x0 0xf5 0x1>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x132 0x1>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x128 0x1 0x0 0x129 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	msdc@11230000 {
		compatible = "mediatek,msdc";
		reg = <0x0 0x11230000 0x0 0x10000>;
		interrupts = <0x0 0x4d 0x8>;
		index = [00];
		clk_src = [01];
		bus-width = <0x8>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		msdc-sys-suspend;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		non-removable;
		pinctl = <0x12>;
		register_setting = <0x13>;
		host_function = [00];
		bootable;
		status = "okay";
		vmmc-supply = <0x14>;
		clocks = <0x15 0x20 0x15 0x1d>;
		clock-names = "msdc0-clock", "msdc0-hclock";
		hw_dvfs = [00];
		linux,phandle = <0x39>;
		phandle = <0x39>;
	};

	msdc@11240000 {
		compatible = "mediatek,msdc";
		reg = <0x0 0x11240000 0x0 0x10000>;
		interrupts = <0x0 0x4e 0x8>;
		index = [01];
		clk_src = [04];
		bus-width = <0x4>;
		max-frequency = <0xbebc200>;
		msdc-sys-suspend;
		cap-sd-highspeed;
		sd-vmch-fastoff;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		pinctl = <0x16>;
		pinctl_sdr104 = <0x17>;
		pinctl_sdr50 = <0x18>;
		pinctl_ddr50 = <0x19>;
		register_setting = <0x1a>;
		host_function = [01];
		cd_level = [01];
		cd-gpios = <0x1b 0x3 0x0>;
		status = "okay";
		vmmc-supply = <0x1c>;
		vqmmc-supply = <0x1d>;
		clocks = <0x15 0x29 0x15 0x1e>;
		clock-names = "msdc1-clock", "msdc1-hclock";
		hw_dvfs = [00];
		linux,phandle = <0x50>;
		phandle = <0x50>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11f50000 0x0 0x1000>;
	};

	msdc1_top@11e10000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11e10000 0x0 0x1000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		linux,phandle = <0x51>;
		phandle = <0x51>;

		pstore-reserved-memory@54410000 {
			compatible = "mediatek,pstore";
			reg = <0x0 0x54410000 0x0 0xe0000>;
		};

		ram_console-reserved-memory@54400000 {
			compatible = "mediatek,ram_console";
			reg = <0x0 0x54400000 0x0 0x10000>;
		};

		minirdump-reserved-memory@544f0000 {
			compatible = "mediatek,minirdump";
			reg = <0x0 0x544f0000 0x0 0x10000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x0 0x510000>;
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x1400000>;
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x200000>;
			alignment = <0x0 0x200000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
		};

		zmc-default {
			compatible = "mediatek,zone_movable_cma";
			size = <0x0 0xffc00000>;
			alignment = <0x0 0x10000000>;
			alloc-ranges = <0x0 0xc0000000 0x1 0x0>;
		};
	};

	interrupt-controller@0c000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x3>;
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		#redistributor-regions = <0x1>;
		interrupt-parent = <0x11>;
		interrupt-controller;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc100000 0x0 0x200000 0x0 0xc530a80 0x0 0x50>;
		interrupts = <0x1 0x9 0x4>;
		linux,phandle = <0x11>;
		phandle = <0x11>;
	};

	intpol-controller@0c530620 {
		compatible = "mediatek,mt6771-sysirq", "mediatek,mt6577-sysirq";
		interrupt-controller;
		#interrupt-cells = <0x3>;
		interrupt-parent = <0x11>;
		reg = <0x0 0xc530a80 0x0 0x50>;
		linux,phandle = <0x1>;
		phandle = <0x1>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x130 0x1>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x11>;
		interrupts = <0x1 0xd 0x8 0x1 0xe 0x8 0x1 0xb 0x8 0x1 0xa 0x8>;
		clock-frequency = <0xc65d40>;
		linux,phandle = <0x52>;
		phandle = <0x52>;
	};

	clocks {

		clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			linux,phandle = <0x53>;
			phandle = <0x53>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			linux,phandle = <0x3d>;
			phandle = <0x3d>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			linux,phandle = <0x2a>;
			phandle = <0x2a>;
		};
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen", "syscon";
		reg = <0x0 0x10000000 0x0 0x1000>;
		#clock-cells = <0x1>;
		linux,phandle = <0x3f>;
		phandle = <0x3f>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao", "syscon";
		reg = <0x0 0x10001000 0x0 0x1000>;
		interrupts = <0x0 0x96 0x1>;
		#clock-cells = <0x1>;
		linux,phandle = <0x15>;
		phandle = <0x15>;
	};

	scpsys@10001000 {
		compatible = "mediatek,scpsys";
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x1a001000 0x0 0x1000 0x0 0x14019000 0x0 0x1000>;
		#clock-cells = <0x1>;
		linux,phandle = <0x2b>;
		phandle = <0x2b>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0x0 0x10002000 0x0 0x1000>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0x0 0x10002200 0x0 0x1000>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0x0 0x10002400 0x0 0x1000>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0x0 0x10002600 0x0 0x1000>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0x0 0x10002800 0x0 0x1000>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0x0 0x10002a00 0x0 0x1000>;
	};

	iocfg_6@10002c00 {
		compatible = "mediatek,iocfg_6";
		reg = <0x0 0x10002c00 0x0 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	gpio {
		compatible = "mediatek,gpio_usage_mapping";
		linux,phandle = <0x54>;
		phandle = <0x54>;
		GPIO_SIM2_SIO = <0x1b 0x23 0x0>;
		GPIO_SIM2_SRST = <0x1b 0x24 0x0>;
		GPIO_SIM2_SCLK = <0x1b 0x25 0x0>;
		GPIO_SIM1_SCLK = <0x1b 0x26 0x0>;
		GPIO_SIM1_SRST = <0x1b 0x27 0x0>;
		GPIO_SIM1_SIO = <0x1b 0x28 0x0>;
		GPIO_SIM2_HOT_PLUG = <0x1b 0x2e 0x0>;
		GPIO_SIM1_HOT_PLUG = <0x1b 0x2f 0x0>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0x0 0x10005000 0x0 0x1000>;
		linux,phandle = <0x55>;
		phandle = <0x55>;
		gpio_init_default = <0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x2 0x0 0x1 0x0 0x0 0x0 0x1 0x3 0x0 0x0 0x0 0x1 0x1 0x1 0x4 0x0 0x0 0x0 0x1 0x1 0x0 0x5 0x0 0x0 0x0 0x1 0x0 0x0 0x6 0x0 0x0 0x0 0x1 0x1 0x0 0x7 0x0 0x0 0x0 0x0 0x0 0x0 0x8 0x0 0x0 0x0 0x1 0x1 0x0 0x9 0x0 0x0 0x0 0x1 0x1 0x0 0xa 0x0 0x0 0x0 0x1 0x1 0x0 0xb 0x3 0x0 0x0 0x1 0x1 0x0 0xc 0x3 0x0 0x0 0x1 0x1 0x0 0xd 0x2 0x0 0x0 0x1 0x0 0x0 0xe 0x2 0x1 0x0 0x0 0x0 0x0 0xf 0x2 0x1 0x0 0x1 0x0 0x0 0x10 0x2 0x1 0x0 0x0 0x0 0x0 0x11 0x0 0x0 0x0 0x1 0x0 0x0 0x12 0x0 0x1 0x1 0x1 0x0 0x0 0x13 0x0 0x1 0x1 0x0 0x0 0x0 0x14 0x0 0x0 0x0 0x1 0x0 0x0 0x15 0x4 0x0 0x0 0x1 0x0 0x0 0x16 0x4 0x0 0x0 0x1 0x0 0x0 0x17 0x0 0x0 0x0 0x1 0x0 0x0 0x18 0x5 0x0 0x0 0x1 0x0 0x0 0x19 0x0 0x1 0x0 0x1 0x0 0x0 0x1a 0x0 0x1 0x1 0x1 0x0 0x0 0x1b 0x5 0x1 0x0 0x0 0x0 0x0 0x1c 0x0 0x0 0x0 0x1 0x1 0x0 0x1d 0x1 0x1 0x0 0x0 0x0 0x0 0x1e 0x1 0x0 0x0 0x1 0x1 0x0 0x1f 0x1 0x0 0x0 0x1 0x1 0x0 0x20 0x1 0x0 0x0 0x1 0x1 0x0 0x21 0x1 0x0 0x0 0x1 0x1 0x0 0x22 0x1 0x0 0x0 0x1 0x1 0x0 0x23 0x1 0x0 0x0 0x1 0x1 0x0 0x24 0x1 0x1 0x0 0x0 0x0 0x0 0x25 0x1 0x1 0x0 0x0 0x0 0x0 0x26 0x1 0x1 0x0 0x0 0x0 0x0 0x27 0x1 0x1 0x0 0x0 0x0 0x0 0x28 0x1 0x0 0x0 0x1 0x1 0x0 0x29 0x0 0x0 0x0 0x1 0x1 0x0 0x2a 0x0 0x1 0x0 0x0 0x0 0x0 0x2b 0x1 0x1 0x0 0x0 0x0 0x0 0x2c 0x1 0x0 0x0 0x1 0x0 0x0 0x2d 0x1 0x1 0x1 0x0 0x0 0x0 0x2e 0x1 0x0 0x0 0x1 0x1 0x0 0x2f 0x1 0x0 0x0 0x1 0x1 0x0 0x30 0x1 0x0 0x0 0x1 0x1 0x0 0x31 0x1 0x0 0x0 0x1 0x1 0x0 0x32 0x1 0x0 0x0 0x1 0x1 0x0 0x33 0x1 0x0 0x0 0x1 0x1 0x0 0x34 0x1 0x1 0x0 0x1 0x0 0x0 0x35 0x1 0x1 0x0 0x1 0x0 0x0 0x36 0x1 0x1 0x0 0x1 0x0 0x0 0x37 0x1 0x1 0x0 0x1 0x0 0x0 0x38 0x1 0x1 0x0 0x1 0x0 0x0 0x39 0x1 0x1 0x0 0x1 0x0 0x0 0x3a 0x0 0x0 0x0 0x1 0x0 0x0 0x3b 0x1 0x0 0x0 0x1 0x0 0x0 0x3c 0x1 0x0 0x0 0x1 0x0 0x0 0x3d 0x1 0x0 0x0 0x1 0x0 0x0 0x3e 0x1 0x0 0x0 0x1 0x0 0x0 0x3f 0x1 0x0 0x0 0x1 0x0 0x0 0x40 0x1 0x0 0x0 0x1 0x0 0x0 0x41 0x2 0x0 0x0 0x1 0x0 0x0 0x42 0x2 0x0 0x0 0x1 0x0 0x0 0x43 0x1 0x0 0x0 0x1 0x0 0x0 0x44 0x1 0x0 0x0 0x1 0x0 0x0 0x45 0x1 0x1 0x0 0x1 0x0 0x0 0x46 0x1 0x1 0x0 0x1 0x0 0x0 0x47 0x1 0x1 0x0 0x1 0x0 0x0 0x48 0x1 0x1 0x0 0x1 0x0 0x0 0x49 0x1 0x1 0x0 0x1 0x0 0x0 0x4a 0x1 0x1 0x0 0x1 0x0 0x0 0x4b 0x1 0x1 0x0 0x1 0x0 0x0 0x4c 0x1 0x1 0x0 0x1 0x0 0x0 0x4d 0x1 0x1 0x0 0x1 0x0 0x0 0x4e 0x1 0x1 0x0 0x1 0x0 0x0 0x4f 0x1 0x0 0x0 0x1 0x0 0x0 0x50 0x1 0x0 0x0 0x1 0x0 0x0 0x51 0x1 0x0 0x0 0x1 0x1 0x0 0x52 0x1 0x0 0x0 0x1 0x1 0x0 0x53 0x1 0x0 0x0 0x1 0x1 0x0 0x54 0x1 0x0 0x0 0x1 0x1 0x0 0x55 0x1 0x0 0x0 0x1 0x0 0x0 0x56 0x1 0x1 0x0 0x1 0x0 0x0 0x57 0x1 0x1 0x0 0x1 0x0 0x0 0x58 0x1 0x1 0x0 0x1 0x0 0x0 0x59 0x1 0x0 0x0 0x1 0x0 0x0 0x5a 0x0 0x1 0x0 0x0 0x0 0x0 0x5b 0x0 0x1 0x0 0x0 0x0 0x0 0x5c 0x1 0x1 0x0 0x1 0x0 0x0 0x5d 0x1 0x0 0x0 0x1 0x1 0x0 0x5e 0x1 0x0 0x0 0x1 0x1 0x0 0x5f 0x1 0x0 0x0 0x1 0x1 0x0 0x60 0x1 0x1 0x0 0x0 0x0 0x0 0x61 0x0 0x1 0x0 0x0 0x0 0x0 0x62 0x0 0x1 0x0 0x0 0x0 0x0 0x63 0x0 0x1 0x0 0x0 0x0 0x0 0x64 0x0 0x1 0x0 0x0 0x0 0x0 0x65 0x0 0x1 0x1 0x0 0x0 0x0 0x66 0x0 0x1 0x1 0x0 0x0 0x0 0x67 0x1 0x0 0x0 0x1 0x1 0x0 0x68 0x1 0x0 0x0 0x1 0x1 0x0 0x69 0x1 0x0 0x0 0x1 0x1 0x0 0x6a 0x1 0x0 0x0 0x1 0x1 0x0 0x6b 0x0 0x1 0x0 0x0 0x0 0x0 0x6c 0x0 0x1 0x0 0x0 0x0 0x0 0x6d 0x0 0x1 0x1 0x0 0x0 0x0 0x6e 0x0 0x0 0x0 0x0 0x0 0x0 0x6f 0x0 0x0 0x0 0x0 0x0 0x0 0x70 0x0 0x0 0x0 0x0 0x0 0x0 0x71 0x0 0x0 0x0 0x1 0x0 0x0 0x72 0x0 0x0 0x0 0x1 0x0 0x0 0x73 0x0 0x0 0x0 0x1 0x0 0x0 0x74 0x0 0x0 0x0 0x1 0x0 0x0 0x75 0x0 0x0 0x0 0x1 0x0 0x0 0x76 0x0 0x0 0x0 0x1 0x0 0x0 0x77 0x0 0x0 0x0 0x1 0x0 0x0 0x78 0x0 0x0 0x0 0x1 0x0 0x0 0x79 0x0 0x0 0x0 0x1 0x0 0x0 0x7a 0x1 0x0 0x0 0x1 0x1 0x0 0x7b 0x1 0x0 0x0 0x1 0x1 0x0 0x7c 0x1 0x1 0x0 0x0 0x0 0x0 0x7d 0x1 0x0 0x0 0x1 0x1 0x0 0x7e 0x1 0x0 0x0 0x1 0x1 0x0 0x7f 0x1 0x0 0x0 0x1 0x1 0x0 0x80 0x1 0x0 0x0 0x1 0x1 0x0 0x81 0x1 0x0 0x0 0x1 0x1 0x0 0x82 0x1 0x0 0x0 0x1 0x1 0x0 0x83 0x1 0x0 0x0 0x1 0x0 0x0 0x84 0x1 0x0 0x0 0x1 0x1 0x0 0x85 0x1 0x1 0x1 0x0 0x0 0x0 0x86 0x1 0x0 0x0 0x1 0x0 0x1 0x87 0x1 0x1 0x0 0x0 0x0 0x0 0x88 0x1 0x1 0x0 0x1 0x0 0x0 0x89 0x1 0x1 0x0 0x1 0x0 0x0 0x8a 0x1 0x1 0x0 0x0 0x0 0x0 0x8b 0x1 0x1 0x0 0x1 0x0 0x0 0x8c 0x1 0x0 0x0 0x0 0x0 0x0 0x8d 0x1 0x0 0x0 0x0 0x0 0x0 0x8e 0x1 0x0 0x0 0x0 0x0 0x0 0x8f 0x1 0x0 0x0 0x0 0x0 0x0 0x90 0x1 0x0 0x0 0x1 0x0 0x0 0x91 0x1 0x1 0x1 0x0 0x0 0x0 0x92 0x1 0x0 0x0 0x1 0x0 0x0 0x93 0x1 0x1 0x0 0x0 0x0 0x0 0x94 0x1 0x1 0x0 0x0 0x0 0x0 0x95 0x1 0x1 0x0 0x0 0x0 0x0 0x96 0x0 0x1 0x0 0x0 0x0 0x0 0x97 0x0 0x1 0x0 0x0 0x0 0x0 0x98 0x0 0x1 0x0 0x0 0x0 0x0 0x99 0x0 0x1 0x0 0x0 0x0 0x0 0x9a 0x1 0x1 0x0 0x0 0x0 0x0 0x9b 0x1 0x0 0x0 0x1 0x0 0x0 0x9c 0x0 0x0 0x0 0x1 0x0 0x0 0x9d 0x0 0x0 0x0 0x1 0x0 0x0 0x9e 0x0 0x1 0x0 0x0 0x0 0x0 0x9f 0x0 0x0 0x0 0x1 0x1 0x0 0xa0 0x0 0x0 0x0 0x0 0x0 0x0 0xa1 0x2 0x0 0x0 0x1 0x0 0x0 0xa2 0x2 0x1 0x1 0x0 0x0 0x0 0xa3 0x2 0x1 0x0 0x0 0x0 0x0 0xa4 0x2 0x1 0x0 0x0 0x0 0x0 0xa5 0x0 0x1 0x1 0x0 0x0 0x0 0xa6 0x0 0x0 0x0 0x0 0x0 0x0 0xa7 0x1 0x1 0x0 0x1 0x0 0x0 0xa8 0x1 0x1 0x0 0x1 0x0 0x0 0xa9 0x0 0x1 0x0 0x0 0x0 0x0 0xaa 0x2 0x1 0x0 0x1 0x0 0x0 0xab 0x2 0x1 0x0 0x1 0x0 0x0 0xac 0x2 0x1 0x0 0x1 0x0 0x0 0xad 0x0 0x0 0x0 0x1 0x0 0x0 0xae 0x2 0x0 0x0 0x1 0x0 0x0 0xaf 0x0 0x1 0x1 0x0 0x0 0x0 0xb0 0x0 0x1 0x0 0x0 0x0 0x0 0xb1 0x0 0x1 0x0 0x0 0x0 0x0 0xb2 0x0 0x1 0x0 0x0 0x0 0x0 0xb3 0x0 0x1 0x0 0x0 0x0 0x0 0xb4 0x0 0x0 0x0 0x1 0x0 0x0 0xb5 0x0 0x0 0x0 0x1 0x0 0x0 0xb6 0x0 0x0 0x0 0x1 0x0 0x0 0xb7 0x0 0x0 0x0 0x1 0x0 0x0 0xb8 0x0 0x0 0x0 0x1 0x0 0x0 0xb9 0x0 0x0 0x0 0x1 0x0 0x0 0xba 0x0 0x0 0x0 0x1 0x0 0x0 0xbb 0x0 0x0 0x0 0x1 0x0 0x0 0xbc 0x0 0x0 0x0 0x1 0x0 0x0 0xbd 0x0 0x0 0x0 0x1 0x0 0x0 0xbe 0x0 0x0 0x0 0x1 0x0 0x0 0xbf 0x0 0x0 0x0 0x1 0x0 0x0>;
	};

	syscfg_pctl_a@10005000 {
		compatible = "mediatek,pctl-a-syscfg", "syscon";
		reg = <0x0 0x10005000 0x0 0x1000>;
		linux,phandle = <0x1e>;
		phandle = <0x1e>;
	};

	syscfg_pctl_0@11f20000 {
		compatible = "mediatek,pctl-0-syscfg", "syscon";
		reg = <0x0 0x11f20000 0x0 0x1000>;
		linux,phandle = <0x1f>;
		phandle = <0x1f>;
	};

	syscfg_pctl_1@11e80000 {
		compatible = "mediatek,pctl-1-syscfg", "syscon";
		reg = <0x0 0x11e80000 0x0 0x1000>;
		linux,phandle = <0x20>;
		phandle = <0x20>;
	};

	syscfg_pctl_2@11e70000 {
		compatible = "mediatek,pctl-2-syscfg", "syscon";
		reg = <0x0 0x11e70000 0x0 0x1000>;
		linux,phandle = <0x21>;
		phandle = <0x21>;
	};

	syscfg_pctl_3@11e90000 {
		compatible = "mediatek,pctl-3-syscfg", "syscon";
		reg = <0x0 0x11e90000 0x0 0x1000>;
		linux,phandle = <0x22>;
		phandle = <0x22>;
	};

	syscfg_pctl_4@11d30000 {
		compatible = "mediatek,pctl-4-syscfg", "syscon";
		reg = <0x0 0x11d30000 0x0 0x1000>;
		linux,phandle = <0x23>;
		phandle = <0x23>;
	};

	syscfg_pctl_5@11d20000 {
		compatible = "mediatek,pctl-5-syscfg", "syscon";
		reg = <0x0 0x11d20000 0x0 0x1000>;
		linux,phandle = <0x24>;
		phandle = <0x24>;
	};

	syscfg_pctl_6@11c50000 {
		compatible = "mediatek,pctl-6-syscfg", "syscon";
		reg = <0x0 0x11c50000 0x0 0x1000>;
		linux,phandle = <0x25>;
		phandle = <0x25>;
	};

	syscfg_pctl_7@11f30000 {
		compatible = "mediatek,pctl-7-syscfg", "syscon";
		reg = <0x0 0x11f30000 0x0 0x1000>;
		linux,phandle = <0x26>;
		phandle = <0x26>;
	};

	pinctrl@1000b000 {
		compatible = "mediatek,pinctrl";
		reg = <0x0 0x1000b000 0x0 0x1000>;
		mediatek,pctl-regmap = <0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25 0x26>;
		pins-are-numbered;
		gpio-controller;
		#gpio-cells = <0x2>;
		interrupt-controller;
		#interrupt-cells = <0x4>;
		interrupts = <0x0 0xb1 0x4>;
		linux,phandle = <0x1b>;
		phandle = <0x1b>;

		msdc0@default {
			linux,phandle = <0x12>;
			phandle = <0x12>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			linux,phandle = <0x13>;
			phandle = <0x13>;
		};

		msdc1@default {
			linux,phandle = <0x16>;
			phandle = <0x16>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr104 {
			linux,phandle = <0x17>;
			phandle = <0x17>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			linux,phandle = <0x18>;
			phandle = <0x18>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@ddr50 {
			linux,phandle = <0x19>;
			phandle = <0x19>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			linux,phandle = <0x1a>;
			phandle = <0x1a>;
		};

		eint0default {
			linux,phandle = <0xd4>;
			phandle = <0xd4>;
		};

		eint@0 {
			linux,phandle = <0x10a>;
			phandle = <0x10a>;

			pins_cmd_dat {
				pins = <0x800>;
				slew-rate = <0x0>;
				bias-disable;
			};
		};

		eintoutput0 {
			linux,phandle = <0xd6>;
			phandle = <0xd6>;

			pins_cmd_dat {
				pins = <0x800>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		eintoutput1 {
			linux,phandle = <0xd7>;
			phandle = <0xd7>;

			pins_cmd_dat {
				pins = <0x800>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		rstoutput0 {
			linux,phandle = <0x10e>;
			phandle = <0x10e>;

			pins_cmd_dat {
				pins = <0x9e00>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		rstoutput1 {
			linux,phandle = <0x10b>;
			phandle = <0x10b>;

			pins_cmd_dat {
				pins = <0x9e00>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		aud_clk_mosi_off {
			linux,phandle = <0xda>;
			phandle = <0xda>;

			pins_cmd0_dat {
				pins = <0x8800>;
			};
		};

		aud_clk_mosi_on {
			linux,phandle = <0xdb>;
			phandle = <0xdb>;

			pins_cmd0_dat {
				pins = <0x8801>;
			};
		};

		aud_dat_mosi_off {
			linux,phandle = <0xdc>;
			phandle = <0xdc>;

			pins_cmd1_dat {
				pins = <0x8a00>;
			};

			pins_cmd2_dat {
				pins = <0x8b00>;
			};
		};

		aud_dat_mosi_on {
			linux,phandle = <0xdd>;
			phandle = <0xdd>;

			pins_cmd1_dat {
				pins = <0x8a01>;
			};

			pins_cmd2_dat {
				pins = <0x8b01>;
			};
		};

		aud_dat_miso_off {
			linux,phandle = <0xde>;
			phandle = <0xde>;

			pins_cmd1_dat {
				pins = <0x8e00>;
			};

			pins_cmd2_dat {
				pins = <0x8f00>;
			};
		};

		aud_dat_miso_on {
			linux,phandle = <0xdf>;
			phandle = <0xdf>;

			pins_cmd1_dat {
				pins = <0x8e01>;
			};

			pins_cmd2_dat {
				pins = <0x8f01>;
			};
		};

		aud_pins_smartpa_off {
			linux,phandle = <0xe0>;
			phandle = <0xe0>;

			pins_cmd0_dat {
				pins = <0xae00>;
			};

			pins_cmd1_dat {
				pins = <0xaa00>;
			};

			pins_cmd2_dat {
				pins = <0xab00>;
			};

			pins_cmd3_dat {
				pins = <0xac00>;
			};
		};

		aud_pins_smartpa_on {
			linux,phandle = <0xe1>;
			phandle = <0xe1>;

			pins_cmd0_dat {
				pins = <0xae02>;
			};

			pins_cmd1_dat {
				pins = <0xaa02>;
			};

			pins_cmd2_dat {
				pins = <0xab02>;
			};

			pins_cmd3_dat {
				pins = <0xac02>;
			};
		};

		vow_dat_miso_off {
			linux,phandle = <0xe2>;
			phandle = <0xe2>;

			pins_cmd1_dat {
				pins = <0x8e00>;
			};
		};

		vow_dat_miso_on {
			linux,phandle = <0xe3>;
			phandle = <0xe3>;

			pins_cmd1_dat {
				pins = <0x8e04>;
			};
		};

		vow_clk_miso_off {
			linux,phandle = <0xe4>;
			phandle = <0xe4>;

			pins_cmd3_dat {
				pins = <0x8f00>;
			};
		};

		vow_clk_miso_on {
			linux,phandle = <0xe5>;
			phandle = <0xe5>;

			pins_cmd3_dat {
				pins = <0x8f04>;
			};
		};

		consys_default {
			linux,phandle = <0xe6>;
			phandle = <0xe6>;
		};

		gpslna@0 {
			linux,phandle = <0xe7>;
			phandle = <0xe7>;

			pins_cmd_dat {
				pins = <0x9b00>;
				slew-rate = <0x0>;
				bias-disable;
				output-low;
			};
		};

		gpslna@1 {
			linux,phandle = <0xe8>;
			phandle = <0xe8>;

			pins_cmd_dat {
				pins = <0x9b00>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		gpslna@2 {
			linux,phandle = <0xe9>;
			phandle = <0xe9>;

			pins_cmd_dat {
				pins = <0x9b00>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam0@0 {
			linux,phandle = <0xeb>;
			phandle = <0xeb>;

			pins_cmd_dat {
				pins = <0x6600>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam0@1 {
			linux,phandle = <0xec>;
			phandle = <0xec>;

			pins_cmd_dat {
				pins = <0x6600>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		cam0@2 {
			linux,phandle = <0xed>;
			phandle = <0xed>;

			pins_cmd_dat {
				pins = <0x5e00>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam0@3 {
			linux,phandle = <0xee>;
			phandle = <0xee>;

			pins_cmd_dat {
				pins = <0x5e00>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		cam1@0 {
			linux,phandle = <0xef>;
			phandle = <0xef>;

			pins_cmd_dat {
				pins = <0x6d00>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam1@1 {
			linux,phandle = <0xf0>;
			phandle = <0xf0>;

			pins_cmd_dat {
				pins = <0x6d00>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		cam1@2 {
			linux,phandle = <0xf1>;
			phandle = <0xf1>;

			pins_cmd_dat {
				pins = <0x5e00>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam1@3 {
			linux,phandle = <0xf2>;
			phandle = <0xf2>;

			pins_cmd_dat {
				pins = <0x5e00>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		cam2@0 {
			linux,phandle = <0xf3>;
			phandle = <0xf3>;

			pins_cmd_dat {
				pins = <0x6500>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam2@1 {
			linux,phandle = <0xf4>;
			phandle = <0xf4>;

			pins_cmd_dat {
				pins = <0x6500>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		cam2@3 {
			linux,phandle = <0xf5>;
			phandle = <0xf5>;

			pins_cmd_dat {
				pins = <0x6100>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam2@4 {
			linux,phandle = <0xf6>;
			phandle = <0xf6>;

			pins_cmd_dat {
				pins = <0x6100>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		cam0@vcam0 {
			linux,phandle = <0xf7>;
			phandle = <0xf7>;

			pins_cmd_dat {
				pins = <0x5b00>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam0@vcam1 {
			linux,phandle = <0xf8>;
			phandle = <0xf8>;

			pins_cmd_dat {
				pins = <0x5b00>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		cam2@vcam0 {
			linux,phandle = <0xf9>;
			phandle = <0xf9>;

			pins_cmd_dat {
				pins = <0xa900>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam1@vcam1 {
			linux,phandle = <0xfa>;
			phandle = <0xfa>;

			pins_cmd_dat {
				pins = <0xa900>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		cam1@vcam2 {
			linux,phandle = <0xfb>;
			phandle = <0xfb>;

			pins_cmd_dat {
				pins = <0xb100>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		cam1@vcam3 {
			linux,phandle = <0xfc>;
			phandle = <0xfc>;

			pins_cmd_dat {
				pins = <0xb100>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		camera_pins_cam0_mclk_on {
			linux,phandle = <0xfe>;
			phandle = <0xfe>;

			pins_cmd_dat {
				pins = <0x6401>;
			};
		};

		camera_pins_cam0_mclk_off {
			linux,phandle = <0xfd>;
			phandle = <0xfd>;

			pins_cmd_dat {
				pins = <0x6400>;
			};
		};

		camera_pins_cam1_mclk_off {
			linux,phandle = <0xff>;
			phandle = <0xff>;

			pins_cmd_dat {
				pins = <0x6c00>;
			};
		};

		camera_pins_cam1_mclk_on {
			linux,phandle = <0x100>;
			phandle = <0x100>;

			pins_cmd_dat {
				pins = <0x6c01>;
			};
		};

		camera_pins_cam2_mclk_off {
			linux,phandle = <0x101>;
			phandle = <0x101>;

			pins_cmd_dat {
				pins = <0x6300>;
			};
		};

		camera_pins_cam2_mclk_on {
			linux,phandle = <0x102>;
			phandle = <0x102>;

			pins_cmd_dat {
				pins = <0x6301>;
			};
		};

		camdefault {
			linux,phandle = <0xea>;
			phandle = <0xea>;
		};

		uart0gpiodefault {
			linux,phandle = <0x103>;
			phandle = <0x103>;
		};

		uart0_rx_set@gpio95 {
			linux,phandle = <0x104>;
			phandle = <0x104>;

			pins_cmd_dat {
				pins = <0x5f01>;
			};
		};

		uart0_rx_clear@gpio95 {
			linux,phandle = <0x105>;
			phandle = <0x105>;

			pins_cmd_dat {
				pins = <0x5f00>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		uart0_tx_set@gpio96 {
			linux,phandle = <0x106>;
			phandle = <0x106>;

			pins_cmd_dat {
				pins = <0x6001>;
			};
		};

		uart0_tx_clear@gpio96 {
			linux,phandle = <0x107>;
			phandle = <0x107>;

			pins_cmd_dat {
				pins = <0x6000>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		irtx_gpio_led_def@gpio90 {
			linux,phandle = <0x108>;
			phandle = <0x108>;

			pins_cmd_dat {
				pins = <0x5a00>;
				slew-rate = <0x1>;
				bias-disable;
				output-low;
				input-schmitt-enable = <0x0>;
			};
		};

		irtx_gpio_led_set@gpio90 {
			linux,phandle = <0x109>;
			phandle = <0x109>;

			pins_cmd_dat {
				pins = <0x5a01>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		usb_default {
			linux,phandle = <0xc7>;
			phandle = <0xc7>;
		};

		c1_init {
			linux,phandle = <0xc8>;
			phandle = <0xc8>;

			pins_cmd_dat {
				pins = <0x1200>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		c1_low {
			linux,phandle = <0xc9>;
			phandle = <0xc9>;

			pins_cmd_dat {
				pins = <0x1200>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		c1_highz {
			linux,phandle = <0xca>;
			phandle = <0xca>;

			pins_cmd_dat {
				pins = <0x1200>;
				slew-rate = <0x0>;
				bias-disable;
			};
		};

		c1_high {
			linux,phandle = <0xcb>;
			phandle = <0xcb>;

			pins_cmd_dat {
				pins = <0x1200>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		c2_init {
			linux,phandle = <0xcc>;
			phandle = <0xcc>;

			pins_cmd_dat {
				pins = <0x1100>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		c2_low {
			linux,phandle = <0xcd>;
			phandle = <0xcd>;

			pins_cmd_dat {
				pins = <0x1100>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		c2_highz {
			linux,phandle = <0xce>;
			phandle = <0xce>;

			pins_cmd_dat {
				pins = <0x1100>;
				slew-rate = <0x0>;
				bias-disable;
			};
		};

		c2_high {
			linux,phandle = <0xcf>;
			phandle = <0xcf>;

			pins_cmd_dat {
				pins = <0x1100>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		u3_sw_sel1 {
			linux,phandle = <0xd0>;
			phandle = <0xd0>;

			pins_cmd_dat {
				pins = <0xb100>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		u3_sw_sel2 {
			linux,phandle = <0xd1>;
			phandle = <0xd1>;

			pins_cmd_dat {
				pins = <0xb100>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		u3_sw_en {
			linux,phandle = <0xd2>;
			phandle = <0xd2>;
		};

		u3_sw_dis {
			linux,phandle = <0xd3>;
			phandle = <0xd3>;
		};

		lcdid0_init {
			linux,phandle = <0x10c>;
			phandle = <0x10c>;

			pins_cmd_dat {
				pins = <0xa000>;
				slew-rate = <0x0>;
				bias-disable;
			};
		};

		lcdid1_init {
			linux,phandle = <0x10d>;
			phandle = <0x10d>;

			pins_cmd_dat {
				pins = <0xa600>;
				slew-rate = <0x0>;
				bias-disable;
			};
		};

		fingerprint_irq {
			linux,phandle = <0x10f>;
			phandle = <0x10f>;

			pins_cmd_dat {
				pins = <0x500>;
				slew-rate = <0x0>;
				bias-disable;
			};
		};

		state_power_high {
			linux,phandle = <0x110>;
			phandle = <0x110>;

			pins_cmd_dat {
				pins = <0xaf00>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		state_power_low {
			linux,phandle = <0x111>;
			phandle = <0x111>;

			pins_cmd_dat {
				pins = <0xaf00>;
				slew-rate = <0x1>;
				output-low;
			};
		};

		state_reset_high {
			linux,phandle = <0x112>;
			phandle = <0x112>;

			pins_cmd_dat {
				pins = <0xb200>;
				slew-rate = <0x1>;
				output-high;
			};
		};

		state_reset_low {
			linux,phandle = <0x113>;
			phandle = <0x113>;

			pins_cmd_dat {
				pins = <0xb200>;
				slew-rate = <0x1>;
				output-low;
			};
		};
	};

	i2c@11007000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x0>;
		reg = <0x0 0x11007000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
		interrupts = <0x0 0x51 0x8>;
		clocks = <0x15 0xb 0x15 0x2b>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		mediatek,hs_only;
		mediatek,skip_scp_sema;
		linux,phandle = <0x56>;
		phandle = <0x56>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;
		status = "okay";

		himax-ts@48 {
			compatible = "himax,hxcommon";
			reg = <0x48>;
			interrupt-parent = <0x1b>;
			interrupts = <0x8 0x2 0x8 0x0>;
			pinctrl-names = "pmx_ts_init", "eint_as_int", "rst_output0", "rst_output1";
			pinctrl-0 = <0x10a 0x10b 0x10c 0x10d>;
			pinctrl-1 = <0x10a>;
			pinctrl-2 = <0x10e>;
			pinctrl-3 = <0x10b>;
			himax,panel-coords = <0x0 0x438 0x0 0x8e8>;
			himax,display-coords = <0x0 0x438 0x0 0x8e8>;
			himax,irq-gpio = <0x1b 0x8 0x0>;
			himax,rst-gpio = <0x1b 0x9e 0x0>;
			himax,id0-gpio = <0x1b 0xa0 0x0>;
			himax,id1-gpio = <0x1b 0xa6 0x0>;
			report_type = <0x1>;
		};

		focaltech@38 {
			compatible = "focaltech,fts_ts";
			reg = <0x38>;
			interrupt-parent = <0x1b>;
			interrupts = <0x8 0x2 0x8 0x0>;
			pinctrl-names = "pmx_ts_active", "pmx_ts_suspend", "eint_as_int", "rst_output0", "rst_output1";
			pinctrl-0 = <0x10a 0x10b 0x10c 0x10d>;
			pinctrl-1 = <0x10a 0x10b 0x10c 0x10d>;
			pinctrl-2 = <0x10a>;
			pinctrl-3 = <0x10e>;
			pinctrl-4 = <0x10b>;
			focaltech,reset-gpio = <0x1b 0x9e 0x0>;
			focaltech,irq-gpio = <0x1b 0x8 0x0>;
			focaltech,display-coords = <0x0 0x0 0x438 0x8e8>;
			focaltech,max-touch-number = <0xa>;
		};
	};

	i2c@11011000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x1>;
		reg = <0x0 0x11011000 0x0 0x1000 0x0 0x11000480 0x0 0x80>;
		interrupts = <0x0 0x55 0x8>;
		clocks = <0x15 0x3a 0x15 0x2b>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		mediatek,hs_only;
		mediatek,skip_scp_sema;
		linux,phandle = <0x57>;
		phandle = <0x57>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		msensor@0c {
			compatible = "mediatek,msensor";
			reg = <0xc>;
			status = "okay";
			linux,phandle = <0x11f>;
			phandle = <0x11f>;
		};

		alsps@51 {
			compatible = "mediatek,alsps";
			reg = <0x51>;
			status = "okay";
			interrupt-parent = <0x1b>;
			interrupts = <0x6 0x8 0x6 0x0>;
			linux,phandle = <0x120>;
			phandle = <0x120>;
		};

		barometer@77 {
			compatible = "mediatek,barometer";
			reg = <0x77>;
			status = "okay";
			linux,phandle = <0x121>;
			phandle = <0x121>;
		};
	};

	i2c@11009000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x2>;
		reg = <0x0 0x11009000 0x0 0x1000 0x0 0x11000280 0x0 0x80>;
		interrupts = <0x0 0x53 0x8>;
		clocks = <0x15 0xd 0x15 0x2b 0x15 0x4a>;
		clock-names = "main", "dma", "arb";
		clock-div = <0x5>;
		ch_offset_default = <0x100>;
		ccu-ch-offset = <0x200>;
		mediatek,hs_only;
		linux,phandle = <0x58>;
		phandle = <0x58>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		camera_main@36 {
			compatible = "mediatek,camera_main";
			reg = <0x36>;
			status = "okay";
			linux,phandle = <0x122>;
			phandle = <0x122>;
		};

		camera_main_af@72 {
			compatible = "mediatek,camera_main_af";
			reg = <0x72>;
			status = "okay";
			linux,phandle = <0x123>;
			phandle = <0x123>;
		};

		camera_main_eeprom@50 {
			compatible = "mediatek,camera_main_eeprom";
			reg = <0x50>;
			status = "okay";
			linux,phandle = <0x124>;
			phandle = <0x124>;
		};

		ccu_sensor_i2c_main_hw@33 {
			compatible = "mediatek,ccu_sensor_i2c_main_hw";
			reg = <0x33>;
			status = "okay";
			linux,phandle = <0x125>;
			phandle = <0x125>;
		};
	};

	i2c@1100f000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x3>;
		reg = <0x0 0x1100f000 0x0 0x1000 0x0 0x11000400 0x0 0x80>;
		interrupts = <0x0 0x54 0x8>;
		clocks = <0x15 0xe 0x15 0x2b>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		mediatek,hs_only;
		linux,phandle = <0x59>;
		phandle = <0x59>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;
		status = "okay";

		nfc@29 {
			status = "okay";
			nxp,pn544-fw-dwnld = <0x1b 0x19 0x0>;
			nxp,pn544-ven = <0x1b 0x1a 0x0>;
			nxp,pn544-irq = <0x1b 0x1c 0x0>;
			gpio-rst = <0x1a>;
			gpio-rst-std = <0x1b 0x1a 0x0>;
			gpio-irq = <0x1c>;
			gpio-irq-std = <0x1b 0x1c 0x0>;
			compatible = "mediatek,nfc";
			reg = <0x29>;
			linux,phandle = <0x126>;
			phandle = <0x126>;
		};

		sar@28 {
			compatible = "Semtech,sx932x";
			reg = <0x28>;
			interrupt-parent = <0x1b>;
			Semtech,nirq-gpio = <0x1b 0x2 0x0>;
			status = "ok";
			Semtech,reg-num = <0x2e>;
			Semtech,reg-init = <0x10162000 0x23002444 0x26012744 0x28012910 0x2a192b00 0x2c122d08 0x30093109 0x32083320 0x340c3500 0x361b371b 0x40004100 0x42004300 0x44004505 0x46004700 0x48004980 0x4a004b00 0x4c004d00 0x4e804f0c 0x50005170 0x522053e1 0x54f00570 0x6000700 0x8001124>;
			linux,phandle = <0x131>;
			phandle = <0x131>;
		};
	};

	i2c@11008000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x4>;
		reg = <0x0 0x11008000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
		interrupts = <0x0 0x52 0x8>;
		clocks = <0x15 0xc 0x15 0x2b 0x15 0x48>;
		clock-names = "main", "dma", "arb";
		clock-div = <0x5>;
		ch_offset_default = <0x100>;
		ccu-ch-offset = <0x200>;
		mediatek,hs_only;
		linux,phandle = <0x5a>;
		phandle = <0x5a>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		camera_main_hw@20 {
			compatible = "mediatek,camera_main_hw";
			reg = <0x20>;
			status = "okay";
			linux,phandle = <0x127>;
			phandle = <0x127>;
		};

		camera_main_two_af@72 {
			compatible = "mediatek,camera_main_two_af";
			reg = <0x72>;
			status = "okay";
			linux,phandle = <0x128>;
			phandle = <0x128>;
		};

		camera_main_two_eeprom@51 {
			compatible = "mediatek,camera_main_two_eeprom";
			reg = <0x51>;
			status = "okay";
			linux,phandle = <0x129>;
			phandle = <0x129>;
		};

		camera_sub_eeprom@54 {
			compatible = "mediatek,camera_sub_eeprom";
			reg = <0x54>;
			status = "okay";
			linux,phandle = <0x12a>;
			phandle = <0x12a>;
		};

		camera_sub@10 {
			compatible = "mediatek,camera_sub";
			reg = <0x10>;
			status = "okay";
			linux,phandle = <0x12b>;
			phandle = <0x12b>;
		};

		ccu_sensor_i2c_main2_hw@36 {
			compatible = "mediatek,ccu_sensor_i2c_main2_hw";
			reg = <0x36>;
			status = "okay";
			linux,phandle = <0x12c>;
			phandle = <0x12c>;
		};

		ccu_sensor_i2c_sub_hw@43 {
			compatible = "mediatek,ccu_sensor_i2c_sub_hw";
			reg = <0x43>;
			status = "okay";
			linux,phandle = <0x12d>;
			phandle = <0x12d>;
		};
	};

	i2c@11017000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x5>;
		reg = <0x0 0x11017000 0x0 0x1000 0x0 0x11000580 0x0 0x80>;
		interrupts = <0x0 0x85 0x8>;
		clocks = <0x15 0x47 0x15 0x2b 0x15 0x46>;
		clock-names = "main", "dma", "arb";
		clock-div = <0x5>;
		mediatek,hs_only;
		linux,phandle = <0x5b>;
		phandle = <0x5b>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x33e140>;
		mediatek,use-push-pull;

		usb_type_c@4e {
			compatible = "mediatek,usb_type_c";
			reg = <0x4e>;
			status = "okay";
			linux,phandle = <0x12e>;
			phandle = <0x12e>;
		};

		subpmic_pmu@34 {
			compatible = "mediatek,subpmic_pmu";
			reg = <0x34>;
			status = "okay";
			linux,phandle = <0x12f>;
			phandle = <0x12f>;
		};
	};

	i2c@11005000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x6>;
		reg = <0x0 0x11005000 0x0 0x1000 0x0 0x11000600 0x0 0x80>;
		interrupts = <0x0 0x57 0x8>;
		clocks = <0x15 0x58 0x15 0x2b>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		mediatek,hs_only;
		linux,phandle = <0x5c>;
		phandle = <0x5c>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		speaker_amp@34 {
			compatible = "mediatek,speaker_amp";
			reg = <0x34>;
			reset-gpio = <0x1b 0x99 0x0>;
			status = "okay";
		};

		slave_charger@4b {
			compatible = "mediatek,slave_charger";
			reg = <0x4b>;
			status = "okay";
			linux,phandle = <0x130>;
			phandle = <0x130>;
		};
	};

	i2c@1101a000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x7>;
		reg = <0x0 0x1101a000 0x0 0x1000 0x0 0x11000680 0x0 0x80>;
		interrupts = <0x0 0x58 0x8>;
		clocks = <0x15 0x63 0x15 0x2b>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		mediatek,hs_only;
		linux,phandle = <0x5d>;
		phandle = <0x5d>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;
	};

	i2c@1101b000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x8>;
		reg = <0x0 0x1101b000 0x0 0x1000 0x0 0x11000700 0x0 0x80>;
		interrupts = <0x0 0x59 0x8>;
		clocks = <0x15 0x64 0x15 0x2b>;
		clock-names = "main", "dma";
		clock-div = <0x5>;
		mediatek,hs_only;
		linux,phandle = <0x5e>;
		phandle = <0x5e>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;
	};

	i2c@11014000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0x9>;
		reg = <0x0 0x11014000 0x0 0x1000 0x0 0x11000180 0x0 0x80>;
		interrupts = <0x0 0x83 0x8>;
		clocks = <0x15 0x49 0x15 0x2b 0x15 0x48>;
		clock-names = "main", "dma", "arb";
		clock-div = <0x5>;
		mediatek,hs_only;
		linux,phandle = <0x5f>;
		phandle = <0x5f>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;
	};

	i2c@11015000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0xa>;
		reg = <0x0 0x11015000 0x0 0x1000 0x0 0x11000300 0x0 0x80>;
		interrupts = <0x0 0x84 0x8>;
		clocks = <0x15 0x4b 0x15 0x2b 0x15 0x4a>;
		clock-names = "main", "dma", "arb";
		clock-div = <0x5>;
		mediatek,hs_only;
		linux,phandle = <0x60>;
		phandle = <0x60>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;
	};

	i2c@11016000 {
		compatible = "mediatek,mt6771-i2c";
		id = <0xb>;
		reg = <0x0 0x11016000 0x0 0x1000 0x0 0x11000500 0x0 0x80>;
		interrupts = <0x0 0x56 0x8>;
		clocks = <0x15 0x45 0x15 0x2b 0x15 0x46>;
		clock-names = "main", "dma", "arb";
		clock-div = <0x5>;
		mediatek,hs_only;
		linux,phandle = <0x61>;
		phandle = <0x61>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;
	};

	sspm@10440000 {
		compatible = "mediatek,sspm";
		reg = <0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x8 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x8 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x8 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x8 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x8>;
		reg-names = "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
		interrupts = <0x0 0xd0 0x4 0x0 0xd3 0x4 0x0 0xd4 0x4 0x0 0xd5 0x4 0x0 0xd6 0x4 0x0 0xd7 0x4>;
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0x0 0x10006000 0x0 0x1000>;
		interrupts = <0x0 0xbb 0x8>;
		wakeup-source = <0x27 0x0 0x4 0x28 0x1 0x20 0x29 0x3 0x2000000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0x0 0x10007000 0x0 0x1000>;
		interrupts = <0x0 0x8e 0x0>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0x0 0x10008000 0x0 0x100>;
		interrupts = <0x0 0xb0 0x8>;
		clocks = <0x2a>;
	};

	rsvd@10009000 {
		compatible = "mediatek,rsvd";
		reg = <0x0 0x10009000 0x0 0x1000>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x0 0x1000a000 0x0 0x1000>;
		interrupts = <0x0 0xc3 0x8>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0x0 0x1000b000 0x0 0x1000>;
		interrupts = <0x0 0xb1 0x4>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed", "syscon";
		reg = <0x0 0x1000c000 0x0 0x1000>;
		#clock-cells = <0x1>;
		linux,phandle = <0x62>;
		phandle = <0x62>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x0 0x1000ce00 0x0 0x1000>;
	};

	pwrap@1000d000 {
		compatible = "mediatek,pwrap";
		reg = <0x0 0x1000d000 0x0 0x1000>;
		interrupts = <0x0 0xb9 0x4>;

		pmic_irq {
			compatible = "mediatek,pmic-eint";
			interrupt-controller;
			linux,phandle = <0x63>;
			phandle = <0x63>;
			interrupt-parent = <0x1b>;
			interrupts = <0xb6 0x4 0xbe 0x0>;
			status = "okay";
		};
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	pwrap_p2p@1005e000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x0 0x105cb000 0x0 0x1000>;
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x0 0x10448000 0x0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x0 0x1000f000 0x0 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x0 0x10010000 0x0 0x1000>;
		interrupts = <0x0 0xba 0x2>;
		linux,phandle = <0x27>;
		phandle = <0x27>;
		mediatek,kpd-key-debounce = <0x400>;
		mediatek,kpd-sw-pwrkey = <0x74>;
		mediatek,kpd-hw-pwrkey = <0x8>;
		mediatek,kpd-sw-rstkey = <0x73>;
		mediatek,kpd-hw-rstkey = <0x11>;
		mediatek,kpd-use-extend-type = <0x0>;
		mediatek,kpd-hw-map-num = <0x48>;
		mediatek,kpd-hw-init-map = <0x72 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		mediatek,kpd-pwrkey-eint-gpio = <0x0>;
		mediatek,kpd-pwkey-gpio-din = <0x0>;
		mediatek,kpd-hw-dl-key0 = <0x11>;
		mediatek,kpd-hw-dl-key1 = <0x0>;
		mediatek,kpd-hw-dl-key2 = <0x8>;
		mediatek,kpd-hw-recovery-key = <0x11>;
		mediatek,kpd-hw-factory-key = <0x0>;
		status = "okay";
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		source = "EINT";
		mode = "IRQ";
		status = "okay";
		linux,phandle = <0x64>;
		phandle = <0x64>;
		interrupt-parent = <0x1b>;
		interrupts = <0x0 0x8 0x0 0x0>;
		deb-gpios = <0x1b 0x0 0x0>;
		debounce = <0x7d000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	dvfsrc_top@10012000 {
		compatible = "mediatek,dvfsrc_top";
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x11bb80 0x0 0x80>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x1000>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x1000>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x1000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0x0 0x10017000 0x0 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <0x0 0xca 0x4>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x0 0x10500000 0x0 0x80000 0x0 0x105c0000 0x0 0x3000 0x0 0x105c4000 0x0 0x1000 0x0 0x105d4000 0x0 0x6000>;
		interrupts = <0x0 0xae 0x4>;
		linux,phandle = <0x65>;
		phandle = <0x65>;
		core_1 = "enable";
		scp_sramSize = <0x80000>;
	};

	scp_cfgreg@105c0000 {
		compatible = "mediatek,scp_cfgreg";
		reg = <0x0 0x105c0000 0x0 0x1000>;
	};

	scp_mad@105c1000 {
		compatible = "mediatek,scp_mad";
		reg = <0x0 0x105c1000 0x0 0x1000>;
	};

	scp_intc@105c2000 {
		compatible = "mediatek,scp_intc";
		reg = <0x0 0x105c2000 0x0 0x1000>;
	};

	scp_timer@105c3000 {
		compatible = "mediatek,scp_timer";
		reg = <0x0 0x105c3000 0x0 0x1000>;
	};

	scp_clk_ctrl@105c4000 {
		compatible = "mediatek,scp_clk_ctrl";
		reg = <0x0 0x105c4000 0x0 0x1000>;
	};

	scp_i2c0@105c5000 {
		compatible = "mediatek,scp_i2c0";
		reg = <0x0 0x105c5000 0x0 0x1000>;
	};

	scp_i2c1@105c6000 {
		compatible = "mediatek,scp_i2c1";
		reg = <0x0 0x105c6000 0x0 0x1000>;
	};

	scp_i2c2@105c7000 {
		compatible = "mediatek,scp_i2c2";
		reg = <0x0 0x105c7000 0x0 0x1000>;
	};

	scp_gpio@105c8000 {
		compatible = "mediatek,scp_gpio";
		reg = <0x0 0x105c8000 0x0 0x1000>;
	};

	scp_uart@105c9000 {
		compatible = "mediatek,scp_uart";
		reg = <0x0 0x105c9000 0x0 0x1000>;
	};

	scp_cirq_eint@105ca000 {
		compatible = "mediatek,scp_cirq_eint";
		reg = <0x0 0x105ca000 0x0 0x1000>;
	};

	scp_dma@105cd000 {
		compatible = "mediatek,scp_dma";
		reg = <0x0 0x105cd000 0x0 0x1000>;
	};

	scp_uart1@105ce000 {
		compatible = "mediatek,scp_uart1";
		reg = <0x0 0x105ce000 0x0 0x1000>;
	};

	scp_spi0@105cf000 {
		compatible = "mediatek,scp_spi0";
		reg = <0x0 0x105cf000 0x0 0x1000>;
	};

	scp_spi1@105d0000 {
		compatible = "mediatek,scp_spi1";
		reg = <0x0 0x105d0000 0x0 0x1000>;
	};

	scp_spi2@105d1000 {
		compatible = "mediatek,scp_spi2";
		reg = <0x0 0x105d1000 0x0 0x1000>;
	};

	dbgapb@0d000000 {
		compatible = "mediatek,dbgapb";
		reg = <0x0 0xd000000 0x0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x0 0xc530000 0x0 0x1000>;
		interrupts = <0x0 0x0 0x8>;
	};

	mp0_cpucfg@0c530000 {
		compatible = "mediatek,mp0_cpucfg";
		reg = <0x0 0xc530000 0x0 0x1000>;
	};

	mp1_cpucfg@0c530200 {
		compatible = "mediatek,mp1_cpucfg";
		reg = <0x0 0xc530200 0x0 0x1000>;
	};

	mcu_misccfg@0c530400 {
		compatible = "mediatek,mcu_misccfg";
		reg = <0x0 0xc530400 0x0 0x1000>;
	};

	mcu_misc1cfg@0c530800 {
		compatible = "mediatek,mcu_misc1cfg";
		reg = <0x0 0xc530800 0x0 0x1000>;
	};

	mp2_ca15m_config@0c532000 {
		compatible = "mediatek,mp2_ca15m_config";
		reg = <0x0 0xc532000 0x0 0x1000>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x0 0xc530000 0x0 0x2000>;
	};

	mcucfg_mp2_counter@0c532000 {
		compatible = "mediatek,mcucfg_mp2_counter";
		reg = <0x0 0xc532000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		reg = <0x0 0x10219000 0x0 0x1000 0x0 0x10226000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x10235000 0x0 0x1000>;
		interrupts = <0x0 0x93 0x8 0x0 0x94 0x4 0x0 0x9b 0x4>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x0 0x10204000 0x0 0x1000>;
		mediatek,cirq_num = <0xe7>;
		mediatek,spi_start_offset = <0x48>;
		interrupts = <0x0 0x12f 0x8>;
	};

	m4u@10205000 {
		cell-index = <0x0>;
		compatible = "mediatek,m4u";
		reg = <0x0 0x10205000 0x0 0x1000>;
		interrupts = <0x0 0xa6 0x8>;
	};

	devapc@10207000 {
		compatible = "mediatek,devapc";
		reg = <0x0 0x10207000 0x0 0x1000>;
		interrupts = <0x0 0x91 0x8>;
		clocks = <0x15 0x2d>;
		clock-names = "devapc-infra-clock";
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x0 0x10208000 0x0 0x1000>;
		interrupts = <0x0 0x90 0x8>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x0 0x10209000 0x0 0x1000>;
		interrupts = <0x0 0x97 0x8>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x0 0x1020b000 0x0 0x1000>;
		interrupts = <0x0 0x99 0x8>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x0 0x1023c000 0x0 0x1000>;
		interrupts = <0x0 0x9c 0x8>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x0 0x1023e000 0x0 0x1000>;
		interrupts = <0x0 0x9d 0x8>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0x0 0x1020f000 0x0 0x1000>;
		interrupts = <0x0 0xa9 0x8>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x0 0x10210000 0x0 0x1000>;
		interrupts = <0x0 0xaa 0x4>;
	};

	smi_common_ao@10211000 {
		compatible = "mediatek,smi_common_ao";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,mt-cqdma-v1";
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212080 0x0 0x80 0x0 0x10212100 0x0 0x80>;
		interrupts = <0x0 0x73 0x8 0x0 0x74 0x8 0x0 0x75 0x8>;
		nr_channel = <0x3>;
		clocks = <0x15 0x4e>;
		clock-names = "cqdma";
	};

	wifi@180f0000 {
		compatible = "mediatek,wifi";
		reg = <0x0 0x180f0000 0x0 0x1100 0x0 0x10212180 0x0 0x6c 0x0 0x10001000 0x0 0x1000 0x0 0x180e0000 0x0 0x70>;
		interrupts = <0x0 0x122 0x8 0x0 0x76 0x8>;
		clocks = <0x15 0x4e>;
		clock-names = "wifi-dma";
		hardware-values = <0x788 0xa5800 0xa5800>;
		linux,phandle = <0x66>;
		phandle = <0x66>;
	};

	mipi_tx0@11e50000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x0 0x11e50000 0x0 0x1000>;
	};

	mipi_tx1@10216000 {
		compatible = "mediatek,mipi_tx1";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0a@11c80000 {
		compatible = "mediatek,mipi_rx_ana_csi0a";
		reg = <0x0 0x11c80000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0b@11c81000 {
		compatible = "mediatek,mipi_rx_ana_csi0b";
		reg = <0x0 0x11c81000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1a@11c82000 {
		compatible = "mediatek,mipi_rx_ana_csi1a";
		reg = <0x0 0x11c82000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1b@11c83000 {
		compatible = "mediatek,mipi_rx_ana_csi1b";
		reg = <0x0 0x11c83000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2a@11c84000 {
		compatible = "mediatek,mipi_rx_ana_csi2a";
		reg = <0x0 0x11c84000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2b@11c85000 {
		compatible = "mediatek,mipi_rx_ana_csi2b";
		reg = <0x0 0x11c85000 0x0 0x1000>;
	};

	gcpu_rsa@1021a000 {
		compatible = "mediatek,gcpu_rsa";
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x1000>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b800 0x0 0x1000>;
		interrupts = <0x0 0xad 0x4>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x0 0x1021c400 0x0 0x1000>;
	};

	mdcldmamisc@1021c800 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x0 0x1021c800 0x0 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	mdcldma@10014000 {
		compatible = "mediatek,mdcldma";
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1021b000 0x0 0x1000 0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
		interrupts = <0x0 0xad 0x4 0x0 0x97 0x8 0x0 0x98 0x8 0x0 0x11b 0x2>;
		mediatek,md_id = <0x0>;
		mediatek,cldma_capability = <0x6>;
		clocks = <0x2b 0x1 0x15 0x37 0x15 0x2e 0x15 0x31 0x15 0x26 0x15 0x27 0x15 0x5d 0x15 0x5e>;
		clock-names = "scp-sys-md1-main", "infra-cldma-bclk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
		linux,phandle = <0x29>;
		phandle = <0x29>;
	};

	infra_md_cfg@1021d000 {
		compatible = "mediatek,infra_md_cfg";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
		interrupts = <0x0 0xab 0x8>;
	};

	dvfsp@0011bc00 {
		compatible = "mediatek,mt6771-dvfsp";
		reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
	};

	mcdi@0011b000 {
		compatible = "mediatek,mt6771-mcdi";
		reg = <0x0 0x11b000 0x0 0x800>;
	};

	dramc@1022a000 {
		compatible = "mediatek,dramc";
		reg = <0x0 0x1022a000 0x0 0x2000 0x0 0x10232000 0x0 0x2000 0x0 0x1022c000 0x0 0x1000 0x0 0x10234000 0x0 0x1000 0x0 0x10228000 0x0 0x2000 0x0 0x10230000 0x0 0x2000 0x0 0x1022e000 0x0 0x1000 0x0 0x10236000 0x0 0x1000>;
	};

	fmem_smi@10238000 {
		compatible = "mediatek,fmem_smi";
		reg = <0x0 0x10238000 0x0 0x1000>;
	};

	gce@10238000 {
		compatible = "mediatek,gce";
		reg = <0x0 0x10238000 0x0 0x1000>;
		interrupts = <0x0 0xa2 0x8 0x0 0xa3 0x8>;
		disp_mutex_reg = <0x14016000 0x1000>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		pwm_sw_base = <0x11000000 0x63 0xffff0000>;
		disp_rdma0_sof = <0x0>;
		disp_rdma1_sof = <0x1>;
		mdp_rdma0_sof = <0x2>;
		mdp_rsz0_sof = <0x4>;
		mdp_rsz1_sof = <0x5>;
		mdp_tdshp_sof = <0x6>;
		mdp_wrot0_sof = <0x7>;
		mdp_wdma_sof = <0x8>;
		disp_ovl0_sof = <0x9>;
		disp_2l_ovl0_sof = <0xa>;
		disp_2l_ovl1_sof = <0xb>;
		disp_wdma0_sof = <0xc>;
		disp_color0_sof = <0xd>;
		disp_ccorr0_sof = <0xe>;
		disp_aal0_sof = <0xf>;
		disp_gamma0_sof = <0x10>;
		disp_dither0_sof = <0x11>;
		disp_pwm0_sof = <0x12>;
		disp_dsi0_sof = <0x13>;
		disp_dpi0_sof = <0x14>;
		disp_rsz0_sof = <0x16>;
		mdp_aal_sof = <0x17>;
		mdp_ccorr_sof = <0x18>;
		disp_dbi0_sof = <0x19>;
		disp_rdma0_frame_done = <0x1a>;
		disp_rdma1_frame_done = <0x1b>;
		mdp_rdma0_frame_done = <0x1c>;
		mdp_rsz0_frame_done = <0x1e>;
		mdp_rsz1_frame_done = <0x1f>;
		mdp_tdshp_frame_done = <0x20>;
		mdp_wrot0_write_frame_done = <0x21>;
		mdp_wdma_frame_done = <0x22>;
		disp_ovl0_frame_done = <0x23>;
		disp_2l_ovl0_frame_done = <0x24>;
		disp_2l_ovl1_frame_done = <0x25>;
		disp_wdma0_frame_done = <0x26>;
		disp_color0_frame_done = <0x27>;
		disp_ccorr0_frame_done = <0x28>;
		disp_aal0_frame_done = <0x29>;
		disp_gamma0_frame_done = <0x2a>;
		disp_dither0_frame_done = <0x2b>;
		disp_dsi0_frame_done = <0x2c>;
		disp_dpi0_frame_done = <0x2d>;
		disp_rsz0_frame_done = <0x2f>;
		mdp_aal_frame_done = <0x30>;
		mdp_ccorr_frame_done = <0x31>;
		disp_dbi0_frame_done = <0x32>;
		stream_done_0 = <0x82>;
		stream_done_1 = <0x83>;
		stream_done_2 = <0x84>;
		stream_done_3 = <0x85>;
		stream_done_4 = <0x86>;
		stream_done_5 = <0x87>;
		stream_done_6 = <0x88>;
		stream_done_7 = <0x89>;
		stream_done_8 = <0x8a>;
		stream_done_9 = <0x8b>;
		stream_done_10 = <0x8c>;
		stream_done_11 = <0x8d>;
		buf_underrun_event_0 = <0x8e>;
		buf_underrun_event_1 = <0x8f>;
		dsi0_te_event = <0x90>;
		dsi0_irq_event = <0x91>;
		dsi0_done_event = <0x92>;
		disp_wdma0_rst_done = <0x96>;
		mdp_wdma_rst_done = <0x97>;
		mdp_wrot0_rst_done = <0x98>;
		mdp_rdma0_rst_done = <0x9a>;
		disp_ovl0_frame_rst_done_pusle = <0x9b>;
		disp_ovl0_2l_frame_rst_done_pusle = <0x9c>;
		disp_ovl1_2l_frame_rst_done_pusle = <0x9d>;
		dip_cq_thread0_frame_done = <0x101>;
		dip_cq_thread1_frame_done = <0x102>;
		dip_cq_thread2_frame_done = <0x103>;
		dip_cq_thread3_frame_done = <0x104>;
		dip_cq_thread4_frame_done = <0x105>;
		dip_cq_thread5_frame_done = <0x106>;
		dip_cq_thread6_frame_done = <0x107>;
		dip_cq_thread7_frame_done = <0x108>;
		dip_cq_thread8_frame_done = <0x109>;
		dip_cq_thread9_frame_done = <0x10a>;
		dip_cq_thread10_frame_done = <0x10b>;
		dip_cq_thread11_frame_done = <0x10c>;
		dip_cq_thread12_frame_done = <0x10d>;
		dip_cq_thread13_frame_done = <0x10e>;
		dip_cq_thread14_frame_done = <0x10f>;
		dip_cq_thread15_frame_done = <0x110>;
		dip_cq_thread16_frame_done = <0x111>;
		dip_cq_thread17_frame_done = <0x112>;
		dip_cq_thread18_frame_done = <0x113>;
		amd_frame_done = <0x114>;
		dve_frame_done = <0x115>;
		wmf_frame_done = <0x116>;
		rsc_frame_done = <0x117>;
		mfb_done = <0x118>;
		wpe_a_frame_done = <0x119>;
		wpe_b_frame_done = <0x11a>;
		occ_done = <0x11b>;
		venc_done = <0x121>;
		jpgenc_done = <0x122>;
		jpgdec_done = <0x123>;
		venc_mb_done = <0x124>;
		venc_128byte_cnt_done = <0x125>;
		isp_frame_done_a = <0x141>;
		isp_frame_done_b = <0x142>;
		camsv_0_pass1_done = <0x143>;
		camsv_1_pass1_done = <0x144>;
		camsv_2_pass1_done = <0x145>;
		tsf_done = <0x146>;
		seninf_0_fifo_full = <0x147>;
		seninf_1_fifo_full = <0x148>;
		seninf_2_fifo_full = <0x149>;
		seninf_3_fifo_full = <0x14a>;
		seninf_4_fifo_full = <0x14b>;
		seninf_5_fifo_full = <0x14c>;
		seninf_6_fifo_full = <0x14d>;
		seninf_7_fifo_full = <0x14e>;
		ipu_done_0 = <0x161>;
		ipu_done_1 = <0x162>;
		ipu_done_2 = <0x163>;
		ipu_done_3 = <0x164>;
		ipu_done_1_0 = <0x181>;
		ipu_done_1_1 = <0x182>;
		ipu_done_1_2 = <0x183>;
		ipu_done_1_3 = <0x184>;
		max_prefetch_cnt = <0x4>;
		prefetch_size = <0xa0 0x20 0x20 0x20>;
		sram_size_cpr_64 = <0x88>;
		mmsys_config = <0x2c>;
		mm_mutex = <0x2d>;
		mdp_rdma0 = <0x2e>;
		mdp_rdma1 = <0x2f>;
		mdp_rsz0 = <0x30>;
		mdp_rsz1 = <0x31>;
		mdp_wrot0 = <0x32>;
		mdp_wdma0 = <0x33>;
		mdp_tdshp0 = <0x34>;
		mdp_aal0 = <0x35>;
		mdp_ccorr0 = <0x36>;
		mdp_color0 = <0x37>;
		venc = <0x38>;
		msdc0 = <0x39>;
		audio = <0x3a>;
		uart = <0x3b>;
		smi_larb0 = <0x3c>;
		sram_share_cnt = <0x1>;
		sram_share_engine = <0x18>;
		sram_share_event = <0x2c6>;
		clocks = <0x15 0x9 0x15 0x19>;
		clock-names = "GCE", "GCE_TIMER";
	};

	gic@1023a000 {
		compatible = "mediatek,gic";
		reg = <0x0 0x1023a000 0x0 0x1000>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		reg = <0x0 0x11000000 0x0 0x1000>;
		interrupts = <0x0 0x5e 0x8>;
	};

	auxadc@11001000 {
		compatible = "mediatek,auxadc";
		reg = <0x0 0x11001000 0x0 0x1000>;
		interrupts = <0x0 0x4a 0x2>;
		clocks = <0x15 0x24>;
		clock-names = "auxadc-main";
		linux,phandle = <0x67>;
		phandle = <0x67>;

		adc_channel@ {
			compatible = "mediatek,adc_channel";
			mediatek,temperature0 = <0x0>;
			mediatek,temperature1 = <0x1>;
			mediatek,adc_fdd_rf_params_dynamic_custom_ch = <0x2>;
			status = "okay";
		};
	};

	dma-controller@11000780 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x0 0x11000780 0x0 0x80 0x0 0x11000800 0x0 0x80 0x0 0x11000880 0x0 0x80 0x0 0x11000900 0x0 0x80 0x0 0x11000980 0x0 0x80 0x0 0x11000a00 0x0 0x80>;
		interrupts = <0x0 0x6c 0x8 0x0 0x6d 0x8 0x0 0x6e 0x8 0x0 0x6f 0x8 0x0 0x70 0x8 0x0 0x71 0x8>;
		clocks = <0x15 0x2b>;
		clock-names = "apdma";
		#dma-cells = <0x1>;
		linux,phandle = <0x3e>;
		phandle = <0x3e>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x0 0x11002000 0x0 0x1000>;
		interrupts = <0x0 0x5b 0x8>;
		clocks = <0x3d 0x15 0x15>;
		clock-names = "baud", "bus";
		dmas = <0x3e 0x0 0x3e 0x1>;
		dma-names = "tx", "rx";
		linux,phandle = <0x3b>;
		phandle = <0x3b>;
		pinctrl-names = "uart0_gpio_default", "uart0_rx_set", "uart0_rx_clear", "uart0_tx_set", "uart0_tx_clear";
		pinctrl-0 = <0x103>;
		pinctrl-1 = <0x104>;
		pinctrl-2 = <0x105>;
		pinctrl-3 = <0x106>;
		pinctrl-4 = <0x107>;
		status = "okay";
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x0 0x11003000 0x0 0x1000>;
		interrupts = <0x0 0x5c 0x8>;
		clocks = <0x3d 0x15 0x16>;
		clock-names = "baud", "bus";
		dmas = <0x3e 0x2 0x3e 0x3>;
		dma-names = "tx", "rx";
		linux,phandle = <0x68>;
		phandle = <0x68>;
	};

	serial@11004000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x0 0x11004000 0x0 0x1000>;
		interrupts = <0x0 0x5d 0x8>;
		clocks = <0x3d 0x15 0x17>;
		clock-names = "baud", "bus";
		dmas = <0x3e 0x4 0x3e 0x5>;
		dma-names = "tx", "rx";
		linux,phandle = <0x69>;
		phandle = <0x69>;
	};

	i2c6@11005000 {
		compatible = "mediatek,i2c6";
		reg = <0x0 0x11005000 0x0 0x1000>;
		interrupts = <0x0 0x57 0x8>;
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0x0 0x11006000 0x0 0x1000>;
		interrupts = <0x0 0x4b 0x8>;
		clocks = <0x15 0x10 0x15 0x11 0x15 0x12 0x15 0x13 0x15 0xf 0x15 0x14>;
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
	};

	spi@1100a000 {
		compatible = "mediatek,mt6771-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x1100a000 0x0 0x1000>;
		interrupts = <0x0 0x78 0x8>;
		clocks = <0x3f 0x37 0x3f 0x7 0x15 0x1c>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		linux,phandle = <0x6a>;
		phandle = <0x6a>;
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		status = "okay";

		gf_fingerprint@0 {
			compatible = "goodix,goodix-fp";
			reg = <0x0>;
			spi-max-frequency = <0x7a1200>;
			status = "okay";
		};
	};

	spi@11010000 {
		compatible = "mediatek,mt6771-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x11010000 0x0 0x1000>;
		interrupts = <0x0 0x7c 0x8>;
		clocks = <0x3f 0x37 0x3f 0x7 0x15 0x39>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		linux,phandle = <0x6b>;
		phandle = <0x6b>;
	};

	spi@11012000 {
		compatible = "mediatek,mt6771-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x11012000 0x0 0x1000>;
		interrupts = <0x0 0x81 0x8>;
		clocks = <0x3f 0x37 0x3f 0x7 0x15 0x3c>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		linux,phandle = <0x6c>;
		phandle = <0x6c>;
	};

	spi@11013000 {
		compatible = "mediatek,mt6771-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x11013000 0x0 0x1000>;
		interrupts = <0x0 0x82 0x8>;
		clocks = <0x3f 0x37 0x3f 0x7 0x15 0x3d>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		linux,phandle = <0x6d>;
		phandle = <0x6d>;
	};

	spi@11018000 {
		compatible = "mediatek,mt6771-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x11018000 0x0 0x1000>;
		interrupts = <0x0 0x86 0x8>;
		clocks = <0x3f 0x37 0x3f 0x7 0x15 0x4c>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		linux,phandle = <0x6e>;
		phandle = <0x6e>;
	};

	spi@11019000 {
		compatible = "mediatek,mt6771-spi";
		mediatek,pad-select = <0x0>;
		reg = <0x0 0x11019000 0x0 0x1000>;
		interrupts = <0x0 0x87 0x8>;
		clocks = <0x3f 0x37 0x3f 0x7 0x15 0x4d>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		linux,phandle = <0x6f>;
		phandle = <0x6f>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x0 0x1100b000 0x0 0x1000>;
		interrupts = <0x0 0x4c 0x8>;
		clocks = <0x15 0xa>;
		clock-names = "therm-main";
	};

	eem_fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x0 0x1100b000 0x0 0x1000>;
		interrupts = <0x0 0x7f 0x8>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000a80 0x0 0x80 0x0 0x11000b00 0x0 0x80>;
		interrupts = <0x0 0x72 0x8 0x0 0x8b 0x8 0x0 0x8c 0x8>;
		clocks = <0x15 0x1b 0x15 0x2b>;
		clock-names = "btifc", "apdmac";
	};

	consys@18070000 {
		compatible = "mediatek,mt6771-consys";
		reg = <0x0 0x18070000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		interrupts = <0x0 0x121 0x8 0x0 0x123 0x8>;
		clocks = <0x2b 0x2>;
		clock-names = "conn";
		linux,phandle = <0x28>;
		phandle = <0x28>;
		pinctrl-names = "default", "gps_lna_state_init", "gps_lna_state_oh", "gps_lna_state_ol";
		pinctrl-0 = <0xe6>;
		pinctrl-1 = <0xe7>;
		pinctrl-2 = <0xe8>;
		pinctrl-3 = <0xe9>;
		status = "okay";
	};

	irtx@1100d000 {
		compatible = "mediatek,irtx";
		reg = <0x0 0x1100d000 0x0 0x1000>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x0>;
		pwm_data_invert = <0x0>;
		linux,phandle = <0x70>;
		phandle = <0x70>;
		pinctrl-names = "irtx_gpio_led_default", "irtx_gpio_led_set";
		pinctrl-0 = <0x108>;
		pinctrl-1 = <0x109>;
		status = "okay";
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0";
		reg = <0x0 0x1100e000 0x0 0x1000>;
		interrupts = <0x0 0x80 0x8>;
	};

	usb3@11200000 {
		compatible = "mediatek,usb3";
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11203e00 0x0 0x100 0x0 0x11f40000 0x0 0x10000>;
		reg-names = "ssusb_base", "ssusb_ippc", "ssusb_sif2";
		interrupts = <0x0 0x48 0x8 0x0 0x49 0x8>;
		interrupt-names = "musb-hdrc", "xhci";
		debug_level = <0x6>;
		fgpa_i2c_physical_base = <0x11009000>;
		linux,phandle = <0x71>;
		phandle = <0x71>;
	};

	usb3_xhci@11200000 {
		compatible = "mediatek,mt67xx-xhci";
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11203e00 0x0 0x100>;
		reg-names = "ssusb_base", "ssusb_ippc";
		interrupts = <0x0 0x49 0x8>;
		interrupt-names = "xhci";
		linux,phandle = <0x72>;
		phandle = <0x72>;
	};

	btcvsd@10001000 {
		compatible = "mediatek,audio_bt_cvsd";
		offset = <0xf00 0x800 0xfd0 0xfd4 0xfd8>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x18000000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
		interrupts = <0x0 0x120 0x8>;
	};

	audio@11220000 {
		compatible = "mediatek,audio", "syscon";
		reg = <0x0 0x11220000 0x0 0x1000>;
		#clock-cells = <0x1>;
		linux,phandle = <0x3a>;
		phandle = <0x3a>;
	};

	mt_soc_dl1_pcm@11220000 {
		compatible = "mediatek,mt_soc_pcm_dl1";
		reg = <0x0 0x11220000 0x0 0x1000>;
		interrupts = <0x0 0xa1 0x8>;
		clocks = <0x3a 0x9 0x3a 0x3 0x3a 0x2 0x3a 0x4 0x3a 0xe 0x3a 0x8 0x3a 0x7 0x3a 0x5 0x3a 0x6 0x3a 0x1 0x2b 0x8 0x15 0x30 0x15 0x38 0x3f 0xc 0x3f 0xd 0x3f 0x31 0x3f 0x14 0x3f 0x49 0x3f 0x15 0x3f 0x4d 0x3f 0x1f 0x3f 0x4c 0x3f 0x20 0x3f 0x50 0x3d>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adc_adda6_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tml_clk", "scp_sys_audio", "aud_infra_clk", "mtkaif_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_syspll_d2_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_mux_aud_eng2", "top_apll2_d8", "top_clk26m_clk";
		linux,phandle = <0x73>;
		phandle = <0x73>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "aud_smartpa_off", "aud_smartpa_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on";
		pinctrl-0 = <0xda>;
		pinctrl-1 = <0xdb>;
		pinctrl-2 = <0xdc>;
		pinctrl-3 = <0xdd>;
		pinctrl-4 = <0xde>;
		pinctrl-5 = <0xdf>;
		pinctrl-6 = <0xe0>;
		pinctrl-7 = <0xe1>;
		pinctrl-8 = <0xe2>;
		pinctrl-9 = <0xe3>;
		pinctrl-10 = <0xe4>;
		pinctrl-11 = <0xe5>;
		status = "okay";
	};

	audio_sram@11221000 {
		compatible = "mediatek,audio_sram";
		reg = <0x0 0x11221000 0x0 0xc000>;
	};

	ufshci@11270000 {
		compatible = "mediatek,ufshci";
		reg = <0x0 0x11270000 0x0 0x2300>;
		interrupts = <0x0 0x50 0x8>;
		clocks = <0x15 0x4f 0x15 0x3e 0x15 0x40>;
		clock-names = "ufs0-clock", "ufs0-unipro-clk", "ufs0-mp-clk";
		freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0>;
		vcc-supply = <0x14>;
		vcc-fixed-regulator;
		mediatek,auto-hibern8-timer = <0xa>;
		mediatek,spm-level = <0x3>;
		mediatek,rpm-enable = <0x1>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-level = <0x3>;
		linux,phandle = <0x74>;
		phandle = <0x74>;
	};

	ca9peri@10e00000 {
		compatible = "mediatek,ca9peri";
		reg = <0x0 0x10e00000 0x0 0x1000>;
	};

	l2c@10f00000 {
		compatible = "mediatek,l2c";
		reg = <0x0 0x10f00000 0x0 0x1000>;
	};

	efusec@11f10000 {
		compatible = "mediatek,efusec";
		reg = <0x0 0x11f10000 0x0 0x1000>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x0 0x11fa0000 0x0 0xc000>;
	};

	mfgcfg@13000000 {
		compatible = "mediatek,mfgcfg", "syscon";
		reg = <0x0 0x13000000 0x0 0x1000 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0xd000000 0x0 0xf0000>;
		#clock-cells = <0x1>;
		linux,phandle = <0x40>;
		phandle = <0x40>;
	};

	mali@13040000 {
		compatible = "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
		reg = <0x0 0x13040000 0x0 0x4000>;
		interrupts = <0x0 0x116 0x8 0x0 0x117 0x8 0x0 0x118 0x8>;
		interrupt-names = "GPU", "MMU", "JOB";
	};

	gpufreq {
		compatible = "mediatek,mt6771-gpufreq";
		clocks = <0x3f 0x4 0x3f 0x61 0x3d 0x40 0x1 0x2b 0x7 0x2b 0x4 0x2b 0xb 0x2b 0xa 0x2b 0xc>;
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1", "mtcmos_mfg_core2";
	};

	mali_tb@1307f000 {
		compatible = "mediatek,mali_tb";
		reg = <0x0 0x1307f000 0x0 0x1000>;
	};

	mfg_dfp_60@13020000 {
		compatible = "mediatek,mfg_dfp_60";
		reg = <0x0 0x13020000 0x0 0x1000>;
		interrupts = <0x0 0x11a 0x8>;
	};

	mfg_tb@13ffef00 {
		compatible = "mediatek,mfg_tb";
		reg = <0x0 0x13ffef00 0x0 0x1000>;
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config", "syscon";
		reg = <0x0 0x14000000 0x0 0x1000>;
		interrupts = <0x0 0xef 0x8>;
		#clock-cells = <0x1>;
		clocks = <0x2c 0xb 0x2c 0x25 0x2c 0xc 0x2c 0x26>;
		clock-names = "CAM_MDP_TX", "CAM_MDP_RX", "CAM_MDP2_TX", "CAM_MDP2_RX";
		linux,phandle = <0x2c>;
		phandle = <0x2c>;
	};

	touch {
		compatible = "mediatek,mt6771-touch";
		linux,phandle = <0x75>;
		phandle = <0x75>;
		tpd-resolution = <0x438 0x8e8>;
		use-tpd-button = <0x0>;
		tpd-key-num = <0x3>;
		tpd-key-local = <0x8b 0xac 0x9e 0x0>;
		tpd-key-dim-local = <0x5a 0x373 0x64 0x28 0xe6 0x373 0x64 0x28 0x172 0x373 0x64 0x28 0x0 0x0 0x0 0x0>;
		tpd-max-touch-num = <0xa>;
		tpd-filter-enable = <0x1>;
		tpd-filter-pixel-density = <0x92>;
		tpd-filter-custom-prameters = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		tpd-filter-custom-speed = <0x0 0x0 0x0>;
		pinctrl-names = "default", "state_eint_as_int", "state_eint_output0", "state_eint_output1", "state_rst_output0", "state_rst_output1";
		pinctrl-0 = <0xd4>;
		pinctrl-1 = <0xd5>;
		pinctrl-2 = <0xd6>;
		pinctrl-3 = <0xd7>;
		pinctrl-4 = <0xd8>;
		pinctrl-5 = <0xd9>;
		status = "okay";
		interrupt-parent = <0x1b>;
		interrupts = <0x8 0x2 0x8 0x0>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		linux,phandle = <0x76>;
		phandle = <0x76>;
		accdet-mic-vol = <0x7>;
		headset-mode-setting = <0x500 0x500 0x1 0x1f0 0x800 0x800 0x20 0x44>;
		accdet-plugout-debounce = <0x1>;
		accdet-mic-mode = <0x1>;
		headset-eint-level-pol = <0x8>;
		headset-three-key-threshold = <0x0 0x50 0xdc 0x190>;
		headset-three-key-threshold-CDD = <0x0 0x79 0xc0 0x258>;
		headset-four-key-threshold = <0x0 0x3a 0x79 0xc0 0x190>;
		moisture-external-r = <0x1e8480>;
		moisture-internal-r = <0xb798>;
		moisture-water-r = <0x2710>;
		status = "okay";
	};

	mt6358_gauge {
		compatible = "mediatek,mt6358_gauge";
		gauge_name = "gauge";
		alias_name = "MT6358";
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	battery {
		compatible = "mediatek,bat_gm30";
		DIFFERENCE_FULLOCV_ITH = <0x78>;
		SHUTDOWN_1_TIME = <0x1e>;
		KEEP_100_PERCENT = <0x2>;
		R_FG_VALUE = <0xa>;
		EMBEDDED_SEL = <0x1>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		FG_METER_RESISTANCE = <0x4b>;
		CAR_TUNE_VALUE = <0x63>;
		PMIC_MIN_VOL = <0x82dc>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		g_FG_PSEUDO100_T0 = <0x64>;
		g_FG_PSEUDO100_T1 = <0x64>;
		g_FG_PSEUDO100_T2 = <0x64>;
		g_FG_PSEUDO100_T3 = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t0 = <0x0 0xaafe 0x64a 0x145 0xaa85 0x64c 0x28b 0xaa11 0x64c 0x3d0 0xa9a1 0x64a 0x516 0xa935 0x64a 0x65b 0xa8c6 0x64b 0x7a1 0xa857 0x64f 0x8e6 0xa7eb 0x65a 0xa2c 0xa778 0x65c 0xb71 0xa705 0x660 0xcb7 0xa695 0x66c 0xdfc 0xa620 0x661 0xf42 0xa5ab 0x661 0x1087 0xa536 0x66a 0x11cd 0xa4bd 0x65f 0x1312 0xa444 0x65c 0x1458 0xa3cd 0x65c 0x159d 0xa35d 0x65c 0x16e3 0xa2e9 0x65b 0x1828 0xa276 0x663 0x196e 0xa206 0x67a 0x1ab3 0xa191 0x671 0x1bf9 0xa120 0x670 0x1d3e 0xa0b4 0x679 0x1e84 0xa044 0x66f 0x1fc9 0x9fd6 0x671 0x210f 0x9f6b 0x67b 0x2254 0x9f03 0x686 0x239a 0x9e9b 0x689 0x24df 0x9e35 0x68c 0x2625 0x9dd2 0x698 0x276a 0x9d7a 0x6ac 0x28b0 0x9d1f 0x6b8 0x29f5 0x9cc0 0x6b8 0x2b3a 0x9c65 0x6cd 0x2c80 0x9c0b 0x6dd 0x2dc5 0x9bb1 0x6ea 0x2f0b 0x9b5a 0x6ff 0x3050 0x9b01 0x715 0x3196 0x9aa6 0x72f 0x32db 0x9a4c 0x750 0x3421 0x99d8 0x730 0x3566 0x995a 0x6fb 0x36ac 0x98d4 0x6bb 0x37f1 0x985a 0x67a 0x3937 0x97f3 0x65c 0x3a7c 0x979d 0x65a 0x3bc2 0x9750 0x645 0x3d07 0x970d 0x644 0x3e4d 0x96d0 0x64a 0x3f92 0x968f 0x640 0x40d8 0x9652 0x63d 0x421d 0x9618 0x641 0x4363 0x95e4 0x64c 0x44a8 0x95b0 0x641 0x45ee 0x957e 0x646 0x4733 0x954f 0x65b 0x4879 0x951b 0x651 0x49be 0x94ed 0x654 0x4b04 0x94c2 0x660 0x4c49 0x949b 0x66a 0x4d8f 0x9474 0x67c 0x4ed4 0x944d 0x68b 0x501a 0x9426 0x68b 0x515f 0x9403 0x694 0x52a5 0x93e1 0x69a 0x53ea 0x93be 0x69a 0x552f 0x93a0 0x6b1 0x5675 0x937d 0x6c0 0x57ba 0x9354 0x6c5 0x5900 0x931b 0x6a4 0x5a45 0x92d1 0x674 0x5b8b 0x9287 0x64d 0x5cd0 0x9253 0x64d 0x5e16 0x9226 0x65e 0x5f5b 0x91f8 0x662 0x60a1 0x91c3 0x64b 0x61e6 0x9198 0x64a 0x632c 0x916f 0x64b 0x6471 0x9149 0x64e 0x65b7 0x9126 0x663 0x66fc 0x90fb 0x672 0x6842 0x90c7 0x677 0x6987 0x9082 0x660 0x6acd 0x9047 0x664 0x6c12 0x900a 0x66f 0x6d58 0x8fc5 0x67b 0x6e9d 0x8f78 0x649 0x6fe3 0x8f4b 0x63c 0x7128 0x8f42 0x65c 0x726e 0x8f35 0x666 0x73b3 0x8f28 0x67f 0x74f9 0x8f18 0x6a9 0x763e 0x8ef5 0x6fe 0x7784 0x8e49 0x6e5 0x78c9 0x8d22 0x6c2 0x7a0f 0x8b4f 0x6e3 0x7b54 0x88ae 0x72a 0x7c9a 0x8501 0x7dd 0x7ddf 0x8020 0x915>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t1 = <0x0 0xab30 0xafa 0x145 0xaaa5 0xaf7 0x28b 0xaa22 0xb08 0x3d0 0xa9a6 0xb25 0x516 0xa928 0xb25 0x65b 0xa8ae 0xb2c 0x7a1 0xa836 0xb36 0x8e6 0xa7c1 0xb41 0xa2c 0xa749 0xb3a 0xb71 0xa6ce 0xb2b 0xcb7 0xa650 0xb14 0xdfc 0xa5dc 0xb1f 0xf42 0xa567 0xb1f 0x1087 0xa4f3 0xb15 0x11cd 0xa47e 0xb14 0x1312 0xa406 0xb06 0x1458 0xa38f 0xaf9 0x159d 0xa31f 0xb02 0x16e3 0xa2ae 0xb04 0x1828 0xa23e 0xb00 0x196e 0xa1ce 0xaf6 0x1ab3 0xa161 0xaf5 0x1bf9 0xa0f5 0xafb 0x1d3e 0xa089 0xb06 0x1e84 0xa022 0xafa 0x1fc9 0x9fbd 0xaf6 0x210f 0x9f5a 0xaf7 0x2254 0x9ef6 0xaf5 0x239a 0x9e95 0xb04 0x24df 0x9e35 0xb1a 0x2625 0x9dd2 0xb31 0x276a 0x9d76 0xb47 0x28b0 0x9d1d 0xb5d 0x29f5 0x9cc7 0xb72 0x2b3a 0x9c6c 0xb70 0x2c80 0x9c0c 0xb70 0x2dc5 0x9ba7 0xb6c 0x2f0b 0x9b32 0xb41 0x3050 0x9ab1 0xaf0 0x3196 0x9a2f 0xa94 0x32db 0x99b6 0xa49 0x3421 0x994b 0xa07 0x3566 0x98ec 0x9d7 0x36ac 0x989a 0x9c0 0x37f1 0x9854 0x9bf 0x3937 0x9811 0x9bf 0x3a7c 0x97d1 0x9be 0x3bc2 0x9794 0x9b4 0x3d07 0x975a 0x9b0 0x3e4d 0x9723 0x9b0 0x3f92 0x96ef 0x9b0 0x40d8 0x96bc 0x9b0 0x421d 0x968b 0x9b8 0x4363 0x9660 0x9cf 0x44a8 0x9630 0x9cf 0x45ee 0x9605 0x9d9 0x4733 0x95de 0x9ef 0x4879 0x95b7 0x9f9 0x49be 0x9590 0xa04 0x4b04 0x956a 0xa0d 0x4c49 0x9547 0xa0d 0x4d8f 0x9525 0xa16 0x4ed4 0x9504 0xa21 0x501a 0x94e5 0xa29 0x515f 0x94c7 0xa2c 0x52a5 0x94a5 0xa2d 0x53ea 0x947e 0xa2d 0x552f 0x945c 0xa59 0x5675 0x9439 0xa77 0x57ba 0x9416 0xa8b 0x5900 0x93ef 0xa95 0x5a45 0x93cb 0xab7 0x5b8b 0x93a7 0xadd 0x5cd0 0x937c 0xaf4 0x5e16 0x9354 0xb09 0x5f5b 0x932e 0xb26 0x60a1 0x930c 0xb50 0x61e6 0x92e1 0xb7b 0x632c 0x92ac 0xba1 0x6471 0x9270 0xbc4 0x65b7 0x9233 0xbf8 0x66fc 0x91f4 0xc36 0x6842 0x91ad 0xc70 0x6987 0x9153 0xc90 0x6acd 0x9117 0xcca 0x6c12 0x90ed 0xd14 0x6d58 0x90d8 0xd6b 0x6e9d 0x90c6 0xde8 0x6fe3 0x90b1 0xe7e 0x7128 0x9094 0xf2d 0x726e 0x9042 0x101a 0x73b3 0x8f5d 0x10da 0x74f9 0x8dee 0x1198 0x763e 0x8bb4 0x12de 0x7784 0x887a 0x14f2 0x78c9 0x8351 0x1ddf 0x7a0f 0x7a8d 0x35cf 0x7b54 0x79f2 0x3776 0x7c9a 0x79f2 0x3776 0x7ddf 0x79f2 0x3776>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t2 = <0x0 0xaa3e 0x14d2 0x145 0xa995 0x14d4 0x28b 0xa8f9 0x1505 0x3d0 0xa868 0x1555 0x516 0xa7e6 0x1580 0x65b 0xa762 0x158e 0x7a1 0xa6de 0x1588 0x8e6 0xa661 0x1573 0xa2c 0xa5e7 0x1578 0xb71 0xa56d 0x156d 0xcb7 0xa4ef 0x1542 0xdfc 0xa47b 0x1538 0xf42 0xa404 0x1522 0x1087 0xa38a 0x1501 0x11cd 0xa311 0x14e0 0x1312 0xa29e 0x14c6 0x1458 0xa22d 0x14ab 0x159d 0xa1b8 0x1481 0x16e3 0xa14a 0x1478 0x1828 0xa0dd 0x1471 0x196e 0xa06d 0x145c 0x1ab3 0xa000 0x1445 0x1bf9 0x9f94 0x143a 0x1d3e 0x9f29 0x143a 0x1e84 0x9ece 0x1444 0x1fc9 0x9e6e 0x1449 0x210f 0x9e09 0x1447 0x2254 0x9d9d 0x143c 0x239a 0x9d2a 0x1429 0x24df 0x9cb9 0x1419 0x2625 0x9c52 0x1419 0x276a 0x9bf2 0x142d 0x28b0 0x9b9a 0x1447 0x29f5 0x9b4c 0x1467 0x2b3a 0x9af6 0x1466 0x2c80 0x9a9a 0x1455 0x2dc5 0x9a39 0x1432 0x2f0b 0x99c9 0x13fc 0x3050 0x9953 0x13af 0x3196 0x98da 0x135f 0x32db 0x9861 0x1320 0x3421 0x97fa 0x12f0 0x3566 0x979a 0x12c4 0x36ac 0x973f 0x129a 0x37f1 0x96f4 0x12a0 0x3937 0x96b2 0x12ab 0x3a7c 0x9675 0x12b5 0x3bc2 0x9635 0x12ab 0x3d07 0x95fc 0x12b5 0x3e4d 0x95c8 0x12c8 0x3f92 0x9594 0x12d4 0x40d8 0x9560 0x12d5 0x421d 0x952f 0x12db 0x4363 0x9504 0x12f0 0x44a8 0x94d9 0x1307 0x45ee 0x94b0 0x131d 0x4733 0x9489 0x1334 0x4879 0x9467 0x1354 0x49be 0x9441 0x1360 0x4b04 0x941b 0x1366 0x4c49 0x93f9 0x1387 0x4d8f 0x93dc 0x139f 0x4ed4 0x93c2 0x13b4 0x501a 0x93a8 0x13c9 0x515f 0x9396 0x13f1 0x52a5 0x9383 0x1418 0x53ea 0x936d 0x143a 0x552f 0x935c 0x1470 0x5675 0x9349 0x14a6 0x57ba 0x9333 0x14da 0x5900 0x9318 0x1504 0x5a45 0x92f5 0x1530 0x5b8b 0x92ce 0x155d 0x5cd0 0x92a3 0x1588 0x5e16 0x9277 0x15cc 0x5f5b 0x924d 0x1620 0x60a1 0x9227 0x1683 0x61e6 0x91f3 0x16e3 0x632c 0x91ba 0x174f 0x6471 0x917d 0x17c5 0x65b7 0x9133 0x183e 0x66fc 0x90ed 0x18c2 0x6842 0x90a5 0x1953 0x6987 0x9053 0x19f5 0x6acd 0x9004 0x1a9f 0x6c12 0x8fc7 0x1b63 0x6d58 0x8fa9 0x1c51 0x6e9d 0x8f8b 0x1d71 0x6fe3 0x8f6a 0x1eb4 0x7128 0x8f47 0x201d 0x726e 0x8f0e 0x21f7 0x73b3 0x8e62 0x23d3 0x74f9 0x8d38 0x25df 0x763e 0x8b13 0x28c8 0x7784 0x880b 0x2d90 0x78c9 0x8205 0x316a 0x7a0f 0x75de 0x31a4 0x7b54 0x7584 0x31a6 0x7c9a 0x7584 0x31a6 0x7ddf 0x7584 0x31a6>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t3 = <0x0 0xa9e1 0x186a 0x145 0xa91f 0x1868 0x28b 0xa875 0x1886 0x3d0 0xa7df 0x18bb 0x516 0xa755 0x18e6 0x65b 0xa6d4 0x1919 0x7a1 0xa655 0x1936 0x8e6 0xa5d4 0x190a 0xa2c 0xa555 0x1902 0xb71 0xa4da 0x1907 0xcb7 0xa460 0x1911 0xdfc 0xa3e8 0x18f3 0xf42 0xa373 0x18ea 0x1087 0xa303 0x18f2 0x11cd 0xa28e 0x18db 0x1312 0xa219 0x18bf 0x1458 0xa1a7 0x18a6 0x159d 0xa13a 0x18a6 0x16e3 0xa0c7 0x188c 0x1828 0xa055 0x1877 0x196e 0x9fe9 0x1877 0x1ab3 0x9f86 0x1877 0x1bf9 0x9f27 0x1881 0x1d3e 0x9ecb 0x1896 0x1e84 0x9e64 0x187f 0x1fc9 0x9df1 0x1862 0x210f 0x9d76 0x1843 0x2254 0x9cf0 0x182e 0x239a 0x9c6a 0x1841 0x24df 0x9bef 0x185f 0x2625 0x9b8b 0x1874 0x276a 0x9b33 0x1848 0x28b0 0x9adc 0x182e 0x29f5 0x9a86 0x1838 0x2b3a 0x9a27 0x1885 0x2c80 0x99be 0x1868 0x2dc5 0x994d 0x17e8 0x2f0b 0x98dd 0x16f1 0x3050 0x9873 0x1706 0x3196 0x980e 0x176b 0x32db 0x97b4 0x1760 0x3421 0x975d 0x16a3 0x3566 0x970f 0x1651 0x36ac 0x96ce 0x16de 0x37f1 0x9689 0x1755 0x3937 0x964b 0x171d 0x3a7c 0x9612 0x1660 0x3bc2 0x95da 0x16c2 0x3d07 0x95a8 0x1755 0x3e4d 0x9578 0x17a8 0x3f92 0x9543 0x16b9 0x40d8 0x9516 0x16eb 0x421d 0x94eb 0x1775 0x4363 0x94c0 0x180d 0x44a8 0x9498 0x175e 0x45ee 0x9474 0x173c 0x4733 0x9451 0x17d2 0x4879 0x942a 0x1853 0x49be 0x9409 0x1809 0x4b04 0x93eb 0x1770 0x4c49 0x93d1 0x17c5 0x4d8f 0x93be 0x188c 0x4ed4 0x93ab 0x1922 0x501a 0x9396 0x18ec 0x515f 0x9380 0x186a 0x52a5 0x936b 0x1844 0x53ea 0x9355 0x18a6 0x552f 0x9344 0x19aa 0x5675 0x932d 0x1a1a 0x57ba 0x9312 0x1a02 0x5900 0x92f0 0x194a 0x5a45 0x92d0 0x1940 0x5b8b 0x92b0 0x19ba 0x5cd0 0x9289 0x1ad2 0x5e16 0x9262 0x1b76 0x5f5b 0x9237 0x1b9d 0x60a1 0x9208 0x1b26 0x61e6 0x91c8 0x1aed 0x632c 0x9187 0x1b66 0x6471 0x9147 0x1c81 0x65b7 0x910a 0x1dbb 0x66fc 0x90bd 0x1e12 0x6842 0x906a 0x1ddf 0x6987 0x9025 0x1d68 0x6acd 0x8ffe 0x1e87 0x6c12 0x8fe2 0x2034 0x6d58 0x8fcd 0x221a 0x6e9d 0x8fa7 0x21eb 0x6fe3 0x8f7a 0x22bc 0x7128 0x8f3f 0x24e4 0x726e 0x8e55 0x27ed 0x73b3 0x8cac 0x29bb 0x74f9 0x8a4f 0x2bed 0x763e 0x86e6 0x33bc 0x7784 0x811a 0x4342 0x78c9 0x7e48 0x4b05 0x7a0f 0x7e48 0x4b05 0x7b54 0x7e48 0x4b05 0x7c9a 0x7e48 0x4b05 0x7ddf 0x7e48 0x4b05>;
		battery0_profile_t4_num = <0x64>;
		battery0_profile_t4 = <0x0 0xa959 0x4786 0x145 0xa840 0x4784 0x28b 0xa740 0x46d8 0x3d0 0xa656 0x459f 0x516 0xa586 0x4425 0x65b 0xa4c9 0x42b3 0x7a1 0xa417 0x4153 0x8e6 0xa36e 0x401a 0xa2c 0xa2d4 0x3ee9 0xb71 0xa23e 0x3dca 0xcb7 0xa1ab 0x3cc7 0xdfc 0xa129 0x3be3 0xf42 0xa0ac 0x3b0b 0x1087 0xa032 0x3a3f 0x11cd 0x9fb0 0x397b 0x1312 0x9f2e 0x38c7 0x1458 0x9ead 0x381f 0x159d 0x9e2b 0x3787 0x16e3 0x9db1 0x3702 0x1828 0x9d3b 0x3680 0x196e 0x9cca 0x35fd 0x1ab3 0x9c66 0x35ae 0x1bf9 0x9c04 0x356d 0x1d3e 0x9ba5 0x3537 0x1e84 0x9b4a 0x3501 0x1fc9 0x9af0 0x34b8 0x210f 0x9a95 0x3468 0x2254 0x9a36 0x3432 0x239a 0x99d3 0x33f3 0x24df 0x9971 0x33b1 0x2625 0x9912 0x3373 0x276a 0x98ac 0x331f 0x28b0 0x9847 0x32da 0x29f5 0x97e8 0x32ad 0x2b3a 0x978d 0x3283 0x2c80 0x9738 0x326a 0x2dc5 0x96e6 0x325d 0x2f0b 0x9699 0x3249 0x3050 0x964e 0x3224 0x3196 0x9607 0x3203 0x32db 0x95cb 0x3205 0x3421 0x9592 0x3205 0x3566 0x955a 0x3204 0x36ac 0x9521 0x3203 0x37f1 0x94fa 0x3224 0x3937 0x94d6 0x3250 0x3a7c 0x94b3 0x3283 0x3bc2 0x9495 0x32af 0x3d07 0x9477 0x32e1 0x3e4d 0x9459 0x3317 0x3f92 0x9440 0x334d 0x40d8 0x9426 0x339d 0x421d 0x940d 0x33f0 0x4363 0x93f8 0x343b 0x44a8 0x93de 0x34a4 0x45ee 0x93c9 0x3520 0x4733 0x93b7 0x35ab 0x4879 0x93a1 0x360d 0x49be 0x938c 0x3681 0x4b04 0x9376 0x3706 0x4c49 0x9361 0x379e 0x4d8f 0x9348 0x3836 0x4ed4 0x932e 0x38d0 0x501a 0x9313 0x3970 0x515f 0x92fa 0x3a26 0x52a5 0x92de 0x3ad0 0x53ea 0x92c0 0x3b68 0x552f 0x92a1 0x3c1e 0x5675 0x9281 0x3cd6 0x57ba 0x925e 0x3d90 0x5900 0x9237 0x3e52 0x5a45 0x920a 0x3f06 0x5b8b 0x91d9 0x3fbc 0x5cd0 0x91a5 0x4088 0x5e16 0x916e 0x4144 0x5f5b 0x9134 0x4209 0x60a1 0x90f8 0x42e1 0x61e6 0x90b3 0x4399 0x632c 0x906e 0x4467 0x6471 0x9029 0x454b 0x65b7 0x8ff1 0x4644 0x66fc 0x8fbc 0x4759 0x6842 0x8f8b 0x4888 0x6987 0x8f64 0x49e3 0x6acd 0x8f3a 0x4b80 0x6c12 0x8f06 0x4d4e 0x6d58 0x8ec0 0x4f54 0x6e9d 0x8e30 0x51d0 0x6fe3 0x8d48 0x54a1 0x7128 0x8bff 0x57da 0x726e 0x89de 0x5d35 0x73b3 0x873e 0x5dd5 0x74f9 0x84d0 0x5bd6 0x763e 0x84d0 0x5bd6 0x7784 0x84d0 0x5bd6 0x78c9 0x84d0 0x5bd6 0x7a0f 0x84d0 0x5bd6 0x7b54 0x84d0 0x5bd6 0x7c9a 0x84d0 0x5bd6 0x7ddf 0x84d0 0x5bd6>;
		linux,phandle = <0x77>;
		phandle = <0x77>;
	};

	mdp_rdma0@14001000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0x0 0x14001000 0x0 0x1000>;
		interrupts = <0x0 0xda 0x8>;
		clocks = <0x2c 0xd>;
		clock-names = "MDP_RDMA0";
		linux,phandle = <0x2e>;
		phandle = <0x2e>;
	};

	mdp_rdma1@14002000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0x0 0x14002000 0x0 0x1000>;
		interrupts = <0x0 0xdb 0x8>;
		linux,phandle = <0x2f>;
		phandle = <0x2f>;
	};

	mdp_rsz0@14003000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x0 0x14003000 0x0 0x1000>;
		interrupts = <0x0 0xdc 0x8>;
		clocks = <0x2c 0xf>;
		clock-names = "MDP_RSZ0";
		linux,phandle = <0x30>;
		phandle = <0x30>;
	};

	mdp_rsz1@14004000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x0 0x14004000 0x0 0x1000>;
		interrupts = <0x0 0xdd 0x8>;
		clocks = <0x2c 0x10>;
		clock-names = "MDP_RSZ1";
		linux,phandle = <0x31>;
		phandle = <0x31>;
	};

	mdp_wrot0@14005000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x0 0x14005000 0x0 0x1000>;
		interrupts = <0x0 0xdf 0x8>;
		clocks = <0x2c 0x12>;
		clock-names = "MDP_WROT0";
		linux,phandle = <0x32>;
		phandle = <0x32>;
	};

	mdp_wdma@14006000 {
		compatible = "mediatek,mdp_wdma";
		reg = <0x0 0x14006000 0x0 0x1000>;
		interrupts = <0x0 0xe0 0x8>;
		clocks = <0x2c 0x2a>;
		clock-names = "MDP_WDMA";
		linux,phandle = <0x33>;
		phandle = <0x33>;
	};

	mdp_tdshp@14007000 {
		compatible = "mediatek,mdp_tdshp";
		reg = <0x0 0x14007000 0x0 0x1000>;
		interrupts = <0x0 0xde 0x8>;
		clocks = <0x2c 0x11>;
		clock-names = "MDP_TDSHP";
		linux,phandle = <0x34>;
		phandle = <0x34>;
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		linux,phandle = <0x78>;
		phandle = <0x78>;
	};

	dispsys {
		compatible = "mediatek,dispsys";
		clocks = <0x2b 0x3 0x2c 0x1 0x2c 0x2 0x2c 0x3 0x2c 0x4 0x2c 0x5 0x2c 0x14 0x2c 0x15 0x2c 0x16 0x2c 0x17 0x2c 0x18 0x2c 0x19 0x2c 0x1a 0x2c 0x1b 0x2c 0x1c 0x2c 0x1d 0x2c 0x1e 0x2c 0x20 0x2c 0x21 0x2c 0x22 0x2c 0x23 0x2c 0x2d 0x2c 0x2e 0x2c 0x27 0x2c 0x29 0x3f 0x2 0x3f 0x16 0x15 0x36 0x3d 0x3f 0x43 0x3f 0x44 0x3f 0x5c 0x3f 0x5d 0x3f 0x5f 0x3f 0x12 0x3f 0x52 0x3f 0x53 0x3f 0x54 0x3f 0x55 0x3f 0x51>;
		clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_SMI_LARB1", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_OVL1_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_RDMA1", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_DPI_MM_CK", "MMSYS_DPI_IF_CK", "MMSYS_DBI_MM_CK", "MMSYS_DBI_IF_CK", "MMSYS_26M", "MMSYS_DISP_RSZ", "TOP_MUX_MM", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL_D3_D2", "TOP_UNIVPLL_D3_D4", "TOP_OSC_D2", "TOP_OSC_D4", "TOP_OSC_D16", "MUX_DPI0", "TVDPLL_D2", "TVDPLL_D4", "TVDPLL_D8", "TVDPLL_D16", "DPI_CK";
	};

	dsi_te {
		compatible = "mediatek, DSI_TE-eint";
		status = "okay";
		linux,phandle = <0x79>;
		phandle = <0x79>;
		interrupt-parent = <0x1b>;
		interrupts = <0x2c 0x1 0x2c 0x1>;
	};

	mhl@0 {
		compatible = "mediatek,extd_dev";
		linux,phandle = <0x7a>;
		phandle = <0x7a>;
	};

	disp_ovl0@14008000 {
		compatible = "mediatek,disp_ovl0";
		reg = <0x0 0x14008000 0x0 0x1000>;
		interrupts = <0x0 0xe1 0x8>;
	};

	disp_ovl0_2l@14009000 {
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0x0 0x14009000 0x0 0x1000>;
		interrupts = <0x0 0xe2 0x8>;
	};

	disp_ovl1_2l@1400a000 {
		compatible = "mediatek,disp_ovl1_2l";
		reg = <0x0 0x1400a000 0x0 0x1000>;
		interrupts = <0x0 0xe3 0x8>;
	};

	disp_rdma0@1400b000 {
		compatible = "mediatek,disp_rdma0";
		reg = <0x0 0x1400b000 0x0 0x1000>;
		interrupts = <0x0 0xe4 0x8>;
	};

	disp_rdma1@1400c000 {
		compatible = "mediatek,disp_rdma1";
		reg = <0x0 0x1400c000 0x0 0x1000>;
		interrupts = <0x0 0xe5 0x8>;
	};

	disp_wdma0@1400d000 {
		compatible = "mediatek,disp_wdma0";
		reg = <0x0 0x1400d000 0x0 0x1000>;
		interrupts = <0x0 0xe6 0x8>;
	};

	disp_color0@1400e000 {
		compatible = "mediatek,disp_color0";
		reg = <0x0 0x1400e000 0x0 0x1000>;
		interrupts = <0x0 0xe7 0x8>;
		clocks = <0x2c 0x1a>;
		clock-names = "MDP_COLOR";
		linux,phandle = <0x37>;
		phandle = <0x37>;
	};

	disp_ccorr0@1400f000 {
		compatible = "mediatek,disp_ccorr0";
		reg = <0x0 0x1400f000 0x0 0x1000>;
		interrupts = <0x0 0xe8 0x8>;
	};

	disp_aal0@14010000 {
		compatible = "mediatek,disp_aal0";
		reg = <0x0 0x14010000 0x0 0x1000>;
		interrupts = <0x0 0xe9 0x8>;
		aal_support = <0x1>;
		linux,phandle = <0x7b>;
		phandle = <0x7b>;
	};

	disp_gamma0@14011000 {
		compatible = "mediatek,disp_gamma0";
		reg = <0x0 0x14011000 0x0 0x1000>;
		interrupts = <0x0 0xea 0x8>;
	};

	disp_dither0@14012000 {
		compatible = "mediatek,disp_dither0";
		reg = <0x0 0x14012000 0x0 0x1000>;
		interrupts = <0x0 0xeb 0x8>;
	};

	disp_split@14013000 {
		compatible = "mediatek,disp_split";
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	dsi0@14014000 {
		compatible = "mediatek,dsi0";
		reg = <0x0 0x14014000 0x0 0x1000>;
		interrupts = <0x0 0xec 0x8>;
	};

	dpi0@14015000 {
		compatible = "mediatek,dpi0";
		reg = <0x0 0x14015000 0x0 0x1000>;
		interrupts = <0x0 0xed 0x8>;
	};

	disp_mutex@14016000 {
		compatible = "mediatek,disp_mutex";
		reg = <0x0 0x14016000 0x0 0x1000>;
		interrupts = <0x0 0xd9 0x8>;
		linux,phandle = <0x2d>;
		phandle = <0x2d>;
	};

	smi_larb0@14017000 {
		compatible = "mediatek,smi_larb0";
		reg = <0x0 0x14017000 0x0 0x1000>;
		interrupts = <0x0 0xf0 0x8>;
		clocks = <0x2b 0x3 0x2c 0x2>;
		clock-names = "mtcmos-mm", "mm-larb0";
		linux,phandle = <0x3c>;
		phandle = <0x3c>;
	};

	smi_common@14019000 {
		compatible = "mediatek,smi_common";
		reg = <0x0 0x14019000 0x0 0x1000>;
		larbs = <0x3c 0x41 0x42 0x43 0x44 0x45 0x46>;
		mmsys_config = <0x2c>;
		clocks = <0x2b 0x3 0x2c 0x4 0x2c 0x5 0x2c 0x1 0x3f 0x2 0x3f 0x3 0x3f 0x23 0x3f 0x2c 0x3f 0x2d 0x3f 0x6f 0x3f 0x70 0x3f 0x40>;
		clock-names = "mtcmos-mm", "smi-common-gals-comm0", "smi-common-gals-comm1", "smi-common", "MMDVFS_CLK_MUX_TOP_MM_SEL", "MMDVFS_CLK_MUX_TOP_CAM_SEL", "MMDVFS_CLK_MUX_TOP_IMG_SEL", "mmdvfs_clk_syspll_d2_ck", "mmdvfs_clk_syspll_d3_ck", "mmdvfs_clk_mmpll_d6_ck", "mmdvfs_clk_mmpll_d7_ck", "mmdvfs_clk_univpll_d2_d2_ck";
	};

	mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs_pmqos";
		mm_step0 = <0x1c2 0x1 0x0 0x6>;
		mm_step1 = <0x138 0x1 0x0 0x7>;
		cam_step0 = <0x222 0x1 0x1 0x3>;
		cam_step1 = <0x16c 0x1 0x1 0x4>;
		img_step0 = <0x20d 0x1 0x2 0x5>;
		img_step1 = <0x16c 0x1 0x2 0x4>;
		vopp_steps = <0x0 0x1>;
		disp_freq = "mm_step0", "mm_step1";
		mdp_freq = "mm_step0", "mm_step1";
		cam_freq = "cam_step0", "cam_step1";
		img_freq = "img_step0", "img_step1";
		vdec_freq = "mm_step0", "mm_step1";
		venc_freq = "mm_step0", "mm_step1";
		clocks = <0x3f 0x2 0x3f 0x3 0x3f 0x23 0x3f 0x2c 0x3f 0x2d 0x3f 0x6f 0x3f 0x70 0x3f 0x40>;
		clock-names = "mmdvfs_clk_mux_top_mm_sel", "mmdvfs_clk_mux_top_cam_sel", "mmdvfs_clk_mux_top_img_sel", "mmdvfs_clk_syspll_d2_ck", "mmdvfs_clk_syspll_d3_ck", "mmdvfs_clk_mmpll_d6_ck", "mmdvfs_clk_mmpll_d7_ck", "mmdvfs_clk_univpll_d2_d2_ck";
	};

	disp_rsz@1401a000 {
		compatible = "mediatek,disp_rsz";
		reg = <0x0 0x1401a000 0x0 0x1000>;
		interrupts = <0x0 0xf1 0x8>;
	};

	mdp_aal@1401b000 {
		compatible = "mediatek,mdp_aal";
		reg = <0x0 0x1401b000 0x0 0x1000>;
		interrupts = <0x0 0xf2 0x8>;
		clocks = <0x2c 0x2b>;
		clock-names = "MDP_AAL";
		linux,phandle = <0x35>;
		phandle = <0x35>;
	};

	mdp_ccorr@1401c000 {
		compatible = "mediatek,mdp_ccorr";
		reg = <0x0 0x1401c000 0x0 0x1000>;
		interrupts = <0x0 0xf3 0x8>;
		clocks = <0x2c 0x2c>;
		clock-names = "MDP_CCORR";
		linux,phandle = <0x36>;
		phandle = <0x36>;
	};

	dbi@1401d000 {
		compatible = "mediatek,dbi";
		reg = <0x0 0x1401d000 0x0 0x1000>;
		interrupts = <0x0 0xf4 0x8>;
	};

	i2c@1401e000 {
		compatible = "mediatek,i2c";
		reg = <0x0 0x1401e000 0x0 0x1000>;
	};

	dsi1@1401f000 {
		compatible = "mediatek,dsi1";
		reg = <0x0 0x1401f000 0x0 0x1000>;
	};

	mdp_wrot1@14020000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x0 0x14020000 0x0 0x1000>;
	};

	vdec_gcon@16000000 {
		compatible = "mediatek,vdec_gcon", "syscon";
		reg = <0x0 0x16000000 0x0 0x1000>;
		clocks = <0x2b 0x3 0x2b 0xd 0x2b 0x6 0x47 0x1 0x48 0x2>;
		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_CG_VDEC", "MT_CG_VENC";
		#clock-cells = <0x1>;
		linux,phandle = <0x47>;
		phandle = <0x47>;
	};

	smi_larb1@16010000 {
		compatible = "mediatek,smi_larb1";
		reg = <0x0 0x16010000 0x0 0x1000>;
		interrupts = <0x0 0x127 0x8>;
		clocks = <0x2b 0xd 0x47 0x1 0x47 0x2>;
		clock-names = "mtcmos-vde", "vdec-vdec", "vdec-larb1";
		linux,phandle = <0x41>;
		phandle = <0x41>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0x0 0x16020000 0x0 0x10000>;
		interrupts = <0x0 0xfa 0x8>;
	};

	vdtop@16020000 {
		compatible = "mediatek,vdtop";
		reg = <0x0 0x16020000 0x0 0x1000>;
	};

	vld@16021000 {
		compatible = "mediatek,vld";
		reg = <0x0 0x16021000 0x0 0x1000>;
	};

	vld_top@16021800 {
		compatible = "mediatek,vld_top";
		reg = <0x0 0x16021800 0x0 0x1000>;
	};

	mc@16022000 {
		compatible = "mediatek,mc";
		reg = <0x0 0x16022000 0x0 0x1000>;
	};

	avc_vld@16023000 {
		compatible = "mediatek,avc_vld";
		reg = <0x0 0x16023000 0x0 0x1000>;
	};

	avc_mv@16024000 {
		compatible = "mediatek,avc_mv";
		reg = <0x0 0x16024000 0x0 0x1000>;
	};

	vdec_pp@16025000 {
		compatible = "mediatek,vdec_pp";
		reg = <0x0 0x16025000 0x0 0x1000>;
	};

	hevc_vld@16028000 {
		compatible = "mediatek,hevc_vld";
		reg = <0x0 0x16028000 0x0 0x1000>;
	};

	vp8_vld@16026800 {
		compatible = "mediatek,vp8_vld";
		reg = <0x0 0x16026800 0x0 0x1000>;
	};

	vp6@16027000 {
		compatible = "mediatek,vp6";
		reg = <0x0 0x16027000 0x0 0x1000>;
	};

	vld2@16027800 {
		compatible = "mediatek,vld2";
		reg = <0x0 0x16027800 0x0 0x1000>;
	};

	mc_vmmu@16028000 {
		compatible = "mediatek,mc_vmmu";
		reg = <0x0 0x16028000 0x0 0x1000>;
	};

	pp_vmmu@16029000 {
		compatible = "mediatek,pp_vmmu";
		reg = <0x0 0x16029000 0x0 0x1000>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon", "syscon";
		reg = <0x0 0x17000000 0x0 0x1000>;
		#clock-cells = <0x1>;
		linux,phandle = <0x48>;
		phandle = <0x48>;
	};

	smi_larb4@17010000 {
		compatible = "mediatek,smi_larb4";
		reg = <0x0 0x17010000 0x0 0x1000>;
		interrupts = <0x0 0xf8 0x8>;
		clocks = <0x2b 0x6 0x48 0x1 0x48 0x2 0x48 0x3>;
		clock-names = "mtcmos-ven", "venc-larb4", "venc-venc", "venc-jpgenc";
		linux,phandle = <0x44>;
		phandle = <0x44>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x0 0x17020000 0x0 0x1000>;
		interrupts = <0x0 0xf7 0x8>;
		linux,phandle = <0x38>;
		phandle = <0x38>;
	};

	venc_jpg@17030000 {
		compatible = "mediatek,venc_jpg";
		reg = <0x0 0x17030000 0x0 0x1000>;
		interrupts = <0x0 0xf9 0x8>;
		clocks = <0x48 0x3>;
		clock-names = "MT_CG_VENC_JPGENC";
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17040000 0x0 0x1000>;
	};

	mjc_config@12000000 {
		compatible = "mediatek,mjc_config";
		reg = <0x0 0x12000000 0x0 0x1000>;
	};

	mjc_top@12001000 {
		compatible = "mediatek,mjc_top";
		reg = <0x0 0x12001000 0x0 0x1000>;
	};

	imgsys1_dfp@1502e000 {
		compatible = "mediatek,imgsys1_dfp";
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	imgsys@15020000 {
		compatible = "mediatek,imgsys", "syscon";
		reg = <0x0 0x15020000 0x0 0x1000>;
		#clock-cells = <0x1>;
		clocks = <0x49 0xa 0x49 0x8>;
		clock-names = "DIP_CG_IMG_LARB5", "DIP_CG_IMG_DIP";
		linux,phandle = <0x49>;
		phandle = <0x49>;
	};

	imgsyscq@15020000 {
		compatible = "mediatek,imgsyscq";
		reg = <0x0 0x15020000 0x0 0x10>;
	};

	smi_larb2@1502f000 {
		compatible = "mediatek,smi_larb2";
		reg = <0x0 0x1502f000 0x0 0x1000>;
		interrupts = <0x0 0x107 0x8>;
		clocks = <0x2b 0x5 0x2c 0xa 0x49 0x9>;
		clock-names = "mtcmos-isp", "gals-ipu2mm", "img-larb2";
		linux,phandle = <0x42>;
		phandle = <0x42>;
	};

	smi_larb5@15021000 {
		compatible = "mediatek,smi_larb5";
		reg = <0x0 0x15021000 0x0 0x1000>;
		interrupts = <0x0 0x10b 0x8>;
		clocks = <0x2b 0x5 0x2c 0x8 0x49 0xa>;
		clock-names = "mtcmos-isp", "gals-img2mm", "img-larb5";
		linux,phandle = <0x45>;
		phandle = <0x45>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		reg = <0x0 0x15022000 0x0 0x6000>;
		interrupts = <0x0 0x10c 0x8>;
	};

	dip2@15023000 {
		compatible = "mediatek,dip2";
		reg = <0x0 0x15023000 0x0 0x1000>;
	};

	dip3@15024000 {
		compatible = "mediatek,dip3";
		reg = <0x0 0x15024000 0x0 0x1000>;
	};

	dip4@15025000 {
		compatible = "mediatek,dip4";
		reg = <0x0 0x15025000 0x0 0x1000>;
	};

	dip5@15026000 {
		compatible = "mediatek,dip5";
		reg = <0x0 0x15026000 0x0 0x1000>;
	};

	dip6@15027000 {
		compatible = "mediatek,dip6";
		reg = <0x0 0x15027000 0x0 0x1000>;
	};

	dpe@15028000 {
		compatible = "mediatek,dpe";
		reg = <0x0 0x15028000 0x0 0x1000>;
		interrupts = <0x0 0x10e 0x8>;
		clocks = <0x49 0x6>;
		clock-names = "DPE_CG_IMG_DPE";
	};

	dpe_dma@15028000 {
		compatible = "mediatek,dpe_dma";
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	rsc@15029000 {
		compatible = "mediatek,rsc";
		reg = <0x0 0x15029000 0x0 0x1000>;
		interrupts = <0x0 0x10f 0x8>;
		clocks = <0x49 0x5>;
		clock-names = "RSC_CLK_IMG_RSC";
	};

	wpe_a@1502a000 {
		compatible = "mediatek,wpe_a";
		reg = <0x0 0x1502a000 0x0 0x1000>;
		interrupts = <0x0 0x111 0x8>;
		clocks = <0x49 0x3>;
		clock-names = "WPE_CLK_IMG_WPE_A";
	};

	wpe_b@1502d000 {
		compatible = "mediatek,wpe_b";
		reg = <0x0 0x1502d000 0x0 0x1000>;
		interrupts = <0x0 0x112 0x8>;
		clocks = <0x49 0x2>;
		clock-names = "WPE_CLK_IMG_WPE_B";
	};

	fdvt@1502b000 {
		compatible = "mediatek,fdvt";
		reg = <0x0 0x1502b000 0x0 0x1000>;
		interrupts = <0x0 0x10d 0x8>;
		clocks = <0x49 0x7>;
		clock-names = "FD_CLK_IMG_FDVT";
	};

	fdvt_dma@1502b000 {
		compatible = "mediatek,fdvt_dma";
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	mfb@1502e000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x1502e000 0x0 0x1000>;
		interrupts = <0x0 0x114 0x8>;
		clocks = <0x49 0x4>;
		clock-names = "MFB_CLK_IMG_MFB";
	};

	tsf@1a0a1000 {
		compatible = "mediatek,tsf";
		reg = <0x0 0x1a0a1000 0x0 0x1000>;
		interrupts = <0x0 0x109 0x8>;
		clocks = <0x4a 0x9>;
		clock-names = "TSF_CAMSYS_TSF_CGPDN";
	};

	owe@1502c000 {
		compatible = "mediatek,owe";
		reg = <0x0 0x1502c000 0x0 0x1000>;
		interrupts = <0x0 0x115 0x8>;
		clocks = <0x49 0x1>;
		clock-names = "OWE_CLK_IMG_OWE";
	};

	owe_dma@1502c000 {
		compatible = "mediatek,owe_dma";
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	eaf@1502d000 {
		compatible = "mediatek,eaf";
		reg = <0x0 0x1502d000 0x0 0x1000>;
	};

	imgsys1_vad@1502e000 {
		compatible = "mediatek,imgsys1_vad";
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	camsys@1a000000 {
		compatible = "mediatek,camsys", "syscon";
		reg = <0x0 0x1a000000 0x0 0x1000>;
		#clock-cells = <0x1>;
		clocks = <0x2b 0x3 0x2b 0x5 0x2b 0x9 0x4a 0x3 0x4a 0x4 0x4a 0x6 0x4a 0x7 0x4a 0x8>;
		clock-names = "ISP_SCP_SYS_DIS", "ISP_SCP_SYS_ISP", "ISP_SCP_SYS_CAM", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN";
		linux,phandle = <0x4a>;
		phandle = <0x4a>;
	};

	ipu_conn@19000000 {
		compatible = "mediatek,ipu_conn", "syscon";
		reg = <0x0 0x19000000 0x0 0x1000>;
		#clock-cells = <0x1>;
		linux,phandle = <0x4d>;
		phandle = <0x4d>;
	};

	ipu_adl@19010000 {
		compatible = "mediatek,ipu_adl", "syscon";
		reg = <0x0 0x19010000 0x0 0x1000>;
		#clock-cells = <0x1>;
		linux,phandle = <0x7c>;
		phandle = <0x7c>;
	};

	ipu0@19180000 {
		compatible = "mediatek,ipu0", "syscon";
		reg = <0x0 0x19180000 0x0 0x1000>;
		interrupts = <0x0 0x124 0x8>;
		#clock-cells = <0x1>;
		linux,phandle = <0x4b>;
		phandle = <0x4b>;
	};

	ipu1@19280000 {
		compatible = "mediatek,ipu1", "syscon";
		reg = <0x0 0x19280000 0x0 0x1000>;
		interrupts = <0x0 0x125 0x8>;
		#clock-cells = <0x1>;
		linux,phandle = <0x4c>;
		phandle = <0x4c>;
	};

	vpu_core0@0x19100000 {
		compatible = "mediatek,vpu_core0";
		reg = <0x0 0x19100000 0x0 0x94000>;
		interrupts = <0x0 0x124 0x8>;
		clocks = <0x3f 0x24 0x3f 0x25 0x3f 0x26 0x3f 0x27 0x4b 0x1 0x4b 0x2 0x4b 0x3 0x4c 0x1 0x4c 0x2 0x4c 0x3 0x4d 0x1 0x4d 0x7 0x4d 0x8 0x4d 0x9 0x4d 0xa 0x4d 0xb 0x4d 0xc 0x4d 0xd 0x4d 0xe 0x4d 0xf 0x4d 0x1 0x4d 0x2 0x4d 0x3 0x4d 0x4 0x4d 0x5 0x4d 0x6 0x3f 0x6f 0x3f 0x70 0x3f 0x3d 0x3f 0x2d 0x3f 0x40 0x3f 0x30 0x3f 0x43 0x3f 0x34 0x2c 0xa 0x2c 0x7 0x2c 0x5 0x2c 0x4 0x2c 0x1 0x2b 0x3 0x2b 0xe 0x2b 0xf 0x2b 0x10 0x2b 0x11 0x2b 0x12>;
		clock-names = "clk_top_dsp_sel", "clk_top_dsp1_sel", "clk_top_dsp2_sel", "clk_top_ipu_if_sel", "clk_ipu_core0_jtag_cg", "clk_ipu_core0_axi_m_cg", "clk_ipu_core0_ipu_cg", "clk_ipu_core1_jtag_cg", "clk_ipu_core1_axi_m_cg", "clk_ipu_core1_ipu_cg", "clk_ipu_adl_cabgen", "clk_ipu_conn_dap_rx_cg", "clk_ipu_conn_apb2axi_cg", "clk_ipu_conn_apb2ahb_cg", "clk_ipu_conn_ipu_cab1to2", "clk_ipu_conn_ipu1_cab1to2", "clk_ipu_conn_ipu2_cab1to2", "clk_ipu_conn_cab3to3", "clk_ipu_conn_cab2to1", "clk_ipu_conn_cab3to1_slice", "clk_ipu_conn_ipu_cg", "clk_ipu_conn_ahb_cg", "clk_ipu_conn_axi_cg", "clk_ipu_conn_isp_cg", "clk_ipu_conn_cam_adl_cg", "clk_ipu_conn_img_adl_cg", "clk_top_mmpll_d6", "clk_top_mmpll_d7", "clk_top_univpll_d3", "clk_top_syspll_d3", "clk_top_univpll_d2_d2", "clk_top_syspll_d2_d2", "clk_top_univpll_d3_d2", "clk_top_syspll_d3_d2", "clk_mmsys_gals_ipu2mm", "clk_mmsys_gals_ipu12mm", "clk_mmsys_gals_comm1", "clk_mmsys_gals_comm0", "clk_mmsys_smi_common", "mtcmos_dis", "mtcmos_vpu_top", "mtcmos_vpu_core0_dormant", "mtcmos_vpu_core0_shutdown", "mtcmos_vpu_core1_dormant", "mtcmos_vpu_core1_shutdown";
	};

	vpu_core1@0x19200000 {
		compatible = "mediatek,vpu_core1";
		reg = <0x0 0x19200000 0x0 0x94000>;
		interrupts = <0x0 0x125 0x8>;
	};

	smi_larb3@1a002000 {
		compatible = "mediatek,smi_larb3";
		reg = <0x0 0x1a002000 0x0 0x1000>;
		clocks = <0x2b 0x9 0x2c 0x7 0x4a 0xa>;
		clock-names = "mtcmos-cam", "gals-ipu12mm", "cam-larb3";
		linux,phandle = <0x43>;
		phandle = <0x43>;
	};

	smi_larb6@1a001000 {
		compatible = "mediatek,smi_larb6";
		reg = <0x0 0x1a001000 0x0 0x1000>;
		clocks = <0x2b 0x9 0x2c 0x9 0x4a 0x1>;
		clock-names = "mtcmos-cam", "gals-cam2mm", "cam-larb6";
		linux,phandle = <0x46>;
		phandle = <0x46>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		reg = <0x0 0x1a003000 0x0 0x1000>;
		interrupts = <0x0 0xfd 0x8>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		reg = <0x0 0x1a004000 0x0 0x2000>;
		interrupts = <0x0 0xfe 0x8>;
	};

	cam3@1a006000 {
		compatible = "mediatek,cam3";
		reg = <0x0 0x1a006000 0x0 0x2000>;
		interrupts = <0x0 0xff 0x8>;
	};

	cam4@1a008000 {
		compatible = "mediatek,cam4";
		reg = <0x0 0x1a008000 0x0 0x2000>;
		interrupts = <0x0 0x100 0x8>;
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		reg = <0x0 0x1a050000 0x0 0x1000>;
		interrupts = <0x0 0x102 0x8>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		reg = <0x0 0x1a051000 0x0 0x1000>;
		interrupts = <0x0 0x103 0x8>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		reg = <0x0 0x1a052000 0x0 0x1000>;
		interrupts = <0x0 0x104 0x8>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		reg = <0x0 0x1a053000 0x0 0x1000>;
		interrupts = <0x0 0x105 0x8>;
	};

	camsv5@1a054000 {
		compatible = "mediatek,camsv5";
		reg = <0x0 0x1a054000 0x0 0x1000>;
	};

	camsv6@1a055000 {
		compatible = "mediatek,camsv6";
		reg = <0x0 0x1a055000 0x0 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a041000 0x0 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a042000 0x0 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a043000 0x0 0x1000>;
	};

	seninf5@1a044000 {
		compatible = "mediatek,seninf5";
		reg = <0x0 0x1a044000 0x0 0x1000>;
	};

	seninf6@1a045000 {
		compatible = "mediatek,seninf6";
		reg = <0x0 0x1a045000 0x0 0x1000>;
	};

	seninf7@1a046000 {
		compatible = "mediatek,seninf7";
		reg = <0x0 0x1a046000 0x0 0x1000>;
	};

	seninf8@1a047000 {
		compatible = "mediatek,seninf8";
		reg = <0x0 0x1a047000 0x0 0x1000>;
	};

	seninf_top@1a040000 {
		compatible = "mediatek,seninf_top";
		reg = <0x0 0x1a040000 0x0 0x1000>;
		clocks = <0x2b 0x3 0x2b 0x9 0x4a 0x5 0x3f 0x1c 0x3f 0x5 0x3f 0x1e 0x3f 0x28 0x3f 0x29 0x3d 0x3f 0x65 0x3f 0x45 0x3f 0x64 0x3f 0x60 0x3f 0x66 0x3f 0x67>;
		clock-names = "SCP_SYS_DIS", "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D3_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
	};

	kd_camera_hw1@1a040000 {
		compatible = "mediatek,imgsensor";
		linux,phandle = <0x7d>;
		phandle = <0x7d>;
		pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam0_pnd0", "cam0_pnd1", "cam1_rst0", "cam1_rst1", "cam1_pnd0", "cam1_pnd1", "cam2_rst0", "cam2_rst1", "cam2_pnd0", "cam2_pnd1", "cam_ldo_vcamd_0", "cam_ldo_vcamd_1", "cam_ldo_main2_vcamd_0", "cam_ldo_main2_vcamd_1", "cam_ldo_main2_vcama_0", "cam_ldo_main2_vcama_1", "cam0_mclk_off", "cam0_mclk_on", "cam1_mclk_off", "cam1_mclk_on", "cam2_mclk_off", "cam2_mclk_on";
		pinctrl-0 = <0xea>;
		pinctrl-1 = <0xeb>;
		pinctrl-2 = <0xec>;
		pinctrl-3 = <0xed>;
		pinctrl-4 = <0xee>;
		pinctrl-5 = <0xef>;
		pinctrl-6 = <0xf0>;
		pinctrl-7 = <0xf1>;
		pinctrl-8 = <0xf2>;
		pinctrl-9 = <0xf3>;
		pinctrl-10 = <0xf4>;
		pinctrl-11 = <0xf5>;
		pinctrl-12 = <0xf6>;
		pinctrl-13 = <0xf7>;
		pinctrl-14 = <0xf8>;
		pinctrl-15 = <0xf9>;
		pinctrl-16 = <0xfa>;
		pinctrl-17 = <0xfb>;
		pinctrl-18 = <0xfc>;
		pinctrl-19 = <0xfd>;
		pinctrl-20 = <0xfe>;
		pinctrl-21 = <0xff>;
		pinctrl-22 = <0x100>;
		pinctrl-23 = <0x101>;
		pinctrl-24 = <0x102>;
		status = "okay";
		vcama_sub-supply = <0xb8>;
		vcamd_sub-supply = <0xac>;
		vcamio-supply = <0xab>;
		vcamio_sub-supply = <0xab>;
		vcamio_main2-supply = <0xab>;
		vcama-supply = <0xbf>;
		vcamaf_sub-supply = <0xbf>;
		vcamaf_main2-supply = <0xbf>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		linux,phandle = <0x7e>;
		phandle = <0x7e>;
	};

	flashlights_lm3642 {
		compatible = "mediatek,flashlights_lm3642";
		decouple = <0x1>;
		linux,phandle = <0x7f>;
		phandle = <0x7f>;

		channel@1 {
			type = <0x1>;
			ct = <0x0>;
			part = <0x0>;
		};
	};

	flashlights_ha7109 {
		compatible = "mediatek,flashlights_ha7109";
		decouple = <0x1>;
		linux,phandle = <0x80>;
		phandle = <0x80>;

		channel@1 {
			type = <0x1>;
			ct = <0x1>;
			part = <0x0>;
		};
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		decouple = <0x1>;
		linux,phandle = <0x81>;
		phandle = <0x81>;

		channel@1 {
			type = <0x0>;
			ct = <0x0>;
			part = <0x0>;
		};

		channel@2 {
			type = <0x0>;
			ct = <0x1>;
			part = <0x0>;
		};
	};

	ccu@1a0a0000 {
		compatible = "mediatek,ccu";
		reg = <0x0 0x1a0a1000 0x0 0x1000>;
		interrupts = <0x0 0x108 0x8>;
		clocks = <0x4a 0x9 0x2c 0x6>;
		clock-names = "CCU_CLK_CAM_CCU", "CCU_CLK_MMSYS_CCU";
	};

	alc@60000000 {
		compatible = "mediatek,alc";
		reg = <0x0 0x60000000 0x0 0x1000>;
	};

	md_config@80000000 {
		compatible = "mediatek,md_config";
		reg = <0x0 0x80000000 0x0 0x1000>;
	};

	md_uart0@80010000 {
		compatible = "mediatek,md_uart0";
		reg = <0x0 0x80010000 0x0 0x1000>;
	};

	md_p_dma@80020000 {
		compatible = "mediatek,md_p_dma";
		reg = <0x0 0x80020000 0x0 0x1000>;
	};

	md_gpt@80030000 {
		compatible = "mediatek,md_gpt";
		reg = <0x0 0x80030000 0x0 0x1000>;
	};

	simif1@80040000 {
		compatible = "mediatek,simif1";
		reg = <0x0 0x80040000 0x0 0x1000>;
	};

	simif2@80050000 {
		compatible = "mediatek,simif2";
		reg = <0x0 0x80050000 0x0 0x1000>;
	};

	md_peri_misc@80060000 {
		compatible = "mediatek,md_peri_misc";
		reg = <0x0 0x80060000 0x0 0x1000>;
	};

	md_cirq@f0070000 {
		compatible = "mediatek,md_cirq";
		reg = <0x0 0xf0070000 0x0 0x1000>;
	};

	md_debug1@80080000 {
		compatible = "mediatek,md_debug1";
		reg = <0x0 0x80080000 0x0 0x1000>;
	};

	md_debug2@80090000 {
		compatible = "mediatek,md_debug2";
		reg = <0x0 0x80090000 0x0 0x1000>;
	};

	md_debug3@800a0000 {
		compatible = "mediatek,md_debug3";
		reg = <0x0 0x800a0000 0x0 0x1000>;
	};

	mdpar_dbgmon@800b0000 {
		compatible = "mediatek,mdpar_dbgmon";
		reg = <0x0 0x800b0000 0x0 0x1000>;
	};

	md_peri_clk_ctl@800c0000 {
		compatible = "mediatek,md_peri_clk_ctl";
		reg = <0x0 0x800c0000 0x0 0x1000>;
	};

	md_topsm@f00d0000 {
		compatible = "mediatek,md_topsm";
		reg = <0x0 0xf00d0000 0x0 0x1000>;
	};

	md_ost@f00e0000 {
		compatible = "mediatek,md_ost";
		reg = <0x0 0xf00e0000 0x0 0x1000>;
	};

	md_rgu@f00f0000 {
		compatible = "mediatek,md_rgu";
		reg = <0x0 0xf00f0000 0x0 0x1000>;
		interrupts = <0x0 0x11b 0x2>;
	};

	md_i2c@80100000 {
		compatible = "mediatek,md_i2c";
		reg = <0x0 0x80100000 0x0 0x1000>;
	};

	md_eint@80110000 {
		compatible = "mediatek,md_eint";
		reg = <0x0 0x80110000 0x0 0x1000>;
	};

	md_clkctl@80120000 {
		compatible = "mediatek,md_clkctl";
		reg = <0x0 0x80120000 0x0 0x1000>;
	};

	md_global_con_dcm@80130000 {
		compatible = "mediatek,md_global_con_dcm";
		reg = <0x0 0x80130000 0x0 0x1000>;
	};

	md_pll_mixedsys@80140000 {
		compatible = "mediatek,md_pll_mixedsys";
		reg = <0x0 0x80140000 0x0 0x1000>;
	};

	md_clksw@80150000 {
		compatible = "mediatek,md_clksw";
		reg = <0x0 0x80150000 0x0 0x1000>;
	};

	a7_ost@f0160000 {
		compatible = "mediatek,a7_ost";
		reg = <0x0 0xf0160000 0x0 0x1000>;
	};

	md_lite_gpt@80170000 {
		compatible = "mediatek,md_lite_gpt";
		reg = <0x0 0x80170000 0x0 0x1000>;
	};

	mdperi_mbist_config@801a0000 {
		compatible = "mediatek,mdperi_mbist_config";
		reg = <0x0 0x801a0000 0x0 0x1000>;
	};

	md_sdf_top@801b0000 {
		compatible = "mediatek,md_sdf_top";
		reg = <0x0 0x801b0000 0x0 0x1000>;
	};

	psmcu_misc@80200000 {
		compatible = "mediatek,psmcu_misc";
		reg = <0x0 0x80200000 0x0 0x1000>;
	};

	psmcu_busmon@80210000 {
		compatible = "mediatek,psmcu_busmon";
		reg = <0x0 0x80210000 0x0 0x1000>;
	};

	md_pcm@80220000 {
		compatible = "mediatek,md_pcm";
		reg = <0x0 0x80220000 0x0 0x1000>;
	};

	psmcu_mbist_config@80240000 {
		compatible = "mediatek,psmcu_mbist_config";
		reg = <0x0 0x80240000 0x0 0x1000>;
	};

	md_elm@80250000 {
		compatible = "mediatek,md_elm";
		reg = <0x0 0x80250000 0x0 0x1000>;
	};

	md_abm@80260000 {
		compatible = "mediatek,md_abm";
		reg = <0x0 0x80260000 0x0 0x1000>;
	};

	md_soe@80310000 {
		compatible = "mediatek,md_soe";
		reg = <0x0 0x80310000 0x0 0x1000>;
		interrupts = <0x0 0x11e 0x8>;
	};

	md_infra_busmon@80320000 {
		compatible = "mediatek,md_infra_busmon";
		reg = <0x0 0x80320000 0x0 0x1000>;
	};

	md_uart1@80330000 {
		compatible = "mediatek,md_uart1";
		reg = <0x0 0x80330000 0x0 0x1000>;
	};

	md_uart2@80340000 {
		compatible = "mediatek,md_uart2";
		reg = <0x0 0x80340000 0x0 0x1000>;
	};

	mdinfra_mbist_config@80350000 {
		compatible = "mediatek,mdinfra_mbist_config";
		reg = <0x0 0x80350000 0x0 0x1000>;
	};

	mdsys_mbist_config@80360000 {
		compatible = "mediatek,mdsys_mbist_config";
		reg = <0x0 0x80360000 0x0 0x1000>;
	};

	mdsmicfg@803a0000 {
		compatible = "mediatek,mdsmicfg";
		reg = <0x0 0x803a0000 0x0 0x1000>;
	};

	mdinfra_misc@803b0000 {
		compatible = "mediatek,mdinfra_misc";
		reg = <0x0 0x803b0000 0x0 0x1000>;
	};

	md_bus_recoder@803c0000 {
		compatible = "mediatek,md_bus_recoder";
		reg = <0x0 0x803c0000 0x0 0x1000>;
	};

	md_ppc_top@803d0000 {
		compatible = "mediatek,md_ppc_top";
		reg = <0x0 0x803d0000 0x0 0x1000>;
	};

	a7_wdt@f0400000 {
		compatible = "mediatek,a7_wdt";
		reg = <0x0 0xf0400000 0x0 0x1000>;
	};

	a7_mbist_config@f0410000 {
		compatible = "mediatek,a7_mbist_config";
		reg = <0x0 0xf0410000 0x0 0x1000>;
	};

	a7_cirq@f0420000 {
		compatible = "mediatek,a7_cirq";
		reg = <0x0 0xf0420000 0x0 0x1000>;
	};

	pf_bsi_apb1@80200000 {
		compatible = "mediatek,pf_bsi_apb1";
		reg = <0x0 0x80200000 0x0 0x1000>;
	};

	pf_bsi_apb2@80201000 {
		compatible = "mediatek,pf_bsi_apb2";
		reg = <0x0 0x80201000 0x0 0x1000>;
	};

	rfic1_bsispi@80202000 {
		compatible = "mediatek,rfic1_bsispi";
		reg = <0x0 0x80202000 0x0 0x1000>;
	};

	rfic2_bsispi@80203000 {
		compatible = "mediatek,rfic2_bsispi";
		reg = <0x0 0x80203000 0x0 0x1000>;
	};

	mipi0_bsispi@80205000 {
		compatible = "mediatek,mipi0_bsispi";
		reg = <0x0 0x80205000 0x0 0x1000>;
	};

	mipi1_bsispi@80206000 {
		compatible = "mediatek,mipi1_bsispi";
		reg = <0x0 0x80206000 0x0 0x1000>;
	};

	idc_suart@80207000 {
		compatible = "mediatek,idc_suart";
		reg = <0x0 0x80207000 0x0 0x1000>;
	};

	mdm_psys_misc@8020d000 {
		compatible = "mediatek,mdm_psys_misc";
		reg = <0x0 0x8020d000 0x0 0x1000>;
	};

	mdm_psys_mbistcon@8020e000 {
		compatible = "mediatek,mdm_psys_mbistcon";
		reg = <0x0 0x8020e000 0x0 0x1000>;
	};

	md1_abb_mixedsys@8020c000 {
		compatible = "mediatek,md1_abb_mixedsys";
		reg = <0x0 0x8020c000 0x0 0x1000>;
	};

	md2_abb_mixedsys@8020c000 {
		compatible = "mediatek,md2_abb_mixedsys";
		reg = <0x0 0x8020c000 0x0 0x1000>;
	};

	idma@82000000 {
		compatible = "mediatek,idma";
		reg = <0x0 0x82000000 0x0 0x1000>;
	};

	ahb2dspio@82800000 {
		compatible = "mediatek,ahb2dspio";
		reg = <0x0 0x82800000 0x0 0x1000>;
	};

	md2g_confg@82c00000 {
		compatible = "mediatek,md2g_confg";
		reg = <0x0 0x82c00000 0x0 0x1000>;
	};

	apc@82c30000 {
		compatible = "mediatek,apc";
		reg = <0x0 0x82c30000 0x0 0x1000>;
	};

	csd_acc@82c70000 {
		compatible = "mediatek,csd_acc";
		reg = <0x0 0x82c70000 0x0 0x1000>;
	};

	share_d1@82ca0000 {
		compatible = "mediatek,share_d1";
		reg = <0x0 0x82ca0000 0x0 0x1000>;
	};

	irdma@82cb0000 {
		compatible = "mediatek,irdma";
		reg = <0x0 0x82cb0000 0x0 0x1000>;
	};

	patch@82cc0000 {
		compatible = "mediatek,patch";
		reg = <0x0 0x82cc0000 0x0 0x1000>;
	};

	mdafe@82cd0000 {
		compatible = "mediatek,mdafe";
		reg = <0x0 0x82cd0000 0x0 0x1000>;
	};

	bfe@82ce0000 {
		compatible = "mediatek,bfe";
		reg = <0x0 0x82ce0000 0x0 0x1000>;
	};

	modem_lite_confg@83000000 {
		compatible = "mediatek,modem_lite_confg";
		reg = <0x0 0x83000000 0x0 0x1000>;
	};

	modem_lite_topsm@83010000 {
		compatible = "mediatek,modem_lite_topsm";
		reg = <0x0 0x83010000 0x0 0x1000>;
	};

	tdma@83020000 {
		compatible = "mediatek,tdma";
		reg = <0x0 0x83020000 0x0 0x1000>;
	};

	shreg2@83030000 {
		compatible = "mediatek,shreg2";
		reg = <0x0 0x83030000 0x0 0x1000>;
	};

	divider@83040000 {
		compatible = "mediatek,divider";
		reg = <0x0 0x83040000 0x0 0x1000>;
	};

	fcs@83050000 {
		compatible = "mediatek,fcs";
		reg = <0x0 0x83050000 0x0 0x1000>;
	};

	gcu@83060000 {
		compatible = "mediatek,gcu";
		reg = <0x0 0x83060000 0x0 0x1000>;
	};

	bsi_2g@83070000 {
		compatible = "mediatek,bsi_2g";
		reg = <0x0 0x83070000 0x0 0x1000>;
	};

	bpi_2g@83080000 {
		compatible = "mediatek,bpi_2g";
		reg = <0x0 0x83080000 0x0 0x1000>;
	};

	afc_2g@83090000 {
		compatible = "mediatek,afc_2g";
		reg = <0x0 0x83090000 0x0 0x1000>;
	};

	tdd@84000000 {
		compatible = "mediatek,tdd";
		reg = <0x0 0x84000000 0x0 0x1000>;
	};

	l2ulsbdma@85000000 {
		compatible = "mediatek,l2ulsbdma";
		reg = <0x0 0x85000000 0x0 0x1000>;
	};

	l2ulhbdma@85010000 {
		compatible = "mediatek,l2ulhbdma";
		reg = <0x0 0x85010000 0x0 0x1000>;
	};

	l2dlsbdma@85020000 {
		compatible = "mediatek,l2dlsbdma";
		reg = <0x0 0x85020000 0x0 0x1000>;
	};

	l2dlhbdma@85030000 {
		compatible = "mediatek,l2dlhbdma";
		reg = <0x0 0x85030000 0x0 0x1000>;
	};

	l2mbist@85040000 {
		compatible = "mediatek,l2mbist";
		reg = <0x0 0x85040000 0x0 0x1000>;
	};

	l2pseuphy@85050000 {
		compatible = "mediatek,l2pseuphy";
		reg = <0x0 0x85050000 0x0 0x1000>;
	};

	l2hwlog@85058000 {
		compatible = "mediatek,l2hwlog";
		reg = <0x0 0x85058000 0x0 0x1000>;
	};

	l2soindma@85060000 {
		compatible = "mediatek,l2soindma";
		reg = <0x0 0x85060000 0x0 0x1000>;
	};

	l2sooutdma@85070000 {
		compatible = "mediatek,l2sooutdma";
		reg = <0x0 0x85070000 0x0 0x1000>;
	};

	l2ullmac@85080000 {
		compatible = "mediatek,l2ullmac";
		reg = <0x0 0x85080000 0x0 0x1000>;
	};

	l2dllmac@85090000 {
		compatible = "mediatek,l2dllmac";
		reg = <0x0 0x85090000 0x0 0x1000>;
	};

	l2calmac@85098000 {
		compatible = "mediatek,l2calmac";
		reg = <0x0 0x85098000 0x0 0x1000>;
	};

	l2ulfifomng@850a0000 {
		compatible = "mediatek,l2ulfifomng";
		reg = <0x0 0x850a0000 0x0 0x1000>;
	};

	l2dlfifomng@850a4000 {
		compatible = "mediatek,l2dlfifomng";
		reg = <0x0 0x850a4000 0x0 0x1000>;
	};

	l2sofifomng@850a8000 {
		compatible = "mediatek,l2sofifomng";
		reg = <0x0 0x850a8000 0x0 0x1000>;
	};

	l2sec@850b0000 {
		compatible = "mediatek,l2sec";
		reg = <0x0 0x850b0000 0x0 0x1000>;
	};

	l2ulsecctl@850b4000 {
		compatible = "mediatek,l2ulsecctl";
		reg = <0x0 0x850b4000 0x0 0x1000>;
	};

	l2dlsecctl@850b8000 {
		compatible = "mediatek,l2dlsecctl";
		reg = <0x0 0x850b8000 0x0 0x1000>;
	};

	l2sosecctl@850bc000 {
		compatible = "mediatek,l2sosecctl";
		reg = <0x0 0x850bc000 0x0 0x1000>;
	};

	l2misc@850c0000 {
		compatible = "mediatek,l2misc";
		reg = <0x0 0x850c0000 0x0 0x1000>;
	};

	l2ulbuf@850e0000 {
		compatible = "mediatek,l2ulbuf";
		reg = <0x0 0x850e0000 0x0 0x1000>;
	};

	l2dlbuf@850f0000 {
		compatible = "mediatek,l2dlbuf";
		reg = <0x0 0x850f0000 0x0 0x1000>;
	};

	mdl1ao@f60f0000 {
		compatible = "mediatek,mdl1ao";
		reg = <0x0 0xf60f0000 0x0 0x1000>;
	};

	modem_confg@87000000 {
		compatible = "mediatek,modem_confg";
		reg = <0x0 0x87000000 0x0 0x1000>;
	};

	modem_topsm@87010000 {
		compatible = "mediatek,modem_topsm";
		reg = <0x0 0x87010000 0x0 0x1000>;
	};

	bsi_3g@87070000 {
		compatible = "mediatek,bsi_3g";
		reg = <0x0 0x87070000 0x0 0x1000>;
	};

	bpi_3g@87080000 {
		compatible = "mediatek,bpi_3g";
		reg = <0x0 0x87080000 0x0 0x1000>;
	};

	afc_3g@87090000 {
		compatible = "mediatek,afc_3g";
		reg = <0x0 0x87090000 0x0 0x1000>;
	};

	wcdma_timer@870a0000 {
		compatible = "mediatek,wcdma_timer";
		reg = <0x0 0x870a0000 0x0 0x1000>;
	};

	dpa_bc@870b0000 {
		compatible = "mediatek,dpa_bc";
		reg = <0x0 0x870b0000 0x0 0x1000>;
	};

	pfc_encode@870c0000 {
		compatible = "mediatek,pfc_encode";
		reg = <0x0 0x870c0000 0x0 0x1000>;
	};

	pfc_decode@870d0000 {
		compatible = "mediatek,pfc_decode";
		reg = <0x0 0x870d0000 0x0 0x1000>;
	};

	hspasys_1_confg@87200000 {
		compatible = "mediatek,hspasys_1_confg";
		reg = <0x0 0x87200000 0x0 0x1000>;
	};

	hseq@87210000 {
		compatible = "mediatek,hseq";
		reg = <0x0 0x87210000 0x0 0x1000>;
	};

	hsce@87220000 {
		compatible = "mediatek,hsce";
		reg = <0x0 0x87220000 0x0 0x1000>;
	};

	hspasys_1_mbist@87230000 {
		compatible = "mediatek,hspasys_1_mbist";
		reg = <0x0 0x87230000 0x0 0x1000>;
	};

	hspasys_2_confg@87400000 {
		compatible = "mediatek,hspasys_2_confg";
		reg = <0x0 0x87400000 0x0 0x1000>;
	};

	hseq_dc@87410000 {
		compatible = "mediatek,hseq_dc";
		reg = <0x0 0x87410000 0x0 0x1000>;
	};

	hsce_dc@87420000 {
		compatible = "mediatek,hsce_dc";
		reg = <0x0 0x87420000 0x0 0x1000>;
	};

	rake_dc@87430000 {
		compatible = "mediatek,rake_dc";
		reg = <0x0 0x87430000 0x0 0x1000>;
	};

	hspasys_2_mbist@87440000 {
		compatible = "mediatek,hspasys_2_mbist";
		reg = <0x0 0x87440000 0x0 0x1000>;
	};

	uea_uia_u0@87600000 {
		compatible = "mediatek,uea_uia_u0";
		reg = <0x0 0x87600000 0x0 0x1000>;
	};

	uea_uia_u1@87610000 {
		compatible = "mediatek,uea_uia_u1";
		reg = <0x0 0x87610000 0x0 0x1000>;
	};

	dpa_rlc@87620000 {
		compatible = "mediatek,dpa_rlc";
		reg = <0x0 0x87620000 0x0 0x1000>;
	};

	dpa_mac@87630000 {
		compatible = "mediatek,dpa_mac";
		reg = <0x0 0x87630000 0x0 0x1000>;
	};

	upa@f0920000 {
		compatible = "mediatek,upa";
		reg = <0x0 0xf0920000 0x0 0x1000>;
	};

	h_rxbrp@87650000 {
		compatible = "mediatek,h_rxbrp";
		reg = <0x0 0x87650000 0x0 0x1000>;
	};

	rxbrp@87660000 {
		compatible = "mediatek,rxbrp";
		reg = <0x0 0x87660000 0x0 0x1000>;
	};

	hspasys_3_confg@f0910000 {
		compatible = "mediatek,hspasys_3_confg";
		reg = <0x0 0xf0910000 0x0 0x1000>;
	};

	txbrp@87680000 {
		compatible = "mediatek,txbrp";
		reg = <0x0 0x87680000 0x0 0x1000>;
	};

	txcrp@87690000 {
		compatible = "mediatek,txcrp";
		reg = <0x0 0x87690000 0x0 0x1000>;
	};

	h_txbrp@876a0000 {
		compatible = "mediatek,h_txbrp";
		reg = <0x0 0x876a0000 0x0 0x1000>;
	};

	txupc@876b0000 {
		compatible = "mediatek,txupc";
		reg = <0x0 0x876b0000 0x0 0x1000>;
	};

	bc@876c0000 {
		compatible = "mediatek,bc";
		reg = <0x0 0x876c0000 0x0 0x1000>;
	};

	dbg_tx@876d0000 {
		compatible = "mediatek,dbg_tx";
		reg = <0x0 0x876d0000 0x0 0x1000>;
	};

	hspasys_3_mbist@876e0000 {
		compatible = "mediatek,hspasys_3_mbist";
		reg = <0x0 0x876e0000 0x0 0x1000>;
	};

	rxsrp@87800000 {
		compatible = "mediatek,rxsrp";
		reg = <0x0 0x87800000 0x0 0x1000>;
	};

	indec@87810000 {
		compatible = "mediatek,indec";
		reg = <0x0 0x87810000 0x0 0x1000>;
	};

	rake_0@87820000 {
		compatible = "mediatek,rake_0";
		reg = <0x0 0x87820000 0x0 0x1000>;
	};

	rake_1@87830000 {
		compatible = "mediatek,rake_1";
		reg = <0x0 0x87830000 0x0 0x1000>;
	};

	rake_2@87840000 {
		compatible = "mediatek,rake_2";
		reg = <0x0 0x87840000 0x0 0x1000>;
	};

	searcher@87850000 {
		compatible = "mediatek,searcher";
		reg = <0x0 0x87850000 0x0 0x1000>;
	};

	rxdfe@87860000 {
		compatible = "mediatek,rxdfe";
		reg = <0x0 0x87860000 0x0 0x1000>;
	};

	hspasys_4_confg@87870000 {
		compatible = "mediatek,hspasys_4_confg";
		reg = <0x0 0x87870000 0x0 0x1000>;
	};

	dbg@87880000 {
		compatible = "mediatek,dbg";
		reg = <0x0 0x87880000 0x0 0x1000>;
	};

	dwrap0@87890000 {
		compatible = "mediatek,dwrap0";
		reg = <0x0 0x87890000 0x0 0x1000>;
	};

	log3g@878a0000 {
		compatible = "mediatek,log3g";
		reg = <0x0 0x878a0000 0x0 0x1000>;
	};

	hspasys_4_mbist@878b0000 {
		compatible = "mediatek,hspasys_4_mbist";
		reg = <0x0 0x878b0000 0x0 0x1000>;
	};

	dwrap1@878c0000 {
		compatible = "mediatek,dwrap1";
		reg = <0x0 0x878c0000 0x0 0x1000>;
	};

	c2ksys@38000000 {
		compatible = "mediatek,c2ksys";
		reg = <0x0 0x38000000 0x0 0x1000>;
	};

	usbphy {
		compatible = "usb-nop-xceiv";
		linux,phandle = <0x82>;
		phandle = <0x82>;
	};

	usb3_phy {
		compatible = "mediatek,usb3_phy";
		clocks = <0x15 0x5b 0x15 0x3e>;
		clock-names = "ssusb_clk", "sys_ck";
	};

	mt_soc_btcvsd_rx_pcm {
		compatible = "mediatek,mt_soc_btcvsd_rx_pcm";
	};

	mt_soc_btcvsd_tx_pcm {
		compatible = "mediatek,mt_soc_btcvsd_tx_pcm";
	};

	mt_soc_deep_buffer_dl_pcm {
		compatible = "mediatek,mt_soc_pcm_deep_buffer_dl";
	};

	mt_soc_ul1_pcm {
		compatible = "mediatek,mt_soc_pcm_capture";
	};

	mt_soc_voice_md1 {
		compatible = "mediatek,mt_soc_pcm_voice_md1";
	};

	mt_soc_hdmi_pcm {
		compatible = "mediatek,mt_soc_pcm_hdmi";
	};

	mt_soc_uldlloopback_pcm {
		compatible = "mediatek,mt_soc_pcm_uldlloopback";
	};

	mt_soc_i2s0_pcm {
		compatible = "mediatek,mt_soc_pcm_dl1_i2s0";
	};

	mt_soc_mrgrx_pcm {
		compatible = "mediatek,mt_soc_pcm_mrgrx";
	};

	mt_soc_mrgrx_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_mrgrx_awb";
	};

	mt_soc_fm_i2s_pcm {
		compatible = "mediatek,mt_soc_pcm_fm_i2s";
	};

	mt_soc_fm_i2s_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_fm_i2s_awb";
	};

	mt_soc_i2s0dl1_pcm {
		compatible = "mediatek,mt_soc_pcm_dl1_i2s0dl1";
	};

	mt_soc_dl1_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_dl1_awb";
	};

	mt_soc_voice_md1_bt {
		compatible = "mediatek,mt_soc_pcm_voice_md1_bt";
	};

	mt_soc_voip_bt_out {
		compatible = "mediatek,mt_soc_pcm_dl1_bt";
	};

	mt_soc_voip_bt_in {
		compatible = "mediatek,mt_soc_pcm_bt_dai";
	};

	mt_soc_tdmrx_pcm {
		compatible = "mediatek,mt_soc_tdm_capture";
	};

	mt_soc_fm_mrgtx_pcm {
		compatible = "mediatek,mt_soc_pcm_fmtx";
	};

	mt_soc_ul2_pcm {
		compatible = "mediatek,mt_soc_pcm_capture2";
	};

	mt_soc_i2s0_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_i2s0_awb";
	};

	mt_soc_voice_md2 {
		compatible = "mediatek,mt_soc_pcm_voice_md2";
	};

	mt_soc_pcm_dl1_scp_spk {
		compatible = "mediatek,mt_soc_pcm_dl1_scp_spk";
	};

	mt_soc_pcm_voice_scp {
		compatible = "mediatek,mt_soc_pcm_voice_scp";
	};

	mt_soc_routing_pcm {
		compatible = "mediatek,mt_soc_pcm_routing";
	};

	mt_soc_voice_md2_bt {
		compatible = "mediatek,mt_soc_pcm_voice_md2_bt";
	};

	mt_soc_hp_impedance_pcm {
		compatible = "mediatek,mt_soc_pcm_hp_impedance";
	};

	mt_soc_codec_name {
		compatible = "mediatek,mt_soc_codec_63xx";
		use_hp_depop_flow = <0x0>;
		use_ul_260k = <0x0>;
		pcbinfo = <0x1b 0xaf 0x0 0x1b 0x6f 0x0>;
	};

	mt_soc_dummy_pcm {
		compatible = "mediatek,mt_soc_pcm_dummy";
	};

	mt_soc_codec_dummy_name {
		compatible = "mediatek,mt_soc_codec_dummy";
	};

	mt_soc_routing_dai_name {
		compatible = "mediatek,mt_soc_dai_routing";
	};

	mt_soc_dai_name {
		compatible = "mediatek,mt_soc_dai_stub";
	};

	mt_soc_dl2_pcm {
		compatible = "mediatek,mt_soc_pcm_dl2";
	};

	mt_soc_anc_pcm {
		compatible = "mediatek,mt_soc_pcm_anc";
	};

	mt_soc_pcm_voice_ultra {
		compatible = "mediatek,mt_soc_pcm_voice_ultra";
	};

	mt_soc_pcm_voice_usb {
		compatible = "mediatek,mt_soc_pcm_voice_usb";
	};

	mt_soc_pcm_voice_usb_echoref {
		compatible = "mediatek,mt_soc_pcm_voice_usb_echoref";
	};

	mt_soc_vow_barge_in_pcm {
		compatible = "mediatek,mt_soc_pcm_vow_barge_in";
	};

	firmware {

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/bootdevice/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro";
					fsmgr_flags = "wait,verify";
				};
			};
		};
	};

	odm {
		compatible = "simple-bus";
		linux,phandle = <0x83>;
		phandle = <0x83>;

		optee@0x1100A000 {
			compatible = "linaro,optee-tz";
			method = "smc";
			linux,phandle = <0x114>;
			phandle = <0x114>;
		};

		led@0 {
			compatible = "mediatek,red";
			led_mode = <0x0>;
			data = <0x1>;
			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
			linux,phandle = <0x115>;
			phandle = <0x115>;
		};

		led@1 {
			compatible = "mediatek,green";
			led_mode = <0x0>;
			data = <0x1>;
			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
			linux,phandle = <0x116>;
			phandle = <0x116>;
		};

		led@2 {
			compatible = "mediatek,blue";
			led_mode = <0x0>;
			data = <0x1>;
			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
			linux,phandle = <0x117>;
			phandle = <0x117>;
		};

		led@3 {
			compatible = "mediatek,jogball-backlight";
			led_mode = <0x0>;
			data = <0x1>;
			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
			linux,phandle = <0x118>;
			phandle = <0x118>;
		};

		led@4 {
			compatible = "mediatek,keyboard-backlight";
			led_mode = <0x0>;
			data = <0x1>;
			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
			linux,phandle = <0x119>;
			phandle = <0x119>;
		};

		led@5 {
			compatible = "mediatek,button-backlight";
			led_mode = <0x0>;
			data = <0x1>;
			pwm_config = <0x0 0x0 0x0 0x0 0x0>;
			linux,phandle = <0x11a>;
			phandle = <0x11a>;
		};

		led@6 {
			compatible = "mediatek,lcd-backlight";
			led_mode = <0x5>;
			data = <0x1>;
			pwm_config = <0x1 0x2 0x0 0x0 0x0>;
			linux,phandle = <0x11b>;
			phandle = <0x11b>;
		};

		vibrator@0 {
			compatible = "mediatek,vibrator";
			vib_timer = <0x19>;
			vib_limit = <0x9>;
			vib_vol = <0x9>;
			linux,phandle = <0x11c>;
			phandle = <0x11c>;
		};

		memory-ssmr-features {
			compatible = "mediatek,memory-ssmr-features";
			svp-size = <0x0 0x0>;
			iris-recognition-size = <0x0 0x0>;
			2d_fr-size = <0x0 0x0>;
			tui-size = <0x0 0x0>;
			wfd-size = <0x0 0x0>;
			prot-sharedmem-size = <0x0 0x0>;
			linux,phandle = <0x11d>;
			phandle = <0x11d>;
		};

		usb_c_pinctrl {
			compatible = "mediatek,usb_c_pinctrl";
			pinctrl-names = "usb_default", "redriver_c1_init", "redriver_c1_low", "redriver_c1_hiz", "redriver_c1_high", "redriver_c2_init", "redriver_c2_low", "redriver_c2_hiz", "redriver_c2_high", "u3_switch_sel1", "u3_switch_sel2", "u3_switch_enable", "u3_switch_disable";
			pinctrl-0 = <0xc7>;
			pinctrl-1 = <0xc8>;
			pinctrl-2 = <0xc9>;
			pinctrl-3 = <0xca>;
			pinctrl-4 = <0xcb>;
			pinctrl-5 = <0xcc>;
			pinctrl-6 = <0xcd>;
			pinctrl-7 = <0xce>;
			pinctrl-8 = <0xcf>;
			pinctrl-9 = <0xd0>;
			pinctrl-10 = <0xd1>;
			pinctrl-11 = <0xd2>;
			pinctrl-12 = <0xd3>;
			status = "okay";
			linux,phandle = <0x11e>;
			phandle = <0x11e>;

			usb_switch-data {
				en_pin_num = <0x0>;
				en_pin_val = <0x0>;
				sel_pin_num = <0xb1>;
				sel_pin_val = <0x1>;
				c1_pin_num = <0x12>;
				c1_pin_val = <0x2>;
				c2_pin_num = <0x11>;
				c2_pin_val = <0x1>;
			};
		};
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		linux,phandle = <0x84>;
		phandle = <0x84>;
	};

	dynamic_options {
		compatible = "mediatek,dynamic_options";
		linux,phandle = <0x85>;
		phandle = <0x85>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		linux,phandle = <0x86>;
		phandle = <0x86>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		power_path_support;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0xf4240>;
		ac_charger_input_current = <0xf4240>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0xf4240>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x37>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0xa>;
		linux,phandle = <0x87>;
		phandle = <0x87>;
	};

	charger {
		compatible = "mediatek,charger";
		algorithm_name = "SwitchCharging";
		enable_type_c;
		power_path_support;
		battery_cv = <0x432380>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x4630c0>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1b7740>;
		ac_charger_input_current = <0x186a00>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		ta_ac_charger_current = <0x1b7740>;
		jeita_temp_above_t4_cv_voltage = <0x3e8fa0>;
		jeita_temp_t3_to_t4_cv_voltage = <0x3e8fa0>;
		jeita_temp_t2_to_t3_cv_voltage = <0x432380>;
		jeita_temp_t1_to_t2_cv_voltage = <0x432380>;
		jeita_temp_t0_to_t1_cv_voltage = <0x432380>;
		jeita_temp_below_t0_cv_voltage = <0x3e8fa0>;
		temp_t4_threshold = <0x37>;
		temp_t4_thres_minus_x_degree = <0x34>;
		temp_t3_threshold = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x2a>;
		temp_t2_threshold = <0xa>;
		temp_t2_thres_plus_x_degree = <0xd>;
		temp_t1_threshold = <0x5>;
		temp_t1_thres_plus_x_degree = <0x8>;
		temp_t0_threshold = <0x0>;
		temp_t0_thres_plus_x_degree = <0x3>;
		temp_neg_10_threshold = <0x0>;
		enable_min_charge_temperature;
		min_charge_temperature = <0x0>;
		min_charge_temperature_plus_x_degree = <0x3>;
		max_charge_temperature = <0x37>;
		max_charge_temperature_minus_x_degree = <0x34>;
		pe20_ichg_level_threshold = <0x3e8>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_stop_battery_soc = <0x50>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0xf3c>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		linux,phandle = <0x88>;
		phandle = <0x88>;
		enable_sw_jeita;
		jeita_temp_above_t4_chg_current = <0x0>;
		jeita_temp_t3_to_t4_chg_current = <0xdbba0>;
		jeita_temp_t2_to_t3_chg_current = <0x1e8480>;
		jeita_temp_t1_to_t2_chg_current = <0xdbba0>;
		jeita_temp_t0_to_t1_chg_current = <0x493e0>;
		jeita_temp_below_t0_chg_current = <0x0>;
	};

	rt9465_slave_chr {
		compatible = "richtek,rt9465";
		linux,phandle = <0x89>;
		phandle = <0x89>;
		interrupt-parent = <0x1b>;
		interrupts = <0x9 0x8 0x9 0x0>;
		status = "okay";
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	mt6370_pmu_eint {
		linux,phandle = <0x8a>;
		phandle = <0x8a>;
		interrupt-parent = <0x1b>;
		interrupts = <0xa 0x8 0xa 0x0>;
		status = "okay";
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		linux,phandle = <0x8b>;
		phandle = <0x8b>;
		interrupt-parent = <0x1b>;
		interrupts = <0x5 0x1 0x5 0x0>;
		status = "okay";
		pinctrl-names = "fingerprint_irq", "power_high", "power_low", "reset_high", "reset_low";
		pinctrl-0 = <0x10f>;
		pinctrl-1 = <0x110>;
		pinctrl-2 = <0x111>;
		pinctrl-3 = <0x112>;
		pinctrl-4 = <0x113>;
	};

	mt6370_pd_eint {
		linux,phandle = <0x8c>;
		phandle = <0x8c>;
		interrupt-parent = <0x1b>;
		interrupts = <0x29 0x8 0x29 0x0>;
		status = "okay";
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x3f 0xf 0x3d 0x3f 0x42 0x3f 0x2e 0x3f 0x30 0x3f 0x40 0x3f 0x2d 0x3f 0x3d>;
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6";
	};

	rt5081_pmu_eint {
		linux,phandle = <0x8d>;
		phandle = <0x8d>;
	};

	rt5081_pd_eint {
		linux,phandle = <0x8e>;
		phandle = <0x8e>;
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <0x7>;
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
		mediatek,clkbuf-driving-current = <0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff>;
		linux,phandle = <0x8f>;
		phandle = <0x8f>;
		status = "okay";
	};

	msdc1_ins {
		linux,phandle = <0x90>;
		phandle = <0x90>;
		interrupt-parent = <0x1b>;
		interrupts = <0x3 0x8 0x3 0x0>;
		deb-gpios = <0x1b 0x3 0x0>;
		debounce = <0x3e800>;
		status = "okay";
	};

	gyro {
		linux,phandle = <0x91>;
		phandle = <0x91>;
		interrupt-parent = <0x1b>;
		interrupts = <0x4 0x8 0x4 0x0>;
		status = "okay";
	};

	mse {
		linux,phandle = <0x92>;
		phandle = <0x92>;
		interrupt-parent = <0x1b>;
		interrupts = <0x5 0x4 0x5 0x0>;
		status = "okay";
	};

	als {
		linux,phandle = <0x93>;
		phandle = <0x93>;
	};

	otg_iddig {
		compatible = "mediatek,usb_iddig_bi_eint";
		linux,phandle = <0x94>;
		phandle = <0x94>;
	};

	nfc {
		compatible = "mediatek,nfc";
		gpio-rst = <0x1a>;
		gpio-rst-std = <0x1b 0x1a 0x0>;
		gpio-irq = <0x1c>;
		gpio-irq-std = <0x1b 0x1c 0x0>;
		linux,phandle = <0x95>;
		phandle = <0x95>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		linux,phandle = <0x96>;
		phandle = <0x96>;
		interrupt-parent = <0x1b>;
		interrupts = <0x1c 0x4 0x1c 0x0>;
		status = "okay";
	};

	smart_pa {
		linux,phandle = <0x97>;
		phandle = <0x97>;
		interrupt-parent = <0x1b>;
		interrupts = <0xba 0x8 0xad 0x0>;
		status = "okay";
	};

	md1_sim1_hot_plug_eint {
		linux,phandle = <0x98>;
		phandle = <0x98>;
		compatible = "mediatek,md1_sim1_hot_plug_eint-eint";
		interrupts = <0x0 0x8>;
		debounce = <0x0 0x186a0>;
		dedicated = <0x0 0x0>;
		src_pin = <0x0 0x1>;
		sockettype = <0x0 0x0>;
		status = "okay";
	};

	md1_sim2_hot_plug_eint {
		linux,phandle = <0x99>;
		phandle = <0x99>;
		compatible = "mediatek,md1_sim2_hot_plug_eint-eint";
		interrupts = <0x1 0x8>;
		debounce = <0x1 0x186a0>;
		dedicated = <0x1 0x0>;
		src_pin = <0x1 0x2>;
		sockettype = <0x1 0x0>;
		status = "okay";
	};

	usb_c_pinctrl {
		linux,phandle = <0x9a>;
		phandle = <0x9a>;
	};

	ssusb_ip_sleep {
		compatible = "mediatek,usb_ipsleep";
		interrupt-parent = <0x1b>;
		interrupts = <0xb3 0x8 0xbb 0x0>;
		status = "okay";
		linux,phandle = <0x9b>;
		phandle = <0x9b>;
	};

	mt_pmic_regulator {
		compatible = "mediatek,mt_pmic";

		buck_regulators {
			compatible = "mediatek,mt_pmic_buck_regulators";

			buck_vdram1 {
				regulator-name = "vdram1";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x1fda4c>;
				regulator-ramp-delay = <0x30d4>;
				regulator-enable-ramp-delay = <0x0>;
				linux,phandle = <0x9c>;
				phandle = <0x9c>;
			};

			buck_vcore {
				regulator-name = "vcore";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x13bdb6>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xc8>;
				linux,phandle = <0x9d>;
				phandle = <0x9d>;
			};

			buck_vpa {
				regulator-name = "vpa";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x37b1d0>;
				regulator-ramp-delay = <0xc350>;
				regulator-enable-ramp-delay = <0xfa>;
				linux,phandle = <0x9e>;
				phandle = <0x9e>;
			};

			buck_vproc11 {
				regulator-name = "vproc11";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x13bdb6>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xc8>;
				linux,phandle = <0x9f>;
				phandle = <0x9f>;
			};

			buck_vproc12 {
				regulator-name = "vproc12";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x13bdb6>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xc8>;
				linux,phandle = <0xa0>;
				phandle = <0xa0>;
			};

			buck_vgpu {
				regulator-name = "vgpu";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x13bdb6>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xc8>;
				linux,phandle = <0xa1>;
				phandle = <0xa1>;
			};

			buck_vs2 {
				regulator-name = "vs2";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x1fda4c>;
				regulator-ramp-delay = <0x30d4>;
				regulator-enable-ramp-delay = <0x0>;
				linux,phandle = <0xa2>;
				phandle = <0xa2>;
			};

			buck_vmodem {
				regulator-name = "vmodem";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x13bdb6>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0x384>;
				linux,phandle = <0xa3>;
				phandle = <0xa3>;
			};

			buck_vs1 {
				regulator-name = "vs1";
				regulator-min-microvolt = <0xf4240>;
				regulator-max-microvolt = <0x277b6c>;
				regulator-ramp-delay = <0x30d4>;
				regulator-enable-ramp-delay = <0x0>;
				linux,phandle = <0xa4>;
				phandle = <0xa4>;
			};
		};

		ldo_regulators {
			compatible = "mediatek,mt_pmic_ldo_regulators";

			ldo_vdram2 {
				regulator-name = "vdram2";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0xce4>;
				linux,phandle = <0xa5>;
				phandle = <0xa5>;
			};

			ldo_vsim1 {
				regulator-name = "vsim1";
				regulator-min-microvolt = <0x19f0a0>;
				regulator-max-microvolt = <0x2f4d60>;
				regulator-enable-ramp-delay = <0x21c>;
				linux,phandle = <0xa6>;
				phandle = <0xa6>;
				regulator-default-on = <0x1>;
				status = "okay";
			};

			ldo_vibr {
				regulator-name = "vibr";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-enable-ramp-delay = <0x3c>;
				linux,phandle = <0xa7>;
				phandle = <0xa7>;
			};

			ldo_vrf12 {
				compatible = "regulator-fixed";
				regulator-name = "vrf12";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				regulator-enable-ramp-delay = <0x78>;
				linux,phandle = <0xa8>;
				phandle = <0xa8>;
			};

			ldo_vio18 {
				compatible = "regulator-fixed";
				regulator-name = "vio18";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0xa8c>;
				linux,phandle = <0xa9>;
				phandle = <0xa9>;
			};

			ldo_vusb {
				regulator-name = "vusb";
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x2f4d60>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xaa>;
				phandle = <0xaa>;
			};

			ldo_vcamio {
				compatible = "regulator-fixed";
				regulator-name = "vcamio";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xab>;
				phandle = <0xab>;
				regulator-default-on = <0x1>;
				status = "okay";
			};

			ldo_vcamd {
				regulator-name = "vcamd";
				regulator-min-microvolt = <0xdbba0>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xac>;
				phandle = <0xac>;
				regulator-default-on = <0x1>;
				status = "okay";
			};

			ldo_vcn18 {
				compatible = "regulator-fixed";
				regulator-name = "vcn18";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xad>;
				phandle = <0xad>;
			};

			ldo_vfe28 {
				compatible = "regulator-fixed";
				regulator-name = "vfe28";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xae>;
				phandle = <0xae>;
			};

			ldo_vsram_proc11 {
				regulator-name = "vsram_proc11";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x13bdb6>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xf0>;
				linux,phandle = <0xaf>;
				phandle = <0xaf>;
			};

			ldo_vcn28 {
				compatible = "regulator-fixed";
				regulator-name = "vcn28";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xb0>;
				phandle = <0xb0>;
			};

			ldo_vsram_others {
				regulator-name = "vsram_others";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x13bdb6>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xf0>;
				linux,phandle = <0xb1>;
				phandle = <0xb1>;
			};

			ldo_vsram_gpu {
				regulator-name = "vsram_gpu";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x13bdb6>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xf0>;
				linux,phandle = <0xb2>;
				phandle = <0xb2>;
			};

			ldo_vxo22 {
				compatible = "regulator-fixed";
				regulator-name = "vxo22";
				regulator-min-microvolt = <0x2191c0>;
				regulator-max-microvolt = <0x2191c0>;
				regulator-enable-ramp-delay = <0x78>;
				linux,phandle = <0xb3>;
				phandle = <0xb3>;
			};

			ldo_vefuse {
				regulator-name = "vefuse";
				regulator-min-microvolt = <0x19f0a0>;
				regulator-max-microvolt = <0x1cfde0>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xb4>;
				phandle = <0xb4>;
			};

			ldo_vaux18 {
				compatible = "regulator-fixed";
				regulator-name = "vaux18";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xb5>;
				phandle = <0xb5>;
			};

			ldo_vmch {
				regulator-name = "vmch";
				regulator-min-microvolt = <0x2c4020>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-enable-ramp-delay = <0x3c>;
				linux,phandle = <0x1c>;
				phandle = <0x1c>;
			};

			ldo_vbif28 {
				compatible = "regulator-fixed";
				regulator-name = "vbif28";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xb6>;
				phandle = <0xb6>;
			};

			ldo_vsram_proc12 {
				regulator-name = "vsram_proc12";
				regulator-min-microvolt = <0x7a120>;
				regulator-max-microvolt = <0x13bdb6>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xf0>;
				linux,phandle = <0xb7>;
				phandle = <0xb7>;
			};

			ldo_vcama1 {
				regulator-name = "vcama1";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2dc6c0>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xb8>;
				phandle = <0xb8>;
				regulator-default-on = <0x1>;
				status = "okay";
			};

			ldo_vemc {
				regulator-name = "vemc";
				regulator-min-microvolt = <0x2c4020>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-enable-ramp-delay = <0x3c>;
				linux,phandle = <0x14>;
				phandle = <0x14>;
			};

			ldo_vio28 {
				compatible = "regulator-fixed";
				regulator-name = "vio28";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xb9>;
				phandle = <0xb9>;
			};

			ldo_va12 {
				compatible = "regulator-fixed";
				regulator-name = "va12";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xba>;
				phandle = <0xba>;
			};

			ldo_vrf18 {
				compatible = "regulator-fixed";
				regulator-name = "vrf18";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x78>;
				linux,phandle = <0xbb>;
				phandle = <0xbb>;
			};

			ldo_vcn33_bt {
				regulator-name = "vcn33_bt";
				regulator-min-microvolt = <0x325aa0>;
				regulator-max-microvolt = <0x3567e0>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xbc>;
				phandle = <0xbc>;
			};

			ldo_vcn33_wifi {
				regulator-name = "vcn33_wifi";
				regulator-min-microvolt = <0x325aa0>;
				regulator-max-microvolt = <0x3567e0>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xbd>;
				phandle = <0xbd>;
			};

			ldo_vcama2 {
				regulator-name = "vcama2";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2dc6c0>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xbe>;
				phandle = <0xbe>;
				regulator-default-on = <0x1>;
				status = "okay";
			};

			ldo_vmc {
				regulator-name = "vmc";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-enable-ramp-delay = <0x3c>;
				linux,phandle = <0x1d>;
				phandle = <0x1d>;
			};

			ldo_vldo28 {
				regulator-name = "vldo28";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2dc6c0>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xbf>;
				phandle = <0xbf>;
				regulator-default-on = <0x1>;
				status = "okay";
			};

			ldo_vaud28 {
				compatible = "regulator-fixed";
				regulator-name = "vaud28";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x10e>;
				linux,phandle = <0xc0>;
				phandle = <0xc0>;
			};

			ldo_vsim2 {
				regulator-name = "vsim2";
				regulator-min-microvolt = <0x19f0a0>;
				regulator-max-microvolt = <0x2f4d60>;
				regulator-enable-ramp-delay = <0x21c>;
				linux,phandle = <0xc1>;
				phandle = <0xc1>;
				regulator-default-on = <0x1>;
				status = "okay";
			};

			ldo_va09 {
				compatible = "regulator-fixed";
				regulator-name = "va09";
				regulator-min-microvolt = <0xdbba0>;
				regulator-max-microvolt = <0xdbba0>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-boot-on;
				linux,phandle = <0xc2>;
				phandle = <0xc2>;
			};
		};
	};

	mt6370_pmu_dts {
		interrupt-controller;
		#interrupt-cells = <0x1>;
		mt6370,intr_gpio_num = <0xa>;
		mt6370,intr_gpio = <0x1b 0xa 0x0>;
		linux,phandle = <0xc3>;
		phandle = <0xc3>;

		core {
			compatible = "mediatek,mt6370_pmu_core";
			interrupt-names = "otp", "vdda_ovp", "vdda_uv";
			i2cstmr_rst_tmr = <0x0>;
			mrstb_en;
			mrstb_tmr = <0x3>;
			int_wdt = <0x0>;
			int_deg = <0x0>;
		};

		charger {
			compatible = "mediatek,mt6370_pmu_charger";
			interrupt-names = "chg_mivr", "chg_aiclmeasi", "attachi", "ovpctrl_uvp_d_evt", "chg_wdtmri", "chg_vbusov", "chg_tmri", "chg_treg";
			charger_name = "primary_chg";
			load_switch_name = "primary_load_switch";
			ichg = <0x1e8480>;
			aicr = <0x7a120>;
			mivr = <0x432380>;
			cv = <0x426030>;
			ieoc = <0x249f0>;
			safety_timer = <0xc>;
			dc_wdt = <0x3d0900>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			enable_te;
			enable_wdt;
		};

		mt6370_pmu_fled1 {
			compatible = "mediatek,mt6370_pmu_fled1";
			interrupt-names = "fled_lvf", "fled2_short", "fled1_short";
			fled_enable = <0x1>;
			torch_cur = <0x493e0>;
			strobe_cur = <0x124f80>;
			strobe_timeout = <0x960>;
		};

		mt6370_pmu_fled2 {
			compatible = "mediatek,mt6370_pmu_fled2";
			fled_enable = <0x1>;
			torch_cur = <0x30d40>;
			strobe_cur = <0xf4240>;
			strobe_timeout = <0x4b0>;
		};

		ldo {
			compatible = "mediatek,mt6370_pmu_ldo";
			interrupt-names = "ldo_oc";
			ldo_oms = <0x1>;
			ldo_vrc_lt = <0x1>;

			mt6370_ldo {
				regulator-name = "irtx_ldo";
				regulator-min-microvolt = <0x186a00>;
				regulator-max-microvolt = <0x3d0900>;
			};
		};

		rgbled {
			compatible = "mediatek,mt6370_pmu_rgbled";
			interrupt-names = "isink4_short", "isink3_short", "isink2_short", "isink1_short", "isink4_open", "isink3_open", "isink2_open", "isink1_open";
			mt,led_name = "mt6370_pmu_led1", "green", "mt6370_pmu_led3", "red";
			mt,led_default_trigger = "none", "cc_mode", "none", "cc_mode";
		};

		bled {
			compatible = "mediatek,mt6370_pmu_bled";
			interrupt-names = "bled_ocp";
			mt,bled_name = "mt6370_pmu_bled";
			mt,chan_en = <0xf>;
			mt,map_linear;
			mt,bl_ovp_level = <0x3>;
			mt,bl_ocp_level = <0x2>;
			mt,use_pwm;
			mt,pwm_fsample = <0x2>;
			mt,pwm_deglitch = <0x1>;
			mt,pwm_avg_cycle = <0x0>;
			mt,bled_ramptime = <0x3>;
			mt,bled_flash_ramp = <0x1>;
			mt,max_bled_brightness = <0x290>;
		};

		dsv {
			compatible = "mediatek,mt6370_pmu_dsv";
			interrupt-names = "dsv_vneg_ocp", "dsv_vpos_ocp", "dsv_bst_ocp", "dsv_vneg_scp", "dsv_vpos_scp";
			db_ext_en = <0x0>;
			db_periodic_fix = <0x0>;
			db_single_pin = <0x0>;
			db_freq_pm = <0x0>;
			db_periodic_mode = <0x0>;
			db_startup = <0x0>;
			db_vneg_20ms = <0x1>;
			db_vneg_disc = <0x0>;
			db_vpos_20ms = <0x1>;
			db_vpos_disc = <0x1>;
			db_delay = <0x3>;
			db_vbst = <0x1644>;
			db_vpos_slew = <0x1>;
			db_vneg_slew = <0x1>;

			mt6370_dsvp {
				regulator-name = "dsv_pos";
				regulator-min-microvolt = <0x3d0900>;
				regulator-max-microvolt = <0x5b8d80>;
			};

			mt6370_dsvn {
				regulator-name = "dsv_neg";
				regulator-min-microvolt = <0x3d0900>;
				regulator-max-microvolt = <0x5b8d80>;
			};
		};
	};

	type_c_port0 {
		tcpc-dual,supported_modes = <0x0>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,role_def = <0x4>;
		mt-tcpc,rp_level = <0x0>;
		mt-tcpc,vconn_supply = <0x1>;
		mt-tcpc,notifier_supply_num = <0x3>;
		mt6370pd,intr_gpio = <0x1b 0x29 0x0>;
		mt6370pd,intr_gpio_num = <0x29>;
		linux,phandle = <0xc4>;
		phandle = <0xc4>;

		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x5081>;
			pd,source-cap-ext = <0x171129cf 0x0 0x102 0x0 0x0 0x2000000>;
			pd,mfrs = "RichtekTCPC";
			pd,charging_policy = <0x21>;
			pd,source-pdo-size = <0x1>;
			pd,source-pdo-data = <0x19032>;
			pd,sink-pdo-size = <0x2>;
			pd,sink-pdo-data = <0x190c8 0xc0761e3c>;
			pd,id-vdo-size = <0x3>;
			pd,id-vdo-data = <0xd10029cf 0x0 0x10000>;
			bat,nr = <0x1>;
			pd,country_nr = <0x0>;

			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x1711>;
				bat,mfrs = "bat1";
				bat,design_cap = <0xbb8>;
			};
		};

		dpm_caps {
			local_dr_power;
			local_dr_data;
			local_usb_comm;
			local_no_suspend;
			local_vconn_supply;
			attemp_enter_dp_mode;
			attemp_discover_cable;
			attemp_discover_id;
			pr_check = <0x0>;
			pr_check_gp_source;
			dr_check = <0x0>;
		};
	};

	hall {
		compatible = "ah,hall_ic";
		status = "okay";
		ah,gpio_irq = <0x1b 0x7 0x0>;
		interrupt-parent = <0x1b>;
		linux,phandle = <0xc5>;
		phandle = <0xc5>;
	};

	zte_misc {
		status = "okay";
		compatible = "zte-misc";
		linux,phandle = <0xc6>;
		phandle = <0xc6>;
	};

	charger_policy_service {
		compatible = "zte,charger-policy-service";
		status = "okay";
		policy,enable = <0x1>;
		policy,expired-mode-enable = <0x1>;
		policy,retry-times = <0xa>;
		policy,timeout-seconds = <0xfd20>;
		policy,max-capacity = <0x46>;
		policy,min-capacity = <0x32>;
		policy,bms-phy-name = "battery";
		policy,battery-phy-name = "charger";
	};

	__symbols__ {
		chosen = "/chosen";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		STANDBY = "/cpus/idle-states/standby";
		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
		SODI = "/cpus/idle-states/sodi";
		SODI3 = "/cpus/idle-states/sodi3";
		DPIDLE = "/cpus/idle-states/dpidle";
		SUSPEND = "/cpus/idle-states/suspend";
		cpu_dbgapb = "/cpu_dbgapb@0d410000";
		msdc0 = "/msdc@11230000";
		msdc1 = "/msdc@11240000";
		reserved_memory = "/reserved-memory";
		gic = "/interrupt-controller@0c000000";
		sysirq = "/intpol-controller@0c530620";
		timer = "/timer";
		clk_null = "/clocks/clk_null";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		topckgen = "/topckgen@10000000";
		infracfg_ao = "/infracfg_ao@10001000";
		scpsys = "/scpsys@10001000";
		gpio_usage_mapping = "/gpio";
		gpio = "/gpio@10005000";
		syscfg_pctl_a = "/syscfg_pctl_a@10005000";
		syscfg_pctl_0 = "/syscfg_pctl_0@11f20000";
		syscfg_pctl_1 = "/syscfg_pctl_1@11e80000";
		syscfg_pctl_2 = "/syscfg_pctl_2@11e70000";
		syscfg_pctl_3 = "/syscfg_pctl_3@11e90000";
		syscfg_pctl_4 = "/syscfg_pctl_4@11d30000";
		syscfg_pctl_5 = "/syscfg_pctl_5@11d20000";
		syscfg_pctl_6 = "/syscfg_pctl_6@11c50000";
		syscfg_pctl_7 = "/syscfg_pctl_7@11f30000";
		pio = "/pinctrl@1000b000";
		msdc0_pins_default = "/pinctrl@1000b000/msdc0@default";
		msdc0_register_setting_default = "/pinctrl@1000b000/msdc0@register_default";
		msdc1_pins_default = "/pinctrl@1000b000/msdc1@default";
		msdc1_pins_sdr104 = "/pinctrl@1000b000/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl@1000b000/msdc1@sdr50";
		msdc1_pins_ddr50 = "/pinctrl@1000b000/msdc1@ddr50";
		msdc1_register_setting_default = "/pinctrl@1000b000/msdc1@register_default";
		i2c0 = "/i2c@11007000";
		i2c1 = "/i2c@11011000";
		i2c2 = "/i2c@11009000";
		i2c3 = "/i2c@1100f000";
		i2c4 = "/i2c@11008000";
		i2c5 = "/i2c@11017000";
		i2c6 = "/i2c@11005000";
		i2c7 = "/i2c@1101a000";
		i2c8 = "/i2c@1101b000";
		i2c9 = "/i2c@11014000";
		i2c10 = "/i2c@11015000";
		i2c11 = "/i2c@11016000";
		apmixed = "/apmixed@1000c000";
		main_pmic = "/pwrap@1000d000/pmic_irq";
		keypad = "/kp@10010000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		scp = "/scp@10500000";
		wifi = "/wifi@180f0000";
		mdcldma = "/mdcldma@10014000";
		auxadc = "/auxadc@11001000";
		apdma = "/dma-controller@11000780";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		apuart2 = "/serial@11004000";
		spi0 = "/spi@1100a000";
		spi1 = "/spi@11010000";
		spi2 = "/spi@11012000";
		spi3 = "/spi@11013000";
		spi4 = "/spi@11018000";
		spi5 = "/spi@11019000";
		consys = "/consys@18070000";
		irtx_pwm = "/irtx_pwm";
		usb0 = "/usb3@11200000";
		xhci0 = "/usb3_xhci@11200000";
		audio = "/audio@11220000";
		audgpio = "/mt_soc_dl1_pcm@11220000";
		ufshci = "/ufshci@11270000";
		mfgcfg = "/mfgcfg@13000000";
		mmsys_config = "/mmsys_config@14000000";
		touch = "/touch";
		accdet = "/accdet";
		bat_gm30 = "/battery";
		mdp_rdma0 = "/mdp_rdma0@14001000";
		mdp_rdma1 = "/mdp_rdma1@14002000";
		mdp_rsz0 = "/mdp_rsz0@14003000";
		mdp_rsz1 = "/mdp_rsz1@14004000";
		mdp_wrot0 = "/mdp_wrot0@14005000";
		mdp_wdma = "/mdp_wdma@14006000";
		mdp_tdshp = "/mdp_tdshp@14007000";
		mtkfb = "/mtkfb@0";
		dsi_te = "/dsi_te";
		mhl = "/mhl@0";
		disp_color0 = "/disp_color0@1400e000";
		disp_aal0 = "/disp_aal0@14010000";
		disp_mutex = "/disp_mutex@14016000";
		smi_larb0 = "/smi_larb0@14017000";
		mdp_aal = "/mdp_aal@1401b000";
		mdp_ccorr = "/mdp_ccorr@1401c000";
		vdec_gcon = "/vdec_gcon@16000000";
		smi_larb1 = "/smi_larb1@16010000";
		venc_gcon = "/venc_gcon@17000000";
		smi_larb4 = "/smi_larb4@17010000";
		venc = "/venc@17020000";
		imgsys = "/imgsys@15020000";
		smi_larb2 = "/smi_larb2@1502f000";
		smi_larb5 = "/smi_larb5@15021000";
		camsys = "/camsys@1a000000";
		ipu_conn = "/ipu_conn@19000000";
		ipu_adl = "/ipu_adl@19010000";
		ipu0 = "/ipu0@19180000";
		ipu1 = "/ipu1@19280000";
		smi_larb3 = "/smi_larb3@1a002000";
		smi_larb6 = "/smi_larb6@1a001000";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		flashlight_core = "/flashlight_core";
		flashlights_lm3642 = "/flashlights_lm3642";
		flashlights_ha7109 = "/flashlights_ha7109";
		flashlights_mt6370 = "/flashlights_mt6370";
		usbphy0 = "/usbphy";
		odm = "/odm";
		radio_md_cfg = "/radio_md_cfg";
		dynamic_options = "/dynamic_options";
		mt_charger = "/mt_charger";
		lk_charger = "/lk_charger";
		charger = "/charger";
		rt9465_slave_chr = "/rt9465_slave_chr";
		subpmic_pmu_eint = "/mt6370_pmu_eint";
		goodix_fp = "/fingerprint";
		tcpc_pd = "/mt6370_pd_eint";
		rt5081_pmu_eint = "/rt5081_pmu_eint";
		rt5081_pd = "/rt5081_pd_eint";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		msdc1_ins = "/msdc1_ins";
		gyro = "/gyro";
		mse = "/mse";
		als = "/als";
		otg_iddig = "/otg_iddig";
		nfc = "/nfc";
		irq_nfc = "/irq_nfc";
		smart_pa = "/smart_pa";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		usb_c_pinctrl = "/usb_c_pinctrl";
		ssusb_ip_sleep = "/ssusb_ip_sleep";
		mt_pmic_vdram1_buck_reg = "/mt_pmic_regulator/buck_regulators/buck_vdram1";
		mt_pmic_vcore_buck_reg = "/mt_pmic_regulator/buck_regulators/buck_vcore";
		mt_pmic_vpa_buck_reg = "/mt_pmic_regulator/buck_regulators/buck_vpa";
		mt_pmic_vproc11_buck_reg = "/mt_pmic_regulator/buck_regulators/buck_vproc11";
		mt_pmic_vproc12_buck_reg = "/mt_pmic_regulator/buck_regulators/buck_vproc12";
		mt_pmic_vgpu_buck_reg = "/mt_pmic_regulator/buck_regulators/buck_vgpu";
		mt_pmic_vs2_buck_reg = "/mt_pmic_regulator/buck_regulators/buck_vs2";
		mt_pmic_vmodem_buck_reg = "/mt_pmic_regulator/buck_regulators/buck_vmodem";
		mt_pmic_vs1_buck_reg = "/mt_pmic_regulator/buck_regulators/buck_vs1";
		mt_pmic_vdram2_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vdram2";
		mt_pmic_vsim1_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vsim1";
		mt_pmic_vibr_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vrf12";
		mt_pmic_vio18_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vio18";
		mt_pmic_vusb_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vusb";
		mt_pmic_vcamio_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vcamio";
		mt_pmic_vcamd_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vcamd";
		mt_pmic_vcn18_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vfe28";
		mt_pmic_vsram_proc11_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vsram_proc11";
		mt_pmic_vcn28_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vcn28";
		mt_pmic_vsram_others_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vsram_others";
		mt_pmic_vsram_gpu_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vsram_gpu";
		mt_pmic_vxo22_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vxo22";
		mt_pmic_vefuse_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vefuse";
		mt_pmic_vaux18_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vaux18";
		mt_pmic_vmch_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vmch";
		mt_pmic_vbif28_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vbif28";
		mt_pmic_vsram_proc12_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vsram_proc12";
		mt_pmic_vcama1_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vcama1";
		mt_pmic_vemc_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vemc";
		mt_pmic_vio28_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vio28";
		mt_pmic_va12_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_va12";
		mt_pmic_vrf18_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vrf18";
		mt_pmic_vcn33_bt_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vcn33_wifi";
		mt_pmic_vcama2_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vcama2";
		mt_pmic_vmc_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vmc";
		mt_pmic_vldo28_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vldo28";
		mt_pmic_vaud28_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vaud28";
		mt_pmic_vsim2_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_vsim2";
		mt_pmic_va09_ldo_reg = "/mt_pmic_regulator/ldo_regulators/ldo_va09";
		mt6370_pmu = "/mt6370_pmu_dts";
		mt6370_typec = "/type_c_port0";
		hall = "/hall";
		zte_misc = "/zte_misc";
	};
};
