

================================================================
== Vivado HLS Report for 'getConvolutionResult'
================================================================
* Date:           Wed Apr 11 15:23:22 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        SobelMatrixMultiplier
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020iclg400-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                 |                      |  Latency  |  Interval | Pipeline |
        |             Instance            |        Module        | min | max | min | max |   Type   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_combineOperatorResul_fu_183  |combineOperatorResul  |   13|   13|    1|    1| function |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Conv  |    8|    8|         5|          2|          1|     3|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %array_2), !map !119"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %array_1), !map !126"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %array_0), !map !132"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !138"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @getConvolutionResult_1) nounwind"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%array_0_addr = getelementptr [3 x i32]* %array_0, i64 0, i64 0"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%array_1_addr = getelementptr [3 x i32]* %array_1, i64 0, i64 0"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%array_2_addr = getelementptr [3 x i32]* %array_2, i64 0, i64 0"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%array_0_addr_1 = getelementptr [3 x i32]* %array_0, i64 0, i64 1"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%array_1_addr_1 = getelementptr [3 x i32]* %array_1, i64 0, i64 1"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%array_2_addr_1 = getelementptr [3 x i32]* %array_2, i64 0, i64 1"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%array_0_addr_2 = getelementptr [3 x i32]* %array_0, i64 0, i64 2"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%array_1_addr_2 = getelementptr [3 x i32]* %array_1, i64 0, i64 2"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%array_2_addr_2 = getelementptr [3 x i32]* %array_2, i64 0, i64 2"
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]

 <State 2> : 2.32ns
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %2 ]"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%horizontalResult = phi i32 [ 0, %0 ], [ %horizontalResult_2_2, %2 ]" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:86]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%verticalResult = phi i32 [ 0, %0 ], [ %verticalResult_2_2, %2 ]" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:85]
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%array_0_load = load i32* %array_0_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%array_1_load = load i32* %array_1_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%array_2_load = load i32* %array_2_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%array_0_load_1 = load i32* %array_0_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%array_1_load_1 = load i32* %array_1_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%array_2_load_1 = load i32* %array_2_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

 <State 3> : 4.10ns
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%array_0_load = load i32* %array_0_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 50 [1/2] (2.32ns)   --->   "%array_1_load = load i32* %array_1_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 51 [1/2] (2.32ns)   --->   "%array_2_load = load i32* %array_2_addr, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 52 [1/1] (1.77ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %array_0_load, i32 %array_1_load, i32 %array_2_load, i2 %i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.77ns)   --->   "%tmp_3 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 1, i32 2, i32 1, i2 %i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.77ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 1, i32 0, i32 -1, i2 %i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%array_0_load_1 = load i32* %array_0_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%array_1_load_1 = load i32* %array_1_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 57 [1/2] (2.32ns)   --->   "%array_2_load_1 = load i32* %array_2_addr_1, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 58 [1/1] (1.77ns)   --->   "%tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %array_0_load_1, i32 %array_1_load_1, i32 %array_2_load_1, i2 %i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.77ns)   --->   "%tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 2, i32 0, i32 -2, i2 %i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (2.32ns)   --->   "%array_0_load_2 = load i32* %array_0_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%array_1_load_2 = load i32* %array_1_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%array_2_load_2 = load i32* %array_2_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>

 <State 4> : 8.51ns
ST_4 : Operation 63 [1/1] (8.51ns)   --->   "%tmp_4 = mul nsw i32 %tmp_3, %tmp_2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:85]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (8.51ns)   --->   "%tmp_6 = mul nsw i32 %tmp_5, %tmp_2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:86]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (8.51ns)   --->   "%tmp_6_1 = mul nsw i32 %tmp_8, %tmp_7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:86]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%array_0_load_2 = load i32* %array_0_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_4 : Operation 67 [1/2] (2.32ns)   --->   "%array_1_load_2 = load i32* %array_1_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_4 : Operation 68 [1/2] (2.32ns)   --->   "%array_2_load_2 = load i32* %array_2_addr_2, align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_4 : Operation 69 [1/1] (1.77ns)   --->   "%tmp_9 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %array_0_load_2, i32 %array_1_load_2, i32 %array_2_load_2, i2 %i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.77ns)   --->   "%tmp_s = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 -1, i32 -2, i32 -1, i2 %i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 8.51ns
ST_5 : Operation 71 [1/1] (8.51ns)   --->   "%tmp_4_2 = mul nsw i32 %tmp_s, %tmp_9" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:85]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (8.51ns)   --->   "%tmp_6_2 = mul nsw i32 %tmp_5, %tmp_9" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:86]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 6.92ns
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:81]
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_10 = add nsw i32 %tmp_4_2, %tmp_4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%verticalResult_2_2 = add nsw i32 %verticalResult, %tmp_10" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:85]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %tmp_6_1, %tmp_6_2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:86]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_11 = add nsw i32 %tmp1, %tmp_6" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:86]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%horizontalResult_2_2 = add nsw i32 %horizontalResult, %tmp_11" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:86]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp_1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:88]
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:80]

 <State 7> : 8.51ns
ST_7 : Operation 84 [15/15] (8.51ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 8.68ns
ST_8 : Operation 85 [14/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 8.68ns
ST_9 : Operation 86 [13/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 8.68ns
ST_10 : Operation 87 [12/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 8.68ns
ST_11 : Operation 88 [11/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 8.68ns
ST_12 : Operation 89 [10/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 8.68ns
ST_13 : Operation 90 [9/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 8.68ns
ST_14 : Operation 91 [8/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 15> : 8.68ns
ST_15 : Operation 92 [7/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 16> : 8.68ns
ST_16 : Operation 93 [6/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 17> : 8.68ns
ST_17 : Operation 94 [5/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 18> : 8.68ns
ST_18 : Operation 95 [4/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 19> : 8.68ns
ST_19 : Operation 96 [3/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 20> : 8.68ns
ST_20 : Operation 97 [2/15] (8.67ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 21> : 6.10ns
ST_21 : Operation 98 [1/15] (6.10ns)   --->   "%tmp = call fastcc i12 @combineOperatorResul(i32 %verticalResult, i32 %horizontalResult)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%p_trunc_ext = zext i12 %tmp to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]
ST_21 : Operation 100 [1/1] (0.00ns)   --->   "ret i32 %p_trunc_ext" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:89]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ array_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_22          (specbitsmap      ) [ 0000000000000000000000]
StgValue_23          (specbitsmap      ) [ 0000000000000000000000]
StgValue_24          (specbitsmap      ) [ 0000000000000000000000]
StgValue_25          (specbitsmap      ) [ 0000000000000000000000]
StgValue_26          (spectopmodule    ) [ 0000000000000000000000]
array_0_addr         (getelementptr    ) [ 0011111000000000000000]
array_1_addr         (getelementptr    ) [ 0011111000000000000000]
array_2_addr         (getelementptr    ) [ 0011111000000000000000]
array_0_addr_1       (getelementptr    ) [ 0011111000000000000000]
array_1_addr_1       (getelementptr    ) [ 0011111000000000000000]
array_2_addr_1       (getelementptr    ) [ 0011111000000000000000]
array_0_addr_2       (getelementptr    ) [ 0011111000000000000000]
array_1_addr_2       (getelementptr    ) [ 0011111000000000000000]
array_2_addr_2       (getelementptr    ) [ 0011111000000000000000]
StgValue_36          (br               ) [ 0111111000000000000000]
i                    (phi              ) [ 0011100000000000000000]
horizontalResult     (phi              ) [ 0011111111111111111111]
verticalResult       (phi              ) [ 0011111111111111111111]
exitcond1            (icmp             ) [ 0011111000000000000000]
i_1                  (add              ) [ 0111111000000000000000]
StgValue_42          (br               ) [ 0000000000000000000000]
array_0_load         (load             ) [ 0000000000000000000000]
array_1_load         (load             ) [ 0000000000000000000000]
array_2_load         (load             ) [ 0000000000000000000000]
tmp_2                (mux              ) [ 0010100000000000000000]
tmp_3                (mux              ) [ 0010100000000000000000]
tmp_5                (mux              ) [ 0011110000000000000000]
array_0_load_1       (load             ) [ 0000000000000000000000]
array_1_load_1       (load             ) [ 0000000000000000000000]
array_2_load_1       (load             ) [ 0000000000000000000000]
tmp_7                (mux              ) [ 0010100000000000000000]
tmp_8                (mux              ) [ 0010100000000000000000]
tmp_4                (mul              ) [ 0011011000000000000000]
tmp_6                (mul              ) [ 0011011000000000000000]
tmp_6_1              (mul              ) [ 0011011000000000000000]
array_0_load_2       (load             ) [ 0000000000000000000000]
array_1_load_2       (load             ) [ 0000000000000000000000]
array_2_load_2       (load             ) [ 0000000000000000000000]
tmp_9                (mux              ) [ 0001010000000000000000]
tmp_s                (mux              ) [ 0001010000000000000000]
tmp_4_2              (mul              ) [ 0010001000000000000000]
tmp_6_2              (mul              ) [ 0010001000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000]
StgValue_74          (specloopname     ) [ 0000000000000000000000]
tmp_1                (specregionbegin  ) [ 0000000000000000000000]
StgValue_76          (specpipeline     ) [ 0000000000000000000000]
tmp_10               (add              ) [ 0000000000000000000000]
verticalResult_2_2   (add              ) [ 0111111000000000000000]
tmp1                 (add              ) [ 0000000000000000000000]
tmp_11               (add              ) [ 0000000000000000000000]
horizontalResult_2_2 (add              ) [ 0111111000000000000000]
empty_10             (specregionend    ) [ 0000000000000000000000]
StgValue_83          (br               ) [ 0111111000000000000000]
tmp                  (call             ) [ 0000000000000000000000]
p_trunc_ext          (zext             ) [ 0000000000000000000000]
StgValue_100         (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="array_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="getConvolutionResult_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="combineOperatorResul"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="array_0_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_0_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="array_1_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_1_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="array_2_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_2_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="array_0_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_0_addr_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="array_1_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_1_addr_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="array_2_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_2_addr_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="array_0_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_0_addr_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="array_1_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_1_addr_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="array_2_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_2_addr_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="3" bw="2" slack="1"/>
<pin id="139" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_0_load/2 array_0_load_1/2 array_0_load_2/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="1"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="3" bw="2" slack="1"/>
<pin id="142" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_1_load/2 array_1_load_1/2 array_1_load_2/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="3" bw="2" slack="1"/>
<pin id="145" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_2_load/2 array_2_load_1/2 array_2_load_2/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="1"/>
<pin id="149" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="2" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="horizontalResult_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="horizontalResult (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="horizontalResult_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="32" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="horizontalResult/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="verticalResult_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="verticalResult (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="verticalResult_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="32" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="verticalResult/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_combineOperatorResul_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="0" index="3" bw="32" slack="0"/>
<pin id="196" dir="0" index="4" bw="2" slack="1"/>
<pin id="197" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 tmp_9/4 "/>
</bind>
</comp>

<comp id="203" class="1005" name="reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/4 tmp_6_2/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="0" index="3" bw="1" slack="0"/>
<pin id="229" dir="0" index="4" bw="2" slack="1"/>
<pin id="230" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_5_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="1" slack="0"/>
<pin id="241" dir="0" index="4" bw="2" slack="1"/>
<pin id="242" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="32" slack="0"/>
<pin id="253" dir="0" index="4" bw="2" slack="1"/>
<pin id="254" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_8_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="2" slack="0"/>
<pin id="265" dir="0" index="4" bw="2" slack="1"/>
<pin id="266" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_6_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_1/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="2" slack="0"/>
<pin id="285" dir="0" index="3" bw="1" slack="0"/>
<pin id="286" dir="0" index="4" bw="2" slack="2"/>
<pin id="287" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_4_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4_2/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_10_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="32" slack="2"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="verticalResult_2_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="4"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="verticalResult_2_2/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_11_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="horizontalResult_2_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="4"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="horizontalResult_2_2/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_trunc_ext_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_trunc_ext/21 "/>
</bind>
</comp>

<comp id="327" class="1005" name="array_0_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="1"/>
<pin id="329" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_0_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="array_1_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="1"/>
<pin id="334" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_1_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="array_2_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="1"/>
<pin id="339" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_2_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="array_0_addr_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="1"/>
<pin id="344" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_0_addr_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="array_1_addr_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="1"/>
<pin id="349" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_1_addr_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="array_2_addr_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="1"/>
<pin id="354" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="array_2_addr_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="array_0_addr_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="2"/>
<pin id="359" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="array_0_addr_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="array_1_addr_2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="2"/>
<pin id="364" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="array_1_addr_2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="array_2_addr_2_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="2"/>
<pin id="369" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="array_2_addr_2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="exitcond1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="i_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_3_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_5_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_7_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_8_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_4_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2"/>
<pin id="403" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_6_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_6_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="2"/>
<pin id="413" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_s_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_4_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_6_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="verticalResult_2_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="verticalResult_2_2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="horizontalResult_2_2_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="horizontalResult_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="171" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="159" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="126" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="130" pin="2"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="134" pin="2"/><net_sink comp="191" pin=3"/></net>

<net id="202"><net_src comp="147" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="206"><net_src comp="191" pin="5"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="151" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="151" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="235"><net_src comp="147" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="247"><net_src comp="147" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="126" pin="5"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="130" pin="5"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="134" pin="5"/><net_sink comp="248" pin=3"/></net>

<net id="259"><net_src comp="147" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="271"><net_src comp="147" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="276"><net_src comp="203" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="292"><net_src comp="147" pin="1"/><net_sink comp="281" pin=4"/></net>

<net id="297"><net_src comp="203" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="306"><net_src comp="171" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="159" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="183" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="54" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="335"><net_src comp="62" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="340"><net_src comp="70" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="345"><net_src comp="78" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="350"><net_src comp="86" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="355"><net_src comp="94" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="134" pin=3"/></net>

<net id="360"><net_src comp="102" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="365"><net_src comp="110" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="370"><net_src comp="118" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="375"><net_src comp="212" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="218" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="384"><net_src comp="224" pin="5"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="389"><net_src comp="236" pin="5"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="394"><net_src comp="248" pin="5"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="399"><net_src comp="260" pin="5"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="404"><net_src comp="272" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="409"><net_src comp="207" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="414"><net_src comp="277" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="419"><net_src comp="281" pin="5"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="424"><net_src comp="293" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="429"><net_src comp="207" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="434"><net_src comp="302" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="439"><net_src comp="317" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="163" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getConvolutionResult : array_0 | {2 3 4 }
	Port: getConvolutionResult : array_1 | {2 3 4 }
	Port: getConvolutionResult : array_2 | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_42 : 2
	State 3
		tmp_2 : 1
		tmp_7 : 1
	State 4
		tmp_9 : 1
	State 5
	State 6
		verticalResult_2_2 : 1
		tmp_11 : 1
		horizontalResult_2_2 : 2
		empty_10 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		p_trunc_ext : 1
		StgValue_100 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_combineOperatorResul_fu_183 |    6    |  1.769  |   469   |   2205  |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            i_1_fu_218           |    0    |    0    |    0    |    10   |
|          |          tmp_10_fu_298          |    0    |    0    |    0    |    32   |
|    add   |    verticalResult_2_2_fu_302    |    0    |    0    |    0    |    32   |
|          |           tmp1_fu_308           |    0    |    0    |    0    |    39   |
|          |          tmp_11_fu_312          |    0    |    0    |    0    |    32   |
|          |   horizontalResult_2_2_fu_317   |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_207           |    3    |    0    |    0    |    20   |
|    mul   |           tmp_4_fu_272          |    3    |    0    |    0    |    20   |
|          |          tmp_6_1_fu_277         |    3    |    0    |    0    |    20   |
|          |          tmp_4_2_fu_293         |    3    |    0    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_191           |    0    |    0    |    0    |    15   |
|          |           tmp_3_fu_224          |    0    |    0    |    0    |    15   |
|    mux   |           tmp_5_fu_236          |    0    |    0    |    0    |    15   |
|          |           tmp_7_fu_248          |    0    |    0    |    0    |    15   |
|          |           tmp_8_fu_260          |    0    |    0    |    0    |    15   |
|          |           tmp_s_fu_281          |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         exitcond1_fu_212        |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|   zext   |        p_trunc_ext_fu_323       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    18   |  1.769  |   469   |   2560  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   array_0_addr_1_reg_342   |    2   |
|   array_0_addr_2_reg_357   |    2   |
|    array_0_addr_reg_327    |    2   |
|   array_1_addr_1_reg_347   |    2   |
|   array_1_addr_2_reg_362   |    2   |
|    array_1_addr_reg_332    |    2   |
|   array_2_addr_1_reg_352   |    2   |
|   array_2_addr_2_reg_367   |    2   |
|    array_2_addr_reg_337    |    2   |
|      exitcond1_reg_372     |    1   |
|horizontalResult_2_2_reg_436|   32   |
|  horizontalResult_reg_159  |   32   |
|         i_1_reg_376        |    2   |
|          i_reg_147         |    2   |
|           reg_203          |   32   |
|        tmp_3_reg_381       |   32   |
|       tmp_4_2_reg_421      |   32   |
|        tmp_4_reg_401       |   32   |
|        tmp_5_reg_386       |   32   |
|       tmp_6_1_reg_411      |   32   |
|       tmp_6_2_reg_426      |   32   |
|        tmp_6_reg_406       |   32   |
|        tmp_7_reg_391       |   32   |
|        tmp_8_reg_396       |   32   |
|        tmp_s_reg_416       |   32   |
| verticalResult_2_2_reg_431 |   32   |
|   verticalResult_reg_171   |   32   |
+----------------------------+--------+
|            Total           |   503  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_126    |  p0  |   2  |   2  |    4   ||    9    |
|     grp_access_fu_130    |  p0  |   2  |   2  |    4   ||    9    |
|     grp_access_fu_134    |  p0  |   2  |   2  |    4   ||    9    |
|         i_reg_147        |  p0  |   2  |   2  |    4   ||    9    |
| horizontalResult_reg_159 |  p0  |   2  |  32  |   64   ||    9    |
|  verticalResult_reg_171  |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   144  ||  10.614 ||    54   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    1   |   469  |  2560  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   503  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   12   |   972  |  2614  |
+-----------+--------+--------+--------+--------+
