{"vcs1":{"timestamp_begin":1684313107.415292366, "rt":1.33, "ut":0.41, "st":0.21}}
{"vcselab":{"timestamp_begin":1684313108.834297128, "rt":1.25, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684313110.150041460, "rt":0.49, "ut":0.25, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684313106.774097390}
{"VCS_COMP_START_TIME": 1684313106.774097390}
{"VCS_COMP_END_TIME": 1684313112.178501240}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330584}}
{"stitch_vcselab": {"peak_mem": 211884}}
