library verilog;
use verilog.vl_types.all;
entity imem_dist_mem_gen_v8_0_10 is
    port(
        a               : in     vl_logic_vector(10 downto 0);
        d               : in     vl_logic_vector(31 downto 0);
        dpra            : in     vl_logic_vector(10 downto 0);
        clk             : in     vl_logic;
        we              : in     vl_logic;
        i_ce            : in     vl_logic;
        qspo_ce         : in     vl_logic;
        qdpo_ce         : in     vl_logic;
        qdpo_clk        : in     vl_logic;
        qspo_rst        : in     vl_logic;
        qdpo_rst        : in     vl_logic;
        qspo_srst       : in     vl_logic;
        qdpo_srst       : in     vl_logic;
        spo             : out    vl_logic_vector(31 downto 0);
        dpo             : out    vl_logic_vector(31 downto 0);
        qspo            : out    vl_logic_vector(31 downto 0);
        qdpo            : out    vl_logic_vector(31 downto 0)
    );
end imem_dist_mem_gen_v8_0_10;
