#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Jan 19 18:01:51 2016
# Process ID: 10796
# Log file: C:/Xilinx/a/a.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Xilinx/a/a.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z030fbg676-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/Xilinx/a/a.cache/wt [current_project]
# set_property parent.project_path C:/Xilinx/a/a.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths {
#   C:/Xilinx/Projects/zynq_mask_test/bram_mask
#   C:/Xilinx/Projects/CameraLinkToAXI_IP
#   C:/Xilinx/a/repo
# } [current_project]
# add_files C:/Xilinx/a/a.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Projects/zynq_mask_test/bram_mask'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Projects/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/a/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_0_0/constraints/hls_threshold_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_axis_dwidth_converter_0_0/dw_conv_axis_dwidth_converter_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/dw_conv_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_axis_dwidth_converter_0_0/dw_conv_axis_dwidth_converter_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/design_1_c_shift_ram_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all C:/Xilinx/a/a.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files C:/Xilinx/a/a.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib C:/Xilinx/a/a.srcs/sources_1/imports/hdl/design_1_wrapper.v
# read_xdc C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc
# set_property used_in_implementation false [get_files C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z030fbg676-1
Command: synth_design -top design_1_wrapper -part xc7z030fbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -415 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 302.113 ; gain = 138.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Xilinx/a/a.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'design_1_address_gen_param_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/synth/design_1_address_gen_param_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'address_gen_param' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:22]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:39]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:40]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:41]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:42]
INFO: [Synth 8-256] done synthesizing module 'address_gen_param' (3#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/sources_1/new/adress_gen.v:22]
INFO: [Synth 8-256] done synthesizing module 'design_1_address_gen_param_0_0' (4#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_address_gen_param_0_0/synth/design_1_address_gen_param_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (5#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (6#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (7#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (8#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (9#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (10#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (11#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (12#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (13#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (14#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (15#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (16#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized0' (17#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (18#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:702]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:1097]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (19#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (20#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 79 connections, but only 75 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:1404]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (21#1) [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:1097]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (22#1) [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:702]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/synth/design_1_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' (23#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' (24#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' (25#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice' (26#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer' (27#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axisc_downsizer' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axisc_downsizer' (28#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' (28#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized0' (28#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' (28#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized0' (28#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter' (29#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_dwidth_converter_0_0' (30#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/synth/design_1_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:236]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (31#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'bindec' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5093]
INFO: [Synth 8-256] done synthesizing module 'bindec' (32#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5093]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (33#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized23' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized23' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized24' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized24' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized25' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized25' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized26' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized26' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized27' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized27' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized28' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized28' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized29' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized29' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized30' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram_T' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12831]
INFO: [Synth 8-113] binding component instance 'ram_B' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:13036]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized30' (34#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (35#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (35#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (36#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (37#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (38#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (39#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (40#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (41#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:78]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (32) of module 'design_1_blk_mem_gen_0_0' [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:452]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_1_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:73]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'bindec__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5093]
INFO: [Synth 8-256] done synthesizing module 'bindec__parameterized0' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5093]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized31' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16312]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized31' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized32' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16312]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized32' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized1' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized2' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized2' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (41#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_1_0' (42#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/synth/design_1_blk_mem_gen_1_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_bram_mask_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bram_mask_0_0/synth/design_1_bram_mask_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bram_mask' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/bram_mask_v1_0/37934a94/top.sv:1]
INFO: [Synth 8-256] done synthesizing module 'bram_mask' (43#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/bram_mask_v1_0/37934a94/top.sv:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_bram_mask_0_0' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bram_mask_0_0/synth/design_1_bram_mask_0_0.v:57]
WARNING: [Synth 8-350] instance 'bram_mask_0' of module 'design_1_bram_mask_0_0' requires 19 connections, but only 16 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:476]
INFO: [Synth 8-638] synthesizing module 'design_1_bus_doubler_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/synth/design_1_bus_doubler_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bus_doubler' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/bus_doubler.v:1]
INFO: [Synth 8-638] synthesizing module 'dw_conv_wrapper' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/imports/hdl/dw_conv_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'dw_conv' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/hdl/dw_conv.v:12]
INFO: [Synth 8-638] synthesizing module 'dw_conv_axis_dwidth_converter_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_axis_dwidth_converter_0_0/synth/dw_conv_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized1' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized1' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized1' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized1' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axisc_upsizer__parameterized0' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized2' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized2' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized2' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized2' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice__parameterized2' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized2' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized2' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice__parameterized2' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_axis_dwidth_converter__parameterized0' (44#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-256] done synthesizing module 'dw_conv_axis_dwidth_converter_0_0' (45#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_axis_dwidth_converter_0_0/synth/dw_conv_axis_dwidth_converter_0_0.v:57]
WARNING: [Synth 8-350] instance 'axis_dwidth_converter_0' of module 'dw_conv_axis_dwidth_converter_0_0' requires 8 connections, but only 7 given [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/hdl/dw_conv.v:40]
INFO: [Synth 8-638] synthesizing module 'dw_conv_xlconstant_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_xlconstant_0_0/sim/dw_conv_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (46#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'dw_conv_xlconstant_0_0' (47#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/ip/dw_conv_xlconstant_0_0/sim/dw_conv_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'dw_conv' (48#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/bd/dw_conv/hdl/dw_conv.v:12]
INFO: [Synth 8-256] done synthesizing module 'dw_conv_wrapper' (49#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/hari_bdbl/hari_bdbl.srcs/sources_1/imports/hdl/dw_conv_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'bus_doubler' (50#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/bus_doubler.v:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_bus_doubler_0_0' (51#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_bus_doubler_0_0/synth/design_1_bus_doubler_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0' declared at 'c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:109' bound to instance 'U0' of component 'c_shift_ram_v12_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_viv' declared at 'c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2485' bound to instance 'i_synth' of component 'c_shift_ram_v12_0_viv' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (52#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (53#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0__parameterized0' (54#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_0_0' (55#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/synth/design_1_c_shift_ram_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_c_shift_ram_1_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:67]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0' declared at 'c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0.vhd:109' bound to instance 'U0' of component 'c_shift_ram_v12_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_shift_ram_1_0' (56#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_1_0/synth/design_1_c_shift_ram_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1_cameralink_to_axis_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/synth/design_1_cameralink_to_axis_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'cameralink_to_axis' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/cameralink_to_axis.sv:1]
INFO: [Synth 8-638] synthesizing module 'top_lvds_4x3_7to1_sdr_rx' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:59]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (57#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (58#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12244]
INFO: [Synth 8-638] synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_sdr' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/n_x_serdes_1_to_7_mmcm_idelay_sdr.v:59]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_mmcm_idelay_sdr' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/serdes_1_to_7_mmcm_idelay_sdr.v:62]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS_DIFF_OUT' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10674]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS_DIFF_OUT' (59#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10674]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (60#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15262]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (61#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15262]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (62#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (63#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'delay_controller_wrap' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/delay_controller_wrap.v:59]
INFO: [Synth 8-256] done synthesizing module 'delay_controller_wrap' (64#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/delay_controller_wrap.v:59]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_DIFF_OUT' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10318]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_DIFF_OUT' (65#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10318]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (65#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12256]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15262]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized0' (65#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15262]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_mmcm_idelay_sdr' (66#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/serdes_1_to_7_mmcm_idelay_sdr.v:62]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_sdr' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/serdes_1_to_7_slave_idelay_sdr.v:62]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS__parameterized0' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS__parameterized0' (66#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_sdr' (67#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/serdes_1_to_7_slave_idelay_sdr.v:62]
INFO: [Synth 8-256] done synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_sdr' (68#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/n_x_serdes_1_to_7_mmcm_idelay_sdr.v:59]
WARNING: [Synth 8-350] instance 'rx0' of module 'n_x_serdes_1_to_7_mmcm_idelay_sdr' requires 21 connections, but only 18 given [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:137]
INFO: [Synth 8-256] done synthesizing module 'top_lvds_4x3_7to1_sdr_rx' (69#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:59]
INFO: [Synth 8-638] synthesizing module 'cameralink_decode' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/cameralink_decode.v:1]
INFO: [Synth 8-256] done synthesizing module 'cameralink_decode' (70#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/cameralink_decode.v:1]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/synth/v_vid_in_axi4s_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' (71#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:105]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:106]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:97]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:98]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:99]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:129]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' (72#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' (73#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' (74#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_0' (75#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/synth/v_vid_in_axi4s_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'cameralink_to_axis' (76#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/cameralink_to_axis.sv:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_cameralink_to_axis_0_0' (77#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/synth/design_1_cameralink_to_axis_0_0.v:56]
WARNING: [Synth 8-350] instance 'cameralink_to_axis_0' of module 'design_1_cameralink_to_axis_0_0' requires 34 connections, but only 24 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:513]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (78#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26053]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (79#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26053]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (80#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (81#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:528]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12668]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12669]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12670]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (82#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (83#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (83#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized33' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:1681]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:1681]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:1681]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183126]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183126]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183126]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183209]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183209]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183209]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183294]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183294]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183294]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183376]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183376]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183376]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15990]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16033]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' (83#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized33' (83#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (83#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (83#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (83#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (83#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (83#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (84#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12899]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4792]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (85#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (86#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12899]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (87#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8464]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'compare' (88#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (89#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8464]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (90#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (91#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (92#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13383]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (93#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (94#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (95#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (96#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (97#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (98#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (99#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:73]
WARNING: [Synth 8-350] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' requires 9 connections, but only 7 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:544]
INFO: [Synth 8-638] synthesizing module 'design_1_hls_threshold_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_0_0/synth/design_1_hls_threshold_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hls_threshold' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_0_0/hdl/verilog/hls_threshold.v:12]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_0_0/hdl/verilog/hls_threshold.v:81]
INFO: [Synth 8-256] done synthesizing module 'hls_threshold' (100#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_0_0/hdl/verilog/hls_threshold.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_hls_threshold_0_0' (101#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_hls_threshold_0_0/synth/design_1_hls_threshold_0_0.v:57]
WARNING: [Synth 8-350] instance 'hls_threshold_0' of module 'design_1_hls_threshold_0_0' requires 20 connections, but only 14 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
INFO: [Synth 8-638] synthesizing module 'design_1_homography_latest_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/synth/design_1_homography_latest_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'homography_latest' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:1]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:31]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = yes [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:32]
INFO: [Synth 8-638] synthesizing module 'lut_bram' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:1]
INFO: [Synth 8-3876] $readmem data file 'C:/Xilinx/lut_bram.txt' is read successfully [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:59]
INFO: [Synth 8-256] done synthesizing module 'lut_bram' (102#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:1]
INFO: [Synth 8-638] synthesizing module 'lut_offsets' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:63]
INFO: [Synth 8-3876] $readmem data file 'C:/Xilinx/lut_offsets.txt' is read successfully [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:87]
INFO: [Synth 8-256] done synthesizing module 'lut_offsets' (103#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/lut_bram.v:63]
INFO: [Synth 8-638] synthesizing module 'doLookUp' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:234]
INFO: [Synth 8-638] synthesizing module 'prio_encoder' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:196]
INFO: [Synth 8-256] done synthesizing module 'prio_encoder' (104#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:695]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:695]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:695]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:695]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:695]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:695]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:695]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:695]
WARNING: [Synth 8-3848] Net addr_image_out_b in module/entity doLookUp does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:277]
WARNING: [Synth 8-3848] Net din_image_out_b in module/entity doLookUp does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:279]
INFO: [Synth 8-256] done synthesizing module 'doLookUp' (105#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:234]
INFO: [Synth 8-256] done synthesizing module 'homography_latest' (106#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_homography_latest_0_0' (107#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/synth/design_1_homography_latest_0_0.v:56]
WARNING: [Synth 8-350] instance 'homography_latest_0' of module 'design_1_homography_latest_0_0' requires 11 connections, but only 10 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:567]
INFO: [Synth 8-638] synthesizing module 'design_1_line_buf_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/synth/design_1_line_buf_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'line_buf' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/line_buf.v:23]
INFO: [Synth 8-256] done synthesizing module 'line_buf' (108#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/line_buf.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_line_buf_0_0' (109#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_line_buf_0_0/synth/design_1_line_buf_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (110#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (111#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (112#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (113#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (114#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (115#1) [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (116#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:589]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_1_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_1_0' (117#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'design_1_proc_sys_reset_1_0' requires 10 connections, but only 7 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:597]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (118#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (119#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (120#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:363]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (121#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 87 connections, but only 67 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:607]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (122#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 7 given [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:675]
INFO: [Synth 8-638] synthesizing module 'design_1_util_reduced_logic_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/synth/design_1_util_reduced_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'util_reduced_logic' declared at 'c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/util_reduced_logic_v2_0/hdl/util_reduced_logic.vhd:76' bound to instance 'U0' of component 'util_reduced_logic' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/synth/design_1_util_reduced_logic_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic__parameterized0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/util_reduced_logic_v2_0/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic__parameterized0' (123#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/util_reduced_logic_v2_0/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_reduced_logic_0_0' (124#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/synth/design_1_util_reduced_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/work/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (125#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/work/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (126#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_1' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_1' (127#1) [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (128#1) [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17315]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (129#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17315]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (130#1) [C:/Xilinx/a/a.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:27 ; elapsed = 00:06:32 . Memory (MB): peak = 613.254 ; gain = 449.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
WARNING: [Synth 8-3295] tying undriven pin rx0:enable_monitor to constant 0 [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/top_lvds_4x3_7to1_sdr_rx.v:137]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[30] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[29] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[28] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[27] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[22] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[21] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[20] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[19] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[18] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[13] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[12] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[11] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[10] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[9] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[4] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[3] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[2] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[1] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[30] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[29] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[28] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[27] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[22] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[21] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[20] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[19] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[18] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[13] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[12] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[11] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[10] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[9] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[4] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[3] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[2] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[1] to constant 0 [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[7] to constant 0 [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[6] to constant 0 [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[5] to constant 0 [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[4] to constant 0 [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[3] to constant 0 [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[2] to constant 0 [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[1] to constant 0 [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[0] to constant 0 [C:/Xilinx/a/a.srcs/sources_1/bd/design_1/hdl/design_1.v:552]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:28 ; elapsed = 00:06:34 . Memory (MB): peak = 613.254 ; gain = 449.945
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'design_1_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:81]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc:81]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_design_1_clk_wiz_0_0'. [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc:81]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc:81]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_design_1_clk_wiz_0_0'. [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc:81]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc:81]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_design_1_clk_wiz_0_0'. [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc:83]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc:83]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_design_1_clk_wiz_0_0'. [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc:83]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc:83]
Finished Parsing XDC File [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Xilinx/a/a.srcs/constrs_1/imports/new/video_timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  FDR => FDRE: 37 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS => IBUFDS: 3 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  MUXCY_L => MUXCY: 4 instances
  OBUFDS => OBUFDS: 20 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 821.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:46 ; elapsed = 00:06:53 . Memory (MB): peak = 821.375 ; gain = 658.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:46 ; elapsed = 00:06:53 . Memory (MB): peak = 821.375 ; gain = 658.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for design_1_i/bram_mask_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_1_i/cameralink_to_axis_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for design_1_i/axis_dwidth_converter_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for design_1_i/hls_threshold_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for design_1_i/util_reduced_logic_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for design_1_i/address_gen_param_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for design_1_i/homography_latest_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for design_1_i/bus_doubler_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/xlconstant_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for design_1_i/line_buf_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for design_1_i/c_shift_ram_1. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_1. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property DONT_TOUCH = true for design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 108).
Applied set_property DONT_TOUCH = true for design_1_i/fifo_generator_0/U0. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  C:/Xilinx/a/a.runs/synth_1/dont_touch.xdc, line 143).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:50 ; elapsed = 00:06:56 . Memory (MB): peak = 821.375 ; gain = 658.066
---------------------------------------------------------------------------------
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse.
ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_dwidth_converter_v1_1_axisc_upsizer'
ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_dwidth_converter_v1_1_axisc_upsizer__parameterized0'
ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/delay_controller_wrap.v:340]
ROM "m_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_delay_val_int" won't be mapped to RAM because it is too sparse.
ROM "data_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "m_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "inc_run" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "eye_run" won't be mapped to RAM because it is too sparse.
ROM "s_delay_val_eye" won't be mapped to RAM because it is too sparse.
ROM "meq_min" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/serdes_1_to_7_mmcm_idelay_sdr.v:533]
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'serdes_1_to_7_mmcm_idelay_sdr'
ROM "bsstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "bsstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "c_delay_in_target" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "rst_iserdes" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/imports/CameraLinkDecaMode/serdes_1_to_7_slave_idelay_sdr.v:325]
ROM "bsstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "bsstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "c_delay_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "en_lut_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "en_lut_offsets" won't be mapped to RAM because it is too sparse.
ROM "frame_end" won't be mapped to RAM because it is too sparse.
ROM "lut_ptr" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "x_pos1" won't be mapped to RAM because it is too sparse.
ROM "x_pos_q" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "first_valid_x" won't be mapped to RAM because it is too sparse.
ROM "start_y_a" won't be mapped to RAM because it is too sparse.
ROM "count_data" won't be mapped to RAM because it is too sparse.
ROM "we_image_out_a_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "img_ptr" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "img_ptr" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "flag_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "hsync" won't be mapped to RAM because it is too sparse.
ROM "hsync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "line_counter_homography" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "vsync" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "hsync_t" won't be mapped to RAM because it is too sparse.
ROM "vsync_t" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Xilinx/a/a.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_dwidth_converter_v1_1_axisc_upsizer'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_dwidth_converter_v1_1_axisc_upsizer__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'one-hot' in module 'serdes_1_to_7_mmcm_idelay_sdr'
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3848] Net addr_image_out_b in module/entity doLookUp does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:277]
WARNING: [Synth 8-3848] Net din_image_out_b in module/entity doLookUp does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_homography_latest_0_0/homogrpahy_vtpg_ip.v:279]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:57 ; elapsed = 00:07:04 . Memory (MB): peak = 821.375 ; gain = 658.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:06:57 ; elapsed = 00:07:04 . Memory (MB): peak = 821.375 ; gain = 658.066
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_id_reg[0:0]' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:331]
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/acc_dest_reg[0:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/acc_id_reg[0:0]' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:349]
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[0:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[0:0]' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:328]
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_id_reg[0:0]' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:331]
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[0:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[0:0]' [c:/Xilinx/a/a.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:332]
ROM "x_pos1" won't be mapped to RAM because it is too sparse.
ROM "first_valid_x" won't be mapped to RAM because it is too sparse.
ROM "start_y_a" won't be mapped to RAM because it is too sparse.
ROM "count_data" won't be mapped to RAM because it is too sparse.
ROM "frame_end" won't be mapped to RAM because it is too sparse.
ROM "en_lut_offsets" won't be mapped to RAM because it is too sparse.
ROM "inst/hsync" won't be mapped to RAM because it is too sparse.
ROM "inst/line_counter_homography" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "inst/vsync_t" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:07:01 ; elapsed = 00:07:08 . Memory (MB): peak = 821.375 ; gain = 658.066
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:07:01 ; elapsed = 00:07:08 . Memory (MB): peak = 821.375 ; gain = 658.066

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
warning: RAM inst/lut_bram_inst/RAM_reg got removed due to cross hierarchy optimization.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:11:11 ; elapsed = 00:11:52 . Memory (MB): peak = 2641.770 ; gain = 2478.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:11:11 ; elapsed = 00:11:52 . Memory (MB): peak = 2641.770 ; gain = 2478.461
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:11:11 ; elapsed = 00:11:52 . Memory (MB): peak = 2641.770 ; gain = 2478.461

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:11:11 ; elapsed = 00:11:52 . Memory (MB): peak = 2641.770 ; gain = 2478.461
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:32 ; elapsed = 00:12:13 . Memory (MB): peak = 2641.770 ; gain = 2478.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:43 ; elapsed = 00:12:24 . Memory (MB): peak = 2641.770 ; gain = 2478.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] ) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0] ) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg ) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] ) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0] ) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[39] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[38] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[37] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[36] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[35] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[34] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[33] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[32] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[31] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[30] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[29] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[28] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[27] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[26] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[25] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[24] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[23] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[22] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[21] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[20] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[19] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[18] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[17] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[16] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[15] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[14] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[13] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[12] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[11] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[10] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[9] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[8] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[7] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[6] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[5] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[4] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[3] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[2] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[1] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[0] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_strb_reg[7] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_strb_reg[6] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_strb_reg[5] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_strb_reg[4] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_strb_reg[3] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_strb_reg[2] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_strb_reg[1] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_strb_reg[0] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_id_reg[0] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_id_reg[0] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_dest_reg[0] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_downsizer_conversion.axisc_downsizer_0/r1_dest_reg[0] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[9] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[8] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[7] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[6] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[5] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[4] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[3] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[2] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[1] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[0] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[9] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[8] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[7] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[6] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[5] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[4] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[3] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[2] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[1] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[0] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[19] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[18] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[17] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[16] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[15] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[14] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[13] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[12] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[11] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_strb_reg[10] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[29] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[28] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[27] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[26] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[25] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[24] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[23] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[22] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[21] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_strb_reg[20] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[39] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[38] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb_reg[37] ) is unused and will be removed from module design_1_axis_dwidth_converter_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance \in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:54 ; elapsed = 00:13:37 . Memory (MB): peak = 2646.559 ; gain = 2483.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin hls_threshold_0:src_TSTRB[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:06 ; elapsed = 00:13:49 . Memory (MB): peak = 2646.559 ; gain = 2483.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:06 ; elapsed = 00:13:50 . Memory (MB): peak = 2646.559 ; gain = 2483.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:13 ; elapsed = 00:13:56 . Memory (MB): peak = 2646.559 ; gain = 2483.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BIBUF            |   130|
|2     |BUFG             |     8|
|3     |CARRY4           |   260|
|4     |GND              |     1|
|5     |IDELAYCTRL       |     1|
|6     |IDELAYE2         |     4|
|7     |IDELAYE2_1       |    24|
|8     |INV              |     4|
|9     |ISERDESE2        |    27|
|10    |LUT1             |   329|
|11    |LUT2             |  2496|
|12    |LUT3             |  4181|
|13    |LUT4             |  2565|
|14    |LUT5             |  3228|
|15    |LUT6             | 23560|
|16    |MMCME2_ADV       |     1|
|17    |MUXCY_L          |    66|
|18    |MUXF7            |  1001|
|19    |MUXF8            |    54|
|20    |PLLE2_ADV        |     1|
|21    |PS7              |     1|
|22    |RAM64M           |    12|
|23    |RAMB18E1         |     1|
|24    |RAMB18E1_1       |     1|
|25    |RAMB18E1_4       |     1|
|26    |RAMB18E1_5       |     1|
|27    |RAMB36E1         |    32|
|28    |RAMB36E1_1       |    32|
|29    |RAMB36E1_2       |     2|
|30    |RAMB36E1_3       |     2|
|31    |SRL16            |     3|
|32    |SRL16E           |    92|
|33    |VCC              |     1|
|34    |XORCY            |    71|
|35    |FDCE             |    52|
|36    |FDPE             |    19|
|37    |FDR              |    25|
|38    |FDRE             |  3892|
|39    |FDSE             |    75|
|40    |IBUF             |     2|
|41    |IBUFDS_DIFF_OUT  |    12|
|42    |IBUFGDS          |     3|
|43    |IBUFGDS_DIFF_OUT |     1|
|44    |OBUFDS           |    20|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:33 ; elapsed = 00:14:17 . Memory (MB): peak = 2646.559 ; gain = 2483.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:11:58 . Memory (MB): peak = 2646.559 ; gain = 2192.484
Synthesis Optimization Complete : Time (s): cpu = 00:13:33 ; elapsed = 00:14:17 . Memory (MB): peak = 2646.559 ; gain = 2483.250
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'doLookUp' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 17 inverter(s) to 85 load pin(s).
WARNING: [Constraints 18-1079] Register design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 19 instances
  FDR => FDRE: 25 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS => IBUFDS: 3 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
929 Infos, 197 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:46 ; elapsed = 00:14:29 . Memory (MB): peak = 2646.559 ; gain = 2401.996
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 2646.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 19 18:16:31 2016...
