// Seed: 4060150642
module module_0;
  parameter id_1 = 1;
  id_2(
      id_1, id_1, 1, 1, -1
  );
  assign id_3 = -1;
endmodule
program module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1[-1];
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    output tri1 id_1
);
  uwire id_3, id_4;
  wire id_5;
  module_0 modCall_1 ();
  generate
    begin : LABEL_0
      assign id_0 = 1;
    end
    id_6(
        id_4, id_0 != id_1, -1, -1, -1'b0
    );
  endgenerate
endmodule
