# Digital circuit design project 2022 at Politecnico di Milano

VHDL hardware description to program an FPGA for a convolutional code 1/2
