{"vcs1":{"timestamp_begin":1678143411.352895158, "rt":0.56, "ut":0.12, "st":0.12}}
{"vcselab":{"timestamp_begin":1678143411.942440647, "rt":0.84, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1678143412.807057722, "rt":0.47, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678143411.055750177}
{"VCS_COMP_START_TIME": 1678143411.055750177}
{"VCS_COMP_END_TIME": 1678143413.895927474}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 337968}}
{"stitch_vcselab": {"peak_mem": 238972}}
