digraph "CFG for '_Z12detect_edgesPhS_' function" {
	label="CFG for '_Z12detect_edgesPhS_' function";

	Node0x5c0b360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%2:\l  br label %3\l}"];
	Node0x5c0b360 -> Node0x5c0b3e0;
	Node0x5c0b3e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l3:                                                \l  %4 = phi i32 [ 0, %2 ], [ %53, %52 ]\l  %5 = trunc i32 %4 to i16\l  %6 = urem i16 %5, 100\l  %7 = icmp eq i16 %6, 0\l  %8 = icmp ult i32 %4, 100\l  %9 = or i1 %8, %7\l  %10 = icmp eq i16 %6, 99\l  %11 = or i1 %10, %9\l  %12 = add nsw i32 %4, -7100\l  %13 = icmp ult i32 %12, 100\l  %14 = select i1 %11, i1 true, i1 %13\l  br i1 %14, label %15, label %19\l|{<s0>T|<s1>F}}"];
	Node0x5c0b3e0:s0 -> Node0x5c0bc60;
	Node0x5c0b3e0:s1 -> Node0x5c0c410;
	Node0x5c0bc60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%15:\l15:                                               \l  %16 = zext i32 %4 to i64\l  %17 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %16\l  store i8 0, i8 addrspace(1)* %17, align 1, !tbaa !4\l  %18 = add nuw nsw i32 %4, 1\l  br label %52\l}"];
	Node0x5c0bc60 -> Node0x5c0bb20;
	Node0x5c0c410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%19:\l19:                                               \l  %20 = add nuw nsw i32 %4, 100\l  %21 = add nsw i32 %4, -1\l  %22 = add nuw nsw i32 %4, 1\l  %23 = add nsw i32 %4, -100\l  %24 = zext i32 %4 to i64\l  %25 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %24\l  %26 = load i8, i8 addrspace(1)* %25, align 1, !tbaa !4\l  %27 = zext i8 %26 to i32\l  %28 = shl nuw nsw i32 %27, 2\l  %29 = zext i32 %20 to i64\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %29\l  %31 = load i8, i8 addrspace(1)* %30, align 1, !tbaa !4\l  %32 = zext i8 %31 to i32\l  %33 = sext i32 %21 to i64\l  %34 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %33\l  %35 = load i8, i8 addrspace(1)* %34, align 1, !tbaa !4\l  %36 = zext i8 %35 to i32\l  %37 = add nuw nsw i32 %36, %32\l  %38 = zext i32 %22 to i64\l  %39 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %38\l  %40 = load i8, i8 addrspace(1)* %39, align 1, !tbaa !4\l  %41 = zext i8 %40 to i32\l  %42 = add nuw nsw i32 %37, %41\l  %43 = sext i32 %23 to i64\l  %44 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %43\l  %45 = load i8, i8 addrspace(1)* %44, align 1, !tbaa !4\l  %46 = zext i8 %45 to i32\l  %47 = add nuw nsw i32 %42, %46\l  %48 = icmp ugt i32 %28, %47\l  %49 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %24\l  br i1 %48, label %50, label %51\l|{<s0>T|<s1>F}}"];
	Node0x5c0c410:s0 -> Node0x5c0eae0;
	Node0x5c0c410:s1 -> Node0x5c0eb70;
	Node0x5c0eae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%50:\l50:                                               \l  store i8 -1, i8 addrspace(1)* %49, align 1, !tbaa !4\l  br label %52\l}"];
	Node0x5c0eae0 -> Node0x5c0bb20;
	Node0x5c0eb70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%51:\l51:                                               \l  store i8 0, i8 addrspace(1)* %49, align 1, !tbaa !4\l  br label %52\l}"];
	Node0x5c0eb70 -> Node0x5c0bb20;
	Node0x5c0bb20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  %53 = phi i32 [ %22, %50 ], [ %22, %51 ], [ %18, %15 ]\l  %54 = icmp eq i32 %53, 7200\l  br i1 %54, label %55, label %3, !llvm.loop !7\l|{<s0>T|<s1>F}}"];
	Node0x5c0bb20:s0 -> Node0x5c0f040;
	Node0x5c0bb20:s1 -> Node0x5c0b3e0;
	Node0x5c0f040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%55:\l55:                                               \l  ret void\l}"];
}
