# :video_game: Path_to_silicon_RISC_V_SoC_Tapeout_gameplay_progress
<div align="center">:man_technologist:<b>Developer:</b><mark> VlSI SYSTEM DESIGN(VSD) Team</mark></div>
<div align="center">:joystick:<b>Player-ID:</b><mark>Ranajoy Ghoshal</mark></div>

:rocket: Welcome to my gameplay report of the <b> RISC-V SoC Tapeout EdTech Game </b> :video_game:.Here I am reporting the 10 weeks journey of hardware-software low level interfacing.
<details>
  <summary>üó∫Ô∏è:Map-1(Week-0):Introduction,Tool setup and RTL design</summary>

  ## üó∫Ô∏è: Map-1(Week-0):Introduction,Tool setup and RTL design
  <details>
  <summary>:checkered_flag:Level-1(Day-0):Inauguration call and program overview </summary>
    
  ##  :checkered_flag:Level-1(Day-0):Inauguration call and program overview
  </details>

  <details>
  <summary>:checkered_flag:Level-2(Day-1):System Check and SoC Design flow Lecture </summary>
    
  ##  :checkered_flag:Level-2(Day-1):System Check and SoC Design flow Lecture 
   :rocket:Ubuntu virtual machine system is needed for our SoC design flow journey,so I set up the system as per the requirement.Also,I attended the recorded lecture on Soc Design flow by Kunal Ghosh sir. 
  <br>
  :walking: <b>[Explore Level-2](Map_1/Level_2/readme.md)</b>
  <br>
  :chart_with_upwards_trend: <b>Level-2 Status:</b> :white_check_mark: Completed
  </details>
  
  <details>
  <summary>:checkered_flag:Level-3(Day-2):Tools Check </summary>
    
  ##  :checkered_flag:Level-3(Day-2):Tools Check
  :rocket:The open source tools like Yosys,iverilog,GTK Wave are installed in my Ubuntu 64 bit VM for RTL design,verification and sysnthesis task.
  <br>
  :walking: <b>[Explore Level-3](Map_1/Level_3/readme.md)</b>
  <br>
  :chart_with_upwards_trend: <b>Level-3 Status:</b> :white_check_mark: Completed
  </details>
</details>
